TimeQuest Timing Analyzer report for DE0_Nano
Sat Dec 16 16:01:18 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'
 28. Slow 1200mV 85C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'
 42. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 44. Slow 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'
 48. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'
 51. Slow 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 60. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 61. Fast 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'
 70. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'
 73. Fast 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_Nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.4%      ;
;     Processor 3            ;  11.9%      ;
;     Processor 4            ;   6.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                         ;
+-----------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                     ; Status ; Read at                  ;
+-----------------------------------------------------------------------------------+--------+--------------------------+
; DE0_nano_system/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sat Dec 16 16:01:12 2017 ;
; DE0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sat Dec 16 16:01:12 2017 ;
; DE0_nano_system/synthesis/submodules/DE0_nano_system_nios2_cpu_cpu.sdc            ; OK     ; Sat Dec 16 16:01:12 2017 ;
; DE0_nano_system/synthesis/submodules/altera_avalon_dc_fifo.sdc                    ; OK     ; Sat Dec 16 16:01:13 2017 ;
; DE0_Nano.SDC                                                                      ; OK     ; Sat Dec 16 16:01:13 2017 ;
+-----------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+-------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+
; Clock Name                    ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                          ; Targets                           ;
+-------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+
; altera_reserved_tck           ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { altera_reserved_tck }           ;
; CLOCK_50                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                 ; { CLOCK_50 }                      ;
; u0|altpll_sys|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_sys|sd1|pll7|inclk[0] ; { u0|altpll_sys|sd1|pll7|clk[0] } ;
; u0|altpll_sys|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_sys|sd1|pll7|inclk[0] ; { u0|altpll_sys|sd1|pll7|clk[1] } ;
; u0|altpll_sys|sd1|pll7|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_sys|sd1|pll7|inclk[0] ; { u0|altpll_sys|sd1|pll7|clk[2] } ;
+-------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                           ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 67.61 MHz  ; 67.61 MHz       ; u0|altpll_sys|sd1|pll7|clk[2] ;                                                               ;
; 119.56 MHz ; 119.56 MHz      ; altera_reserved_tck           ;                                                               ;
; 126.86 MHz ; 126.86 MHz      ; u0|altpll_sys|sd1|pll7|clk[0] ;                                                               ;
; 328.52 MHz ; 250.0 MHz       ; CLOCK_50                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 2.117  ; 0.000         ;
; CLOCK_50                      ; 16.956 ; 0.000         ;
; altera_reserved_tck           ; 45.818 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 85.209 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                    ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 0.210 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 0.344 ; 0.000         ;
; CLOCK_50                      ; 0.358 ; 0.000         ;
; altera_reserved_tck           ; 0.358 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                 ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 5.383  ; 0.000         ;
; CLOCK_50                      ; 17.997 ; 0.000         ;
; altera_reserved_tck           ; 47.629 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 96.368 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                 ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 1.030 ; 0.000         ;
; altera_reserved_tck           ; 1.089 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 2.405 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[0] ; 2.537 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 4.693  ; 0.000         ;
; CLOCK_50                      ; 9.596  ; 0.000         ;
; altera_reserved_tck           ; 49.541 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 49.740 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.117 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.699      ;
; 2.142 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 7.651      ;
; 2.174 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.642      ;
; 2.204 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.611      ;
; 2.207 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.608      ;
; 2.211 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.667      ;
; 2.253 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.559      ;
; 2.306 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.619      ;
; 2.338 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.460      ;
; 2.341 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.456      ;
; 2.347 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 7.466      ;
; 2.360 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.436      ;
; 2.365 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.560      ;
; 2.369 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.556      ;
; 2.390 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.541      ;
; 2.417 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.461      ;
; 2.430 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.004     ; 7.594      ;
; 2.430 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 7.370      ;
; 2.454 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.357      ;
; 2.464 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 7.336      ;
; 2.471 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.340      ;
; 2.492 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 7.322      ;
; 2.501 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[4]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.377      ;
; 2.512 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.304      ;
; 2.512 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.413      ;
; 2.512 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.410      ;
; 2.512 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.366      ;
; 2.517 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_re_reg ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_issue                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.372     ; 7.106      ;
; 2.517 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_re_reg ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.372     ; 7.106      ;
; 2.525 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.291      ;
; 2.563 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[5]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.315      ;
; 2.571 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.354      ;
; 2.575 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.350      ;
; 2.610 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_slow_inst_sel                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.095      ; 7.288      ;
; 2.612 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.313      ;
; 2.619 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[17]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.306      ;
; 2.629 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[7]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.347     ; 7.019      ;
; 2.635 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.181      ;
; 2.639 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.239      ;
; 2.644 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 7.287      ;
; 2.646 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.170      ;
; 2.647 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[6]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.231      ;
; 2.653 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[0]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.225      ;
; 2.656 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[0]                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.222      ;
; 2.658 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_valid_from_M                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 7.274      ;
; 2.658 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[1]                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.220      ;
; 2.665 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.151      ;
; 2.675 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[6]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.347     ; 6.973      ;
; 2.694 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 7.099      ;
; 2.696 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 7.102      ;
; 2.704 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.090      ; 7.189      ;
; 2.707 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[15]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.218      ;
; 2.712 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[14]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.213      ;
; 2.714 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.228      ;
; 2.717 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.090      ; 7.176      ;
; 2.718 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.204      ;
; 2.729 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.208      ;
; 2.729 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.208      ;
; 2.729 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.208      ;
; 2.729 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.208      ;
; 2.738 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 7.074      ;
; 2.742 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.075      ;
; 2.749 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.088      ; 7.142      ;
; 2.755 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.092      ; 7.140      ;
; 2.757 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[37]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.060      ;
; 2.767 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 7.027      ;
; 2.772 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.173      ;
; 2.773 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[2]                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.105      ;
; 2.773 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.169      ;
; 2.775 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[3]                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.075      ; 7.103      ;
; 2.777 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 7.165      ;
; 2.778 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.092      ; 7.117      ;
; 2.779 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[24]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 7.144      ;
; 2.782 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 7.163      ;
; 2.782 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[37]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 7.012      ;
; 2.788 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.149      ;
; 2.788 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.149      ;
; 2.788 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.149      ;
; 2.788 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.149      ;
; 2.792 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.145      ;
; 2.792 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.145      ;
; 2.792 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.145      ;
; 2.792 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 7.145      ;
; 2.796 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_1[37]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.021      ;
; 2.798 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.116      ;
; 2.799 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.018      ;
; 2.800 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_address_reg0    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.024     ; 7.204      ;
; 2.802 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 7.126      ;
; 2.802 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[4]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.120      ;
; 2.809 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[10]                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 7.138      ;
; 2.812 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.131      ;
; 2.812 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.131      ;
; 2.812 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.131      ;
; 2.812 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 7.131      ;
; 2.813 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 7.109      ;
; 2.813 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_ctrl_alu_subtract                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 7.121      ;
; 2.814 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[37]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.003      ;
; 2.815 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[7]                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.089      ; 7.077      ;
; 2.816 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.090      ; 7.077      ;
; 2.818 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.107      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.956 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.979      ;
; 16.956 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.979      ;
; 17.038 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.901      ;
; 17.038 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.901      ;
; 17.038 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.901      ;
; 17.146 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.792      ;
; 17.146 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.792      ;
; 17.146 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.792      ;
; 17.184 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.755      ;
; 17.184 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.755      ;
; 17.184 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.755      ;
; 17.274 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.661      ;
; 17.274 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.661      ;
; 17.343 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.596      ;
; 17.343 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.596      ;
; 17.343 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.596      ;
; 17.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.578      ;
; 17.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.578      ;
; 17.405 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.529      ;
; 17.405 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.529      ;
; 17.421 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.513      ;
; 17.457 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.477      ;
; 17.477 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.457      ;
; 17.524 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.410      ;
; 17.524 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.410      ;
; 17.534 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.396      ;
; 17.549 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.390      ;
; 17.549 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.390      ;
; 17.549 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.390      ;
; 17.600 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.334      ;
; 17.616 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.318      ;
; 17.638 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.292      ;
; 17.668 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.267      ;
; 17.668 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.267      ;
; 17.696 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.234      ;
; 17.699 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.236      ;
; 17.701 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.234      ;
; 17.708 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.225      ;
; 17.716 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.217      ;
; 17.718 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.216      ;
; 17.718 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.215      ;
; 17.720 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.213      ;
; 17.721 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.212      ;
; 17.746 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.188      ;
; 17.768 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.166      ;
; 17.771 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.159      ;
; 17.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.146      ;
; 17.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.146      ;
; 17.790 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.144      ;
; 17.800 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.134      ;
; 17.804 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.130      ;
; 17.804 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.130      ;
; 17.817 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.113      ;
; 17.820 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.114      ;
; 17.820 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.114      ;
; 17.824 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.110      ;
; 17.824 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.110      ;
; 17.840 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.094      ;
; 17.857 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.076      ;
; 17.875 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.055      ;
; 17.877 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.056      ;
; 17.905 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.029      ;
; 17.914 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.021      ;
; 17.914 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 2.021      ;
; 17.921 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.009      ;
; 17.924 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.009      ;
; 17.924 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.009      ;
; 17.929 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.005      ;
; 17.933 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.997      ;
; 17.979 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.951      ;
; 17.988 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.942      ;
; 17.994 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.940      ;
; 18.005 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.924      ;
; 18.009 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.920      ;
; 18.016 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.919      ;
; 18.017 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.918      ;
; 18.025 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.909      ;
; 18.062 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.877      ;
; 18.062 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.877      ;
; 18.062 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.877      ;
; 18.067 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.867      ;
; 18.070 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.864      ;
; 18.099 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.835      ;
; 18.101 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.833      ;
; 18.117 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.816      ;
; 18.126 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.807      ;
; 18.126 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.807      ;
; 18.127 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.806      ;
; 18.133 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.800      ;
; 18.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.746      ;
; 18.198 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 1.737      ;
; 18.200 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.734      ;
; 18.214 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.720      ;
; 18.218 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.712      ;
; 18.225 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.705      ;
; 18.234 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.695      ;
; 18.237 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.692      ;
; 18.261 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.668      ;
; 18.265 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 1.664      ;
; 18.271 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 1.659      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.818 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.362      ;
; 45.947 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 4.234      ;
; 46.173 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 4.011      ;
; 46.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.912      ;
; 46.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.807      ;
; 46.440 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.744      ;
; 46.835 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.349      ;
; 47.087 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.100      ;
; 47.122 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.064      ;
; 47.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.944      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.902      ;
; 47.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.887      ;
; 47.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.752      ;
; 47.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 2.703      ;
; 47.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.707      ;
; 47.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.706      ;
; 47.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.618      ;
; 47.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.619      ;
; 47.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.435      ;
; 47.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.399      ;
; 47.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.315      ;
; 47.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.262      ;
; 47.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.225      ;
; 48.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.114      ;
; 48.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.080      ;
; 49.337 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 0.850      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.375      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.108      ;
; 95.888 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.039      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.961      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.961      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.961      ;
; 95.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.961      ;
; 96.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.827      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.800      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.796      ;
; 96.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.726      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.706      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.698      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.698      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.692      ;
; 96.237 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.692      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.632      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.632      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.632      ;
; 96.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.624      ;
; 96.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.606      ;
; 96.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.606      ;
; 96.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.604      ;
; 96.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.604      ;
; 96.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.604      ;
; 96.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.604      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 85.209 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 14.464     ;
; 85.428 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 14.245     ;
; 85.611 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 14.062     ;
; 85.613 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 14.060     ;
; 85.701 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 13.972     ;
; 85.835 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 13.838     ;
; 85.957 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 13.716     ;
; 86.218 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 13.455     ;
; 86.428 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 13.245     ;
; 86.941 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 12.732     ;
; 87.065 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                        ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 12.867     ;
; 87.124 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 12.808     ;
; 87.350 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.063     ; 12.582     ;
; 87.395 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.322     ; 12.278     ;
; 87.473 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 12.526     ;
; 87.475 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.547     ;
; 87.687 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_bridge_io_m0_agent|hold_waitrequest ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 12.223     ;
; 87.692 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 12.307     ;
; 87.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.328     ;
; 87.749 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.273     ;
; 87.875 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 12.124     ;
; 87.877 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 12.122     ;
; 87.877 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.145     ;
; 87.879 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.143     ;
; 87.965 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 12.034     ;
; 87.967 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.055     ;
; 87.968 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 12.054     ;
; 88.099 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 11.900     ;
; 88.101 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.921     ;
; 88.136 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.886     ;
; 88.151 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.871     ;
; 88.153 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.869     ;
; 88.221 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 11.778     ;
; 88.223 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.799     ;
; 88.241 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.781     ;
; 88.246 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.776     ;
; 88.355 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.667     ;
; 88.375 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.647     ;
; 88.465 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.557     ;
; 88.482 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 11.517     ;
; 88.484 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.538     ;
; 88.497 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.525     ;
; 88.538 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.484     ;
; 88.540 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.482     ;
; 88.628 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.394     ;
; 88.648 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.374     ;
; 88.650 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.372     ;
; 88.658 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[8]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.330     ; 11.007     ;
; 88.692 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.029     ; 11.307     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 11.203     ;
; 88.694 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.328     ;
; 88.707 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[3]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.334     ; 10.954     ;
; 88.717 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[2]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.333     ; 10.945     ;
; 88.718 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.304     ;
; 88.738 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.284     ;
; 88.758 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.264     ;
; 88.762 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.260     ;
; 88.872 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.150     ;
; 88.877 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[8]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.330     ; 10.788     ;
; 88.884 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.027      ; 11.138     ;
; 88.926 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[3]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.334     ; 10.735     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
; 88.934 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.032     ; 10.963     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.210 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 0.771      ;
; 0.210 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 0.771      ;
; 0.211 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 0.772      ;
; 0.248 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.823      ;
; 0.281 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.388      ; 0.856      ;
; 0.292 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.865      ;
; 0.297 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.870      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.871      ;
; 0.302 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.875      ;
; 0.306 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.876      ;
; 0.308 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.881      ;
; 0.310 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.882      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.885      ;
; 0.321 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.889      ;
; 0.324 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.894      ;
; 0.324 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.897      ;
; 0.326 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.894      ;
; 0.330 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.898      ;
; 0.331 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 0.905      ;
; 0.331 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 0.892      ;
; 0.331 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.901      ;
; 0.334 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.904      ;
; 0.338 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.906      ;
; 0.338 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.908      ;
; 0.339 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 0.913      ;
; 0.341 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.914      ;
; 0.342 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.342 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.913      ;
; 0.345 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.913      ;
; 0.346 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.347 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.580      ;
; 0.347 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.383      ; 0.917      ;
; 0.350 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 0.911      ;
; 0.351 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.374      ; 0.912      ;
; 0.356 ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.591      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                                       ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.591      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[39][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[38][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[37][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[36][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[35][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[34][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[33][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[32][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[31][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[30][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[29][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[28][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[13][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[12][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[11][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[10][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[9][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.591      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.344 ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.076      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                               ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                                                ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                                               ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                                                  ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                                               ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                                                  ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                                                    ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                              ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                              ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                                             ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                                                       ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[0]                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[0]                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[0]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[0]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 0.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.374 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.593      ;
; 0.379 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.598      ;
; 0.478 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.697      ;
; 0.480 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.699      ;
; 0.517 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.736      ;
; 0.519 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.737      ;
; 0.571 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.576 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.795      ;
; 0.584 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.802      ;
; 0.586 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.804      ;
; 0.598 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.816      ;
; 0.619 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.837      ;
; 0.620 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.643 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.861      ;
; 0.651 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.869      ;
; 0.753 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.970      ;
; 0.770 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.989      ;
; 0.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.008      ;
; 0.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.008      ;
; 0.792 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.011      ;
; 0.792 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.011      ;
; 0.794 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.012      ;
; 0.794 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.012      ;
; 0.799 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.022      ;
; 0.803 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.021      ;
; 0.812 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.034      ;
; 0.835 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.053      ;
; 0.838 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.056      ;
; 0.856 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.074      ;
; 0.878 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.096      ;
; 0.885 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.105      ;
; 0.906 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.126      ;
; 0.932 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.150      ;
; 0.935 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.157      ;
; 0.943 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.162      ;
; 0.945 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.167      ;
; 0.960 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.179      ;
; 0.965 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.183      ;
; 0.968 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.183      ;
; 0.970 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.189      ;
; 0.988 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.210      ;
; 0.990 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.205      ;
; 0.996 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.218      ;
; 1.019 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.237      ;
; 1.033 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.251      ;
; 1.042 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.265      ;
; 1.045 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.262      ;
; 1.059 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.277      ;
; 1.076 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.295      ;
; 1.081 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.296      ;
; 1.086 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.305      ;
; 1.090 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.308      ;
; 1.108 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.332      ;
; 1.117 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.341      ;
; 1.133 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.350      ;
; 1.137 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.355      ;
; 1.144 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.367      ;
; 1.147 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.366      ;
; 1.148 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.367      ;
; 1.156 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.374      ;
; 1.161 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.379      ;
; 1.162 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.380      ;
; 1.163 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.381      ;
; 1.163 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.381      ;
; 1.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.402      ;
; 1.198 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.418      ;
; 1.206 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.424      ;
; 1.206 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.424      ;
; 1.208 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.423      ;
; 1.259 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.474      ;
; 1.261 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.476      ;
; 1.266 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.481      ;
; 1.267 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.482      ;
; 1.272 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.487      ;
; 1.273 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.491      ;
; 1.279 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.494      ;
; 1.301 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.516      ;
; 1.309 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.524      ;
; 1.320 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.540      ;
; 1.336 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.554      ;
; 1.345 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.562      ;
; 1.365 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.583      ;
; 1.396 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.614      ;
; 1.441 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.659      ;
; 1.444 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.662      ;
; 1.468 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.686      ;
; 1.468 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.686      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.592      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.596      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.597      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.604      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.608      ;
; 0.392 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.615      ;
; 0.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.633      ;
; 0.417 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.636      ;
; 0.480 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.485 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.718      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.489 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.708      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.714      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.714      ;
; 0.499 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.717      ;
; 0.499 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.718      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.718      ;
; 0.500 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.719      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.719      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.722      ;
; 0.505 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.729      ;
; 0.512 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.730      ;
; 0.516 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.734      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.739      ;
; 0.520 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.739      ;
; 0.521 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.740      ;
; 0.525 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.743      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[13]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[12]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.164     ; 4.345      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[2]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.162     ; 4.347      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[14]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[7]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.163     ; 4.346      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[11]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[8]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[9]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.383 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[10]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 4.349      ;
; 5.424 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[6]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 4.285      ;
; 5.424 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[5]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.183     ; 4.285      ;
; 5.432 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[3]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 4.270      ;
; 5.432 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[0]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 4.274      ;
; 5.432 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[1]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.186     ; 4.274      ;
; 5.438 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[4]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 4.269      ;
; 5.438 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[15]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 4.269      ;
; 5.443 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 4.356      ;
; 5.444 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.357      ;
; 5.444 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 4.357      ;
; 5.447 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.365      ;
; 5.447 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 4.365      ;
; 5.453 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 4.350      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 4.364      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.361      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.359      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.361      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 4.360      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.359      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 4.363      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 4.361      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.362      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.359      ;
; 5.454 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 4.359      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.361      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 4.361      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.354      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 4.354      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.350      ;
; 5.455 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 4.350      ;
; 5.460 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 4.338      ;
; 5.461 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.349      ;
; 5.461 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 4.349      ;
; 5.528 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 4.393      ;
; 5.545 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.378      ;
; 5.545 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.378      ;
; 5.545 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.378      ;
; 5.557 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.368      ;
; 5.557 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.368      ;
; 5.557 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.368      ;
; 5.559 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.365      ;
; 5.559 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.365      ;
; 5.559 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.365      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.355      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.355      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.358      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 4.358      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.355      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.357      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.357      ;
; 5.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 4.357      ;
; 5.580 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.342      ;
; 5.580 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.342      ;
; 5.580 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 4.342      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.342      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.339      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.339      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 4.339      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.342      ;
; 5.581 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 4.342      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.355      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.359      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.355      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.583 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 4.352      ;
; 5.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1]                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 4.332      ;
; 5.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[4]                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 4.332      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.997 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.941      ;
; 17.997 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.941      ;
; 17.997 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.941      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 17.999 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.937      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.322 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.610      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.422      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 18.556 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.378      ;
; 98.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.062     ; 1.422      ;
; 98.511 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.062     ; 1.422      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.553      ;
; 47.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.553      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.555      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.555      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.555      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.555      ;
; 96.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.555      ;
; 96.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.502      ;
; 96.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.502      ;
; 96.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.502      ;
; 96.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.502      ;
; 96.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.266      ;
; 96.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.266      ;
; 96.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.266      ;
; 96.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.266      ;
; 96.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.266      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.213      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.213      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.213      ;
; 96.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.213      ;
; 96.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.033      ;
; 97.027 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.906      ;
; 97.027 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.906      ;
; 97.027 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.906      ;
; 97.027 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.906      ;
; 97.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.649      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.554      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.553      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.553      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.520      ;
; 97.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.468      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.397      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.397      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.397      ;
; 97.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.397      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.375      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.153      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.131      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.131      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.131      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.999      ;
; 97.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.999      ;
; 98.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.671      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.643      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.589      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.589      ;
; 98.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.589      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
; 98.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.460      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|readdata[0]                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|av_readdata_pre[0]                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|readdata[0]                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d2_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d1_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.064     ; 3.563      ;
; 96.380 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.533      ;
; 96.380 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.533      ;
; 96.380 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.533      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.542 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.179      ; 3.566      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.700 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.238      ; 3.533      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.198      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.198      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.198      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.198      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.191      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.084     ; 3.191      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|read_latency_shift_reg[0]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[6]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.190      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.189      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.077     ; 3.198      ;
; 96.720 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.080     ; 3.195      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.721 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.085     ; 3.189      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.722 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.086     ; 3.187      ;
; 96.723 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.190      ;
; 96.723 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.190      ;
; 96.723 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.190      ;
; 96.723 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.190      ;
; 96.723 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.082     ; 3.190      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.030   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.248      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.066   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.283      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.255   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.472      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.557   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.778      ;
; 1.567   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.789      ;
; 1.567   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.789      ;
; 1.567   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.789      ;
; 101.046 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.060      ; 1.283      ;
; 101.046 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.060      ; 1.283      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.089  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.308      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.453      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.453      ;
; 1.235  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.453      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.269  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.483      ;
; 1.302  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.520      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.798      ;
; 1.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.798      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.950      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.950      ;
; 1.738  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.950      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.999      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.999      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.999      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.999      ;
; 1.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.999      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.218      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.218      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.218      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.218      ;
; 2.004  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.217      ;
; 2.057  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.269      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.112  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.327      ;
; 2.130  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.343      ;
; 2.130  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.131  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.343      ;
; 2.245  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.461      ;
; 2.473  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.692      ;
; 2.473  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.692      ;
; 2.473  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.692      ;
; 2.473  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.692      ;
; 2.568  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.783      ;
; 2.792  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.012      ;
; 2.792  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.012      ;
; 2.792  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.012      ;
; 2.792  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.012      ;
; 2.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.055      ;
; 2.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.055      ;
; 2.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.055      ;
; 2.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.055      ;
; 2.835  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 3.055      ;
; 3.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.248      ;
; 3.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.248      ;
; 3.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.248      ;
; 3.029  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.248      ;
; 3.072  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.291      ;
; 3.072  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.291      ;
; 3.072  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.291      ;
; 3.072  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.291      ;
; 3.072  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.291      ;
; 51.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 2.343      ;
; 51.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.312      ; 2.343      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.997      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.997      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.997      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.000      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.000      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.438      ; 3.000      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.435      ; 2.997      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.440      ; 3.002      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.405 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.434      ; 2.996      ;
; 2.760 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[1]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 3.322      ;
; 2.760 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[3]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 3.322      ;
; 2.760 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[2]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 3.322      ;
; 2.760 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[0]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.405      ; 3.322      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.761 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.408      ; 3.326      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 3.006      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 3.006      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 3.006      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 3.006      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.997      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.998      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.073      ; 2.998      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.081      ; 3.006      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.077      ; 3.002      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.075      ; 3.000      ;
; 2.768 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.996      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|read_latency_shift_reg[0]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[6]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.071      ; 2.997      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.769 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.998      ;
; 2.782 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.988      ;
; 2.782 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[3]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.988      ;
; 2.782 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[0]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.988      ;
; 2.782 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[1]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 2.988      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.537 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_data_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.147      ;
; 2.537 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.147      ;
; 2.537 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.147      ;
; 2.537 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.453      ; 3.147      ;
; 2.547 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.148      ;
; 2.547 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.148      ;
; 2.547 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 3.148      ;
; 2.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.147      ;
; 2.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.147      ;
; 2.567 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 3.147      ;
; 2.907 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[22]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.145      ;
; 2.907 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.145      ;
; 2.907 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.145      ;
; 2.907 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.145      ;
; 2.907 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.145      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[13]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[14]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[17]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[17]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[14]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.908 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[13]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.148      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.148      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[15]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[21]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[16]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[20]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[0]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[14]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[13]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[12]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[8]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[19]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[3]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[24]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[14]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[12]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[10]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[8]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[26]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ipending_reg_irq1       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[10]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[25]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.151      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 3.152      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.148      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[26]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[24]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.150      ;
; 2.909 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[3]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.147      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.147      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.147      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.147      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[14]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[15]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[7]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[6]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[22]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[20]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[19]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[18]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[17]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[12]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[5]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[14]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[13]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[12]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[11]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[11]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[9]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[9]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[8]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[23]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[29]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[25]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[9]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[31]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[7]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[11]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[9]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.149      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[8]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[21]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[22]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[15]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[25]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[15]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[26]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_bht_ptr[1]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[24]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.146      ;
; 2.910 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[22]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.152      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
Worst Case Available Settling Time: 15.727 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                            ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                                          ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
; 74.83 MHz  ; 74.83 MHz       ; u0|altpll_sys|sd1|pll7|clk[2] ;                                                               ;
; 137.51 MHz ; 137.51 MHz      ; altera_reserved_tck           ;                                                               ;
; 140.69 MHz ; 140.69 MHz      ; u0|altpll_sys|sd1|pll7|clk[0] ;                                                               ;
; 364.17 MHz ; 250.0 MHz       ; CLOCK_50                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 2.892  ; 0.000         ;
; CLOCK_50                      ; 17.254 ; 0.000         ;
; altera_reserved_tck           ; 46.364 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 86.637 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 0.201 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 0.300 ; 0.000         ;
; altera_reserved_tck           ; 0.311 ; 0.000         ;
; CLOCK_50                      ; 0.312 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 5.877  ; 0.000         ;
; CLOCK_50                      ; 18.213 ; 0.000         ;
; altera_reserved_tck           ; 47.933 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 96.777 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.939 ; 0.000         ;
; altera_reserved_tck           ; 0.994 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 2.162 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[0] ; 2.280 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 4.717  ; 0.000         ;
; CLOCK_50                      ; 9.596  ; 0.000         ;
; altera_reserved_tck           ; 49.501 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 49.742 ; 0.000         ;
+-------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.892 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.937      ;
; 2.911 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 6.899      ;
; 2.925 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.905      ;
; 2.987 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.841      ;
; 3.014 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.858      ;
; 3.034 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.794      ;
; 3.067 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.759      ;
; 3.085 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 6.924      ;
; 3.095 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.839      ;
; 3.099 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.728      ;
; 3.123 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.811      ;
; 3.132 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.678      ;
; 3.133 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 6.677      ;
; 3.150 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 6.669      ;
; 3.151 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 6.788      ;
; 3.154 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.718      ;
; 3.158 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.651      ;
; 3.169 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.765      ;
; 3.195 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.635      ;
; 3.219 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 6.611      ;
; 3.222 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[4]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.650      ;
; 3.254 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 6.573      ;
; 3.267 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.563      ;
; 3.280 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 6.539      ;
; 3.289 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[1]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.583      ;
; 3.294 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_re_reg   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_issue                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.331     ; 6.370      ;
; 3.294 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_re_reg   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.331     ; 6.370      ;
; 3.306 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.628      ;
; 3.310 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.519      ;
; 3.320 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[7]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 6.365      ;
; 3.323 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.611      ;
; 3.326 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.608      ;
; 3.327 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[5]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.545      ;
; 3.343 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.486      ;
; 3.345 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.584      ;
; 3.350 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.479      ;
; 3.351 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[6]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.521      ;
; 3.355 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 6.584      ;
; 3.355 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.579      ;
; 3.366 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[17]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.568      ;
; 3.376 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.496      ;
; 3.384 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[0]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.488      ;
; 3.388 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[0]                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.484      ;
; 3.394 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_slow_inst_sel                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.076      ; 6.501      ;
; 3.407 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.071      ; 6.483      ;
; 3.408 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.422      ;
; 3.408 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 6.402      ;
; 3.411 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_valid_from_M                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 6.529      ;
; 3.414 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[6]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.310     ; 6.271      ;
; 3.419 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.071      ; 6.471      ;
; 3.419 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[1]                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.453      ;
; 3.440 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.505      ;
; 3.440 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.505      ;
; 3.440 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.505      ;
; 3.440 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.505      ;
; 3.442 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[15]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.492      ;
; 3.445 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.070      ; 6.444      ;
; 3.459 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 6.359      ;
; 3.461 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 6.491      ;
; 3.461 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[14]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.473      ;
; 3.468 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.477      ;
; 3.468 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.477      ;
; 3.468 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.477      ;
; 3.468 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.477      ;
; 3.480 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 6.460      ;
; 3.485 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 6.456      ;
; 3.485 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.341      ;
; 3.488 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[2]                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.384      ;
; 3.489 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 6.463      ;
; 3.490 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.339      ;
; 3.492 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.061      ; 6.388      ;
; 3.496 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.454      ;
; 3.496 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.454      ;
; 3.496 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.454      ;
; 3.496 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 6.454      ;
; 3.508 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[37]                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 6.321      ;
; 3.509 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.071      ; 6.381      ;
; 3.510 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_address_reg0    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.026     ; 6.484      ;
; 3.510 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[2]                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 6.419      ;
; 3.512 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 6.431      ;
; 3.512 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 6.431      ;
; 3.513 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 6.379      ;
; 3.517 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 6.440      ;
; 3.518 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.060      ; 6.361      ;
; 3.520 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[3]                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.352      ;
; 3.521 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[3]                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[0]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.071      ; 6.369      ;
; 3.523 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_ctrl_implicit_dst_eretaddr                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.282     ; 6.190      ;
; 3.525 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[6]                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.053      ; 6.347      ;
; 3.527 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.418      ;
; 3.527 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.418      ;
; 3.527 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.418      ;
; 3.527 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 6.418      ;
; 3.528 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 6.302      ;
; 3.530 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 6.398      ;
; 3.533 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.073      ; 6.359      ;
; 3.534 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 6.418      ;
; 3.535 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39]                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 6.275      ;
; 3.539 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.395      ;
; 3.540 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 6.403      ;
; 3.540 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 6.403      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.254 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.688      ;
; 17.254 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.688      ;
; 17.335 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.610      ;
; 17.335 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.610      ;
; 17.335 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.610      ;
; 17.430 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.514      ;
; 17.430 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.514      ;
; 17.430 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.514      ;
; 17.462 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.483      ;
; 17.462 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.483      ;
; 17.462 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.483      ;
; 17.552 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.390      ;
; 17.552 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.390      ;
; 17.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.335      ;
; 17.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.335      ;
; 17.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.339      ;
; 17.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.339      ;
; 17.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.339      ;
; 17.681 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.260      ;
; 17.681 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.260      ;
; 17.708 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.233      ;
; 17.710 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.231      ;
; 17.729 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.212      ;
; 17.763 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.178      ;
; 17.763 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.178      ;
; 17.794 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.143      ;
; 17.801 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.144      ;
; 17.801 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.144      ;
; 17.801 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 2.144      ;
; 17.861 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.080      ;
; 17.881 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.060      ;
; 17.886 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.056      ;
; 17.886 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.056      ;
; 17.893 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.044      ;
; 17.927 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.015      ;
; 17.929 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.013      ;
; 17.946 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.995      ;
; 17.947 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.990      ;
; 17.956 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.984      ;
; 17.971 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.969      ;
; 17.981 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.959      ;
; 17.983 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.957      ;
; 17.984 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.956      ;
; 17.988 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.953      ;
; 18.003 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.934      ;
; 18.004 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.938      ;
; 18.004 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.938      ;
; 18.017 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.924      ;
; 18.025 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.916      ;
; 18.031 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.910      ;
; 18.031 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.910      ;
; 18.043 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.898      ;
; 18.045 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.892      ;
; 18.046 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.895      ;
; 18.046 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.895      ;
; 18.059 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.882      ;
; 18.060 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.880      ;
; 18.064 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.877      ;
; 18.069 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.872      ;
; 18.081 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.859      ;
; 18.102 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.835      ;
; 18.113 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.829      ;
; 18.113 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.829      ;
; 18.115 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.825      ;
; 18.115 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.825      ;
; 18.132 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.809      ;
; 18.144 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.793      ;
; 18.156 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.781      ;
; 18.164 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.777      ;
; 18.198 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.739      ;
; 18.207 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.730      ;
; 18.214 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.727      ;
; 18.216 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.720      ;
; 18.220 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.721      ;
; 18.228 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.708      ;
; 18.232 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.710      ;
; 18.235 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.707      ;
; 18.240 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.705      ;
; 18.240 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.705      ;
; 18.240 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 1.705      ;
; 18.279 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.662      ;
; 18.281 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.660      ;
; 18.291 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.650      ;
; 18.294 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.647      ;
; 18.295 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.645      ;
; 18.297 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.643      ;
; 18.298 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.642      ;
; 18.299 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.641      ;
; 18.348 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.592      ;
; 18.378 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.563      ;
; 18.378 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.563      ;
; 18.394 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.548      ;
; 18.414 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.527      ;
; 18.416 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.521      ;
; 18.428 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.509      ;
; 18.441 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.495      ;
; 18.441 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.495      ;
; 18.444 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.492      ;
; 18.453 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.483      ;
; 18.458 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.479      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.364 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.863      ;
; 46.471 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.756      ;
; 46.669 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.562      ;
; 46.722 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.505      ;
; 46.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.381      ;
; 46.880 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 3.351      ;
; 47.260 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.971      ;
; 47.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.749      ;
; 47.523 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.709      ;
; 47.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.600      ;
; 47.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.575      ;
; 47.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.565      ;
; 47.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.434      ;
; 47.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.411      ;
; 47.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.403      ;
; 47.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.393      ;
; 47.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.351      ;
; 47.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.330      ;
; 48.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.162      ;
; 48.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.158      ;
; 48.147 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.081      ;
; 48.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.017      ;
; 48.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.976      ;
; 48.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.903      ;
; 48.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.855      ;
; 49.479 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 0.755      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.017 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.922      ;
; 96.238 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.699      ;
; 96.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.653      ;
; 96.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.553      ;
; 96.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.553      ;
; 96.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.553      ;
; 96.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.553      ;
; 96.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.465      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.448      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.426      ;
; 96.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.363      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.343      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.343      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.343      ;
; 96.593 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.343      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.340      ;
; 96.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.304      ;
; 96.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.304      ;
; 96.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.277      ;
; 96.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.277      ;
; 96.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.277      ;
; 96.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.230      ;
; 96.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.230      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.220      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.220      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.220      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.220      ;
; 96.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.220      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 86.637 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 13.073     ;
; 86.832 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.878     ;
; 86.955 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.755     ;
; 86.993 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.717     ;
; 87.083 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.627     ;
; 87.174 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.536     ;
; 87.366 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.344     ;
; 87.557 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 12.153     ;
; 87.722 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 11.988     ;
; 88.196 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 11.514     ;
; 88.309 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                        ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 11.630     ;
; 88.390 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 11.549     ;
; 88.563 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.056     ; 11.376     ;
; 88.584 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.285     ; 11.126     ;
; 88.635 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 11.357     ;
; 88.649 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 11.374     ;
; 88.830 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 11.162     ;
; 88.844 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 11.179     ;
; 88.859 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_bridge_io_m0_agent|hold_waitrequest ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.073     ; 11.063     ;
; 88.912 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 11.111     ;
; 88.953 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 11.039     ;
; 88.967 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 11.056     ;
; 88.991 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 11.001     ;
; 89.005 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 11.018     ;
; 89.081 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 10.911     ;
; 89.095 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.928     ;
; 89.107 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.916     ;
; 89.172 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 10.820     ;
; 89.186 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.837     ;
; 89.230 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.793     ;
; 89.258 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.765     ;
; 89.268 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.755     ;
; 89.340 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.683     ;
; 89.358 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.665     ;
; 89.364 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 10.628     ;
; 89.378 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.645     ;
; 89.449 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.574     ;
; 89.453 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.570     ;
; 89.535 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.488     ;
; 89.555 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 10.437     ;
; 89.569 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.454     ;
; 89.576 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.447     ;
; 89.614 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.409     ;
; 89.641 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.382     ;
; 89.658 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.365     ;
; 89.696 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.327     ;
; 89.704 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.319     ;
; 89.720 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.028     ; 10.272     ;
; 89.721 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[8]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.295     ; 9.979      ;
; 89.734 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.289     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.746 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 10.162     ;
; 89.757 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[3]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.299     ; 9.939      ;
; 89.759 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[2]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.298     ; 9.938      ;
; 89.786 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.237     ;
; 89.795 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.228     ;
; 89.796 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.227     ;
; 89.832 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.191     ;
; 89.877 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.028      ; 10.146     ;
; 89.916 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[8]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.295     ; 9.784      ;
; 89.952 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[3]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.299     ; 9.744      ;
; 89.961 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[2]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.298     ; 9.736      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
; 89.963 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.030     ; 9.945      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.201 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.357      ; 0.702      ;
; 0.201 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.357      ; 0.702      ;
; 0.202 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.357      ; 0.703      ;
; 0.246 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.762      ;
; 0.277 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.347      ; 0.793      ;
; 0.286 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.799      ;
; 0.290 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.803      ;
; 0.290 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.803      ;
; 0.294 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.807      ;
; 0.297 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.342      ; 0.808      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.812      ;
; 0.300 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.813      ;
; 0.300 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.344      ; 0.815      ;
; 0.304 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                    ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.812      ;
; 0.307 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.067      ; 0.519      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_next.000                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg:the_DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg:the_DE0_nano_system_nios2_cpu_cpu_nios2_avalon_reg|oci_single_step_mode ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[39][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[39][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[33][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[33][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[32][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[32][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[31][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[31][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[30][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[30][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[29][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[29][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[28][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[28][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[27][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[27][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[26][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[26][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[25][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[25][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[24][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[24][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[23][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[23][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[13][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[13][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[12][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[12][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[11][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[11][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[10][104]                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[10][104]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[9][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[9][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[8][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[7][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[6][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[5][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[4][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[3][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[2][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[1][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[0][104]                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_count[0]                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_count[2]                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|active_cs_n                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|read                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|read                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|write                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|write                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.300 ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.067      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                              ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                              ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                              ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                             ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                   ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                  ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                     ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                  ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                     ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                       ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                         ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                       ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                       ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                  ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|state[4]                                                                         ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|state[4]                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|baud_rate_counter[0]                                           ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|baud_rate_counter[0]                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|rd_strobe                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|rd_strobe                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.325 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.549      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.554      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.564      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.573      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.628      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.629      ;
; 0.432 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.631      ;
; 0.436 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.649      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.639      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.644      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.644      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.647      ;
; 0.448 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.648      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.649      ;
; 0.450 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.649      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.451 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.650      ;
; 0.454 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.667      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.470 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.669      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.675      ;
; 0.475 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.674      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.340 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.539      ;
; 0.344 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.431 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.630      ;
; 0.433 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.632      ;
; 0.466 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.665      ;
; 0.468 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.666      ;
; 0.511 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.709      ;
; 0.514 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.525 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.723      ;
; 0.526 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.724      ;
; 0.539 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.737      ;
; 0.555 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.753      ;
; 0.559 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.758      ;
; 0.577 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.775      ;
; 0.578 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.776      ;
; 0.687 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.884      ;
; 0.692 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.891      ;
; 0.701 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.900      ;
; 0.702 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.901      ;
; 0.704 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.903      ;
; 0.704 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.903      ;
; 0.713 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.911      ;
; 0.714 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.912      ;
; 0.723 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 0.926      ;
; 0.728 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.926      ;
; 0.741 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.943      ;
; 0.742 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.940      ;
; 0.745 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.943      ;
; 0.770 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.968      ;
; 0.793 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.991      ;
; 0.811 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.011      ;
; 0.828 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.028      ;
; 0.834 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.032      ;
; 0.850 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.052      ;
; 0.860 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.062      ;
; 0.866 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.065      ;
; 0.867 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.065      ;
; 0.867 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.066      ;
; 0.879 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.078      ;
; 0.882 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.077      ;
; 0.899 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.101      ;
; 0.900 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.095      ;
; 0.909 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.111      ;
; 0.919 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.117      ;
; 0.932 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.130      ;
; 0.944 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.142      ;
; 0.955 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.152      ;
; 0.955 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.158      ;
; 0.971 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.170      ;
; 0.984 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.183      ;
; 0.990 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.185      ;
; 0.991 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.189      ;
; 1.016 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.220      ;
; 1.017 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.215      ;
; 1.021 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.225      ;
; 1.025 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.222      ;
; 1.029 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.228      ;
; 1.030 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.229      ;
; 1.038 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.236      ;
; 1.039 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.237      ;
; 1.041 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.239      ;
; 1.041 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.239      ;
; 1.047 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.250      ;
; 1.050 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.248      ;
; 1.077 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.272      ;
; 1.086 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.284      ;
; 1.086 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.284      ;
; 1.095 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.295      ;
; 1.111 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.306      ;
; 1.148 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.343      ;
; 1.152 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.347      ;
; 1.153 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.348      ;
; 1.155 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.350      ;
; 1.156 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.354      ;
; 1.162 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.357      ;
; 1.162 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.357      ;
; 1.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.382      ;
; 1.197 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.392      ;
; 1.205 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.405      ;
; 1.218 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.416      ;
; 1.231 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.428      ;
; 1.232 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.430      ;
; 1.255 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.453      ;
; 1.291 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.489      ;
; 1.294 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.492      ;
; 1.310 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.508      ;
; 1.311 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.509      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 5.877 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[2]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.869      ;
; 5.877 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[9]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.871      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[13]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.871      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[12]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.152     ; 3.867      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[14]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.871      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[7]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.151     ; 3.868      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[11]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.871      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[8]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.149     ; 3.870      ;
; 5.878 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[10]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.148     ; 3.871      ;
; 5.928 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[6]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.801      ;
; 5.928 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[5]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 3.801      ;
; 5.930 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[0]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.174     ; 3.793      ;
; 5.930 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[1]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.174     ; 3.793      ;
; 5.931 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[3]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.176     ; 3.790      ;
; 5.937 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[4]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 3.789      ;
; 5.937 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[15]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 3.789      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.872      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.881      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.883      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.880      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.881      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.879      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.880      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.883      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.883      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.879      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.883      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.073     ; 3.883      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.872      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 3.882      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.879      ;
; 5.947 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.879      ;
; 5.948 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.870      ;
; 5.948 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 3.879      ;
; 5.948 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.880      ;
; 5.954 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.876      ;
; 5.954 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.075     ; 3.876      ;
; 5.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.868      ;
; 5.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 3.868      ;
; 5.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.863      ;
; 5.957 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.865      ;
; 5.957 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 3.865      ;
; 5.962 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.854      ;
; 5.963 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.864      ;
; 5.963 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.864      ;
; 6.029 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.902      ;
; 6.043 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.889      ;
; 6.043 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.889      ;
; 6.043 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.889      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.878      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.878      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.877      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.878      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.877      ;
; 6.057 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.877      ;
; 6.066 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.868      ;
; 6.066 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.868      ;
; 6.066 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 3.868      ;
; 6.067 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.865      ;
; 6.067 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.865      ;
; 6.067 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.868      ;
; 6.067 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 3.868      ;
; 6.067 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.865      ;
; 6.076 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.855      ;
; 6.076 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.855      ;
; 6.076 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 3.855      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.855      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.852      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.852      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 3.852      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.855      ;
; 6.077 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 3.855      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.078 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 3.866      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.080 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.045     ; 3.870      ;
; 6.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 3.866      ;
; 6.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 3.866      ;
; 6.083 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.072     ; 3.727      ;
; 6.083 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 3.729      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.213 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.731      ;
; 18.213 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.731      ;
; 18.213 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.731      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.218 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.725      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.500 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.439      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.260      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 18.715 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.226      ;
; 98.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.055     ; 1.260      ;
; 98.680 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.055     ; 1.260      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.294      ;
; 47.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 2.294      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.162      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.162      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.162      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.162      ;
; 96.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.162      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.116      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.116      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.116      ;
; 96.823 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.116      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.919      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.919      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.919      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.919      ;
; 97.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.919      ;
; 97.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.881      ;
; 97.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.881      ;
; 97.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.881      ;
; 97.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.881      ;
; 97.250 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.685      ;
; 97.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.592      ;
; 97.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.592      ;
; 97.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.592      ;
; 97.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.592      ;
; 97.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.398      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.295      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.294      ;
; 97.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.294      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.261      ;
; 97.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.211      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.134      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.134      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.134      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.134      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.116      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.919      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.919      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.919      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.919      ;
; 98.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.919      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.895      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.781      ;
; 98.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.781      ;
; 98.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.485      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.463      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.419      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.419      ;
; 98.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.419      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
; 98.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.294      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|readdata[0]                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|av_readdata_pre[0]                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|readdata[0]                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d2_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.777 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d1_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.058     ; 3.160      ;
; 96.796 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.071     ; 3.128      ;
; 96.796 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.071     ; 3.128      ;
; 96.796 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.071     ; 3.128      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 96.920 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.157      ; 3.175      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.081 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.214      ; 3.128      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|read_latency_shift_reg[0]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[6]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.074     ; 2.825      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.824      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.066     ; 2.833      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.070     ; 2.829      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.072     ; 2.827      ;
; 97.096 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.076     ; 2.823      ;
; 97.097 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.823      ;
; 97.097 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.075     ; 2.823      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.939   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.137      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 0.970   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.167      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.147   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.344      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.415   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.616      ;
; 1.418   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.620      ;
; 1.418   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.620      ;
; 1.418   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.620      ;
; 100.950 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.053      ; 1.167      ;
; 100.950 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.053      ; 1.167      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 0.994  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.193      ;
; 1.114  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.312      ;
; 1.114  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.312      ;
; 1.114  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.312      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.341      ;
; 1.185  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.384      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.635      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.635      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.779      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.779      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.779      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.815      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.815      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.815      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.815      ;
; 1.621  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.815      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.015      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.015      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.015      ;
; 1.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.015      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.823  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.016      ;
; 1.883  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 2.074      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.926  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.122      ;
; 1.952  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.144      ;
; 1.952  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.144      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 1.955  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.145      ;
; 2.034  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.229      ;
; 2.269  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.468      ;
; 2.269  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.468      ;
; 2.269  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.468      ;
; 2.269  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.468      ;
; 2.358  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.552      ;
; 2.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.737      ;
; 2.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.737      ;
; 2.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.737      ;
; 2.539  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.737      ;
; 2.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.786      ;
; 2.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.786      ;
; 2.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.786      ;
; 2.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.786      ;
; 2.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.786      ;
; 2.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.983      ;
; 2.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.983      ;
; 2.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.983      ;
; 2.785  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.983      ;
; 2.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.028      ;
; 2.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.028      ;
; 2.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.028      ;
; 2.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.028      ;
; 2.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 3.028      ;
; 51.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.345      ; 2.144      ;
; 51.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.345      ; 2.144      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.699      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.699      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.393      ; 2.699      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.162 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.395      ; 2.701      ;
; 2.163 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.696      ;
; 2.163 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.696      ;
; 2.163 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.696      ;
; 2.163 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.389      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.164 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.388      ; 2.696      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.482 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.364      ; 2.990      ;
; 2.485 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[1]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.358      ; 2.987      ;
; 2.485 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[3]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.358      ; 2.987      ;
; 2.485 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[2]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.358      ; 2.987      ;
; 2.485 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[0]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.358      ; 2.987      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.704      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.704      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.704      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.704      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|read_latency_shift_reg[0]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[6]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.696      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.695      ;
; 2.488 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.072      ; 2.704      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.697      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.064      ; 2.697      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.063      ; 2.696      ;
; 2.489 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.068      ; 2.701      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.066      ; 2.700      ;
; 2.490 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.062      ; 2.696      ;
; 2.504 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 2.688      ;
; 2.504 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[3]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 2.688      ;
; 2.504 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[0]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 2.688      ;
; 2.504 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[1]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 2.688      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 2.280 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_data_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.828      ;
; 2.280 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.828      ;
; 2.280 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.828      ;
; 2.280 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.404      ; 2.828      ;
; 2.286 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.828      ;
; 2.286 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.828      ;
; 2.286 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.398      ; 2.828      ;
; 2.308 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.828      ;
; 2.308 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.828      ;
; 2.308 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 2.828      ;
; 2.610 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.829      ;
; 2.610 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[17]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.829      ;
; 2.610 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.829      ;
; 2.610 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[17]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[14]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[15]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[15]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[13]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[21]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[16]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[20]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[12]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[22]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.827      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[0]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.827      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[14]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[14]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[13]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[13]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[12]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[12]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[11]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[9]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[8]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[8]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[14]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[19]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[3]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[29]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.827      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[9]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[31]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[14]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[12]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[11]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[8]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[8]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[21]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[22]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[15]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[25]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[15]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[26]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ipending_reg_irq1       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[24]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[23]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[15]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[14]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[13]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[12]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[9]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[8]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.827      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[25]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[31]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[29]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.832      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.827      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 2.833      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.829      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[3]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 2.830      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[22]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[23]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[24]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[25]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[26]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_mem_baddr[20]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 2.826      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.828      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[1]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.828      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[2]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.828      ;
; 2.611 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 2.828      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.828      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.828      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.828      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 2.828      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[7]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.830      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[6]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 2.830      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[22]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.833      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[20]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.833      ;
; 2.612 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[19]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 2.833      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
Worst Case Available Settling Time: 16.130 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 5.354  ; 0.000         ;
; CLOCK_50                      ; 18.303 ; 0.000         ;
; altera_reserved_tck           ; 47.944 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 91.503 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                     ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 0.105 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 0.180 ; 0.000         ;
; CLOCK_50                      ; 0.187 ; 0.000         ;
; altera_reserved_tck           ; 0.187 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                  ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 7.269  ; 0.000         ;
; CLOCK_50                      ; 18.830 ; 0.000         ;
; altera_reserved_tck           ; 48.900 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 97.840 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                  ;
+-------------------------------+-------+---------------+
; Clock                         ; Slack ; End Point TNS ;
+-------------------------------+-------+---------------+
; CLOCK_50                      ; 0.556 ; 0.000         ;
; altera_reserved_tck           ; 0.588 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 1.407 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[0] ; 1.472 ; 0.000         ;
+-------------------------------+-------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; u0|altpll_sys|sd1|pll7|clk[0] ; 4.750  ; 0.000         ;
; CLOCK_50                      ; 9.273  ; 0.000         ;
; altera_reserved_tck           ; 49.314 ; 0.000         ;
; u0|altpll_sys|sd1|pll7|clk[2] ; 49.750 ; 0.000         ;
+-------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 5.354 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.537      ;
; 5.408 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.483      ;
; 5.411 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 4.463      ;
; 5.449 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.442      ;
; 5.474 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.406      ;
; 5.476 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.403      ;
; 5.481 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.410      ;
; 5.486 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.402      ;
; 5.489 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.428      ;
; 5.491 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~portb_address_reg0          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.011     ; 4.507      ;
; 5.491 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.387      ;
; 5.497 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.454      ;
; 5.507 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.443      ;
; 5.514 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.375      ;
; 5.525 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.425      ;
; 5.545 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.405      ;
; 5.569 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 4.314      ;
; 5.588 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.049     ; 4.302      ;
; 5.589 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[6]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.201     ; 4.197      ;
; 5.593 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.299      ;
; 5.594 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.298      ;
; 5.598 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 4.284      ;
; 5.602 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.353      ;
; 5.606 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.350      ;
; 5.617 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.274      ;
; 5.620 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~portb_address_reg0    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.019     ; 4.370      ;
; 5.627 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|F_bht_ptr[7]                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.201     ; 4.159      ;
; 5.629 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.321      ;
; 5.633 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.036     ; 4.318      ;
; 5.639 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.252      ;
; 5.647 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.303      ;
; 5.649 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_bht_data[1]                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 4.298      ;
; 5.665 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.285      ;
; 5.667 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.283      ;
; 5.671 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[2]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.246      ;
; 5.673 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2_reg[31]                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.268      ;
; 5.683 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.208      ;
; 5.685 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.206      ;
; 5.685 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[1]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.232      ;
; 5.687 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_valid_from_M                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 4.265      ;
; 5.688 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[17]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.262      ;
; 5.705 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.251      ;
; 5.705 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.251      ;
; 5.705 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.251      ;
; 5.705 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.251      ;
; 5.707 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_inst_result[16]                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 4.248      ;
; 5.709 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[5]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.208      ;
; 5.712 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.250      ;
; 5.723 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[4]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.194      ;
; 5.723 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.233      ;
; 5.723 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.233      ;
; 5.723 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.233      ;
; 5.723 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.233      ;
; 5.725 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 4.149      ;
; 5.730 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.232      ;
; 5.739 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_ctrl_alu_subtract                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.033     ; 4.215      ;
; 5.742 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[10]                                              ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.220      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.048     ; 4.148      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.743 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.213      ;
; 5.746 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[15]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.204      ;
; 5.750 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[5]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.025     ; 4.212      ;
; 5.752 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[14]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_b_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.198      ;
; 5.753 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 4.129      ;
; 5.759 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address  ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 4.129      ;
; 5.759 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[39] ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.133      ;
; 5.761 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.195      ;
; 5.761 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.195      ;
; 5.761 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.195      ;
; 5.761 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.195      ;
; 5.761 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.195      ;
; 5.762 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.194      ;
; 5.762 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[18]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.194      ;
; 5.766 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[37] ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.126      ;
; 5.767 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[3]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.045      ; 4.150      ;
; 5.771 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[1]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 4.147      ;
; 5.780 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|D_iw[5]                                                 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[6]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.058      ; 4.150      ;
; 5.780 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[6]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.176      ;
; 5.780 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[19]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[4]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.176      ;
; 5.781 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.175      ;
; 5.781 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.175      ;
; 5.781 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[12]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.175      ;
; 5.781 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.175      ;
; 5.781 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[16]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.031     ; 4.175      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[17]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.174      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[19]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.174      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[21]                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.174      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_exc_any                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[0]                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.030     ; 4.174      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_cell_p3[0]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 4.135      ;
; 5.783 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mul_s1[0]                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 4.135      ;
; 5.784 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_1[37] ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.047     ; 4.108      ;
; 5.787 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_mem_baddr[12]                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.037     ; 4.163      ;
; 5.790 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|entry_0[30] ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 4.099      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.303 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.648      ;
; 18.303 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.648      ;
; 18.307 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.647      ;
; 18.307 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.647      ;
; 18.307 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.647      ;
; 18.376 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.578      ;
; 18.376 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.578      ;
; 18.376 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.578      ;
; 18.395 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.559      ;
; 18.395 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.559      ;
; 18.395 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.559      ;
; 18.476 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.478      ;
; 18.476 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.478      ;
; 18.476 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.478      ;
; 18.487 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.464      ;
; 18.487 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.464      ;
; 18.543 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.408      ;
; 18.543 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.408      ;
; 18.547 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.404      ;
; 18.547 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.404      ;
; 18.554 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.397      ;
; 18.582 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.369      ;
; 18.591 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.363      ;
; 18.591 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.363      ;
; 18.591 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.363      ;
; 18.596 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.355      ;
; 18.601 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.347      ;
; 18.618 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.333      ;
; 18.618 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.333      ;
; 18.643 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.305      ;
; 18.662 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.289      ;
; 18.666 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.285      ;
; 18.668 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.283      ;
; 18.674 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.274      ;
; 18.703 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.247      ;
; 18.706 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.244      ;
; 18.708 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.242      ;
; 18.709 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.241      ;
; 18.715 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.236      ;
; 18.715 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.236      ;
; 18.719 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.232      ;
; 18.723 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.228      ;
; 18.726 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.225      ;
; 18.731 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.220      ;
; 18.735 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.213      ;
; 18.740 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.211      ;
; 18.747 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.204      ;
; 18.750 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.201      ;
; 18.760 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.188      ;
; 18.764 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.187      ;
; 18.764 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.187      ;
; 18.771 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.180      ;
; 18.774 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.177      ;
; 18.774 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.177      ;
; 18.777 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.171      ;
; 18.777 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.174      ;
; 18.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.162      ;
; 18.789 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.162      ;
; 18.796 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.802 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.146      ;
; 18.808 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.140      ;
; 18.822 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.129      ;
; 18.831 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.120      ;
; 18.833 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.115      ;
; 18.834 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.117      ;
; 18.836 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.115      ;
; 18.837 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.111      ;
; 18.841 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.106      ;
; 18.844 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.103      ;
; 18.856 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.095      ;
; 18.856 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.095      ;
; 18.858 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.093      ;
; 18.858 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.093      ;
; 18.877 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.074      ;
; 18.887 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.064      ;
; 18.887 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.064      ;
; 18.893 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.061      ;
; 18.893 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.061      ;
; 18.893 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.061      ;
; 18.903 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.048      ;
; 18.904 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.047      ;
; 18.929 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.022      ;
; 18.944 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.004      ;
; 18.949 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.002      ;
; 18.959 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.992      ;
; 18.963 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.988      ;
; 18.968 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.982      ;
; 18.971 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.977      ;
; 18.978 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.972      ;
; 18.980 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.970      ;
; 18.981 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.969      ;
; 18.983 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.964      ;
; 18.984 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.963      ;
; 18.985 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.962      ;
; 18.988 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 0.959      ;
; 18.996 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.952      ;
; 18.999 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 0.953      ;
; 18.999 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.952      ;
; 19.005 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 0.943      ;
; 19.005 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.946      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.944 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.473      ;
; 48.024 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.393      ;
; 48.164 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.257      ;
; 48.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.253      ;
; 48.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.185      ;
; 48.330 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 2.091      ;
; 48.533 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.888      ;
; 48.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.757      ;
; 48.674 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.748      ;
; 48.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.686      ;
; 48.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.645      ;
; 48.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.629      ;
; 48.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.566      ;
; 48.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.557      ;
; 48.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.501      ;
; 48.935 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.490      ;
; 48.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.464      ;
; 48.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.449      ;
; 49.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.366      ;
; 49.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.346      ;
; 49.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.311      ;
; 49.154 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.272      ;
; 49.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.264      ;
; 49.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.196      ;
; 49.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.177      ;
; 49.952 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.472      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.581      ;
; 97.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.388      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.316      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.316      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.316      ;
; 97.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.316      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.253      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.242      ;
; 97.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.164      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.149      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.149      ;
; 97.799 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.149      ;
; 97.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                             ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.150      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.145      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.109      ;
; 97.857 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.099      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.084      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.062      ;
; 97.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.062      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.063      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.052      ;
; 97.897 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.052      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                               ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 91.503 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 8.299      ;
; 91.636 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 8.166      ;
; 91.718 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 8.084      ;
; 91.784 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 8.018      ;
; 91.804 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.998      ;
; 91.869 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.933      ;
; 91.932 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.870      ;
; 92.130 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.672      ;
; 92.198 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.604      ;
; 92.515 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.287      ;
; 92.580 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.185     ; 7.222      ;
; 92.721 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                        ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 7.230      ;
; 92.725 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 7.226      ;
; 92.774 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:clock_crossing_bridge_io_m0_agent|hold_waitrequest ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.049     ; 7.164      ;
; 92.819 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 7.170      ;
; 92.850 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 7.140      ;
; 92.885 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                          ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.036     ; 7.066      ;
; 92.925 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 7.065      ;
; 92.952 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 7.037      ;
; 92.983 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 7.007      ;
; 93.034 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.955      ;
; 93.058 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.932      ;
; 93.065 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.925      ;
; 93.100 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.889      ;
; 93.120 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.869      ;
; 93.131 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.859      ;
; 93.140 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.850      ;
; 93.146 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.844      ;
; 93.151 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.839      ;
; 93.185 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.804      ;
; 93.206 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.784      ;
; 93.216 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.774      ;
; 93.226 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.764      ;
; 93.248 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.741      ;
; 93.278 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.712      ;
; 93.279 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.711      ;
; 93.279 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.711      ;
; 93.291 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.699      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.332 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.603      ;
; 93.354 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.636      ;
; 93.361 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.629      ;
; 93.411 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.579      ;
; 93.427 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.563      ;
; 93.446 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.543      ;
; 93.447 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.543      ;
; 93.450 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.003      ; 6.540      ;
; 93.451 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[3]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.196     ; 6.340      ;
; 93.456 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[8]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.193     ; 6.338      ;
; 93.456 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[2]                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.195     ; 6.336      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
; 93.472 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                    ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.020     ; 6.463      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.105 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.410      ;
; 0.105 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.410      ;
; 0.106 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.411      ;
; 0.111 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.441      ;
; 0.128 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 0.458      ;
; 0.142 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.469      ;
; 0.142 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.468      ;
; 0.145 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.471      ;
; 0.147 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.473      ;
; 0.149 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[19]                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_data_module:DE0_nano_system_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.153 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.154 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.156 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.158 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.160 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.163 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[2]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_w:the_DE0_nano_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.168 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_dc_tag_module:DE0_nano_system_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3jc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.173 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_ic_tag_module:DE0_nano_system_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_9ad1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|DE0_nano_system_jtag_uart_scfifo_r:the_DE0_nano_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.178 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.496      ;
; 0.179 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|has_pending_responses                                                                                                                                                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.501      ;
; 0.185 ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_bht_module:DE0_nano_system_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 0.503      ;
; 0.186 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                                       ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                                       ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                                        ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[48][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[47][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[46][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[22][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[21][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[20][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[19][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[18][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[17][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[16][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[15][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:clock_crossing_bridge_io_s0_agent_rsp_fifo|mem[14][104]                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000100                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|read                                                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|write                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                                                                          ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|DE0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_nios2_ocimem:the_DE0_nano_system_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                        ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|DE0_nano_system_sdram_input_efifo_module:the_DE0_nano_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.180 ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_i2c_scl:i2c_scl|data_out                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_timer:timer|timeout_occurred                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                         ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                                                 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|break_detect                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                                                ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|framing_error                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                                                   ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_overrun                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                                                ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_rx:the_DE0_nano_system_xbee_uart_rx|rx_char_ready                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                                                   ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_overrun                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                                                     ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|tx_ready                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                               ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                               ; DE0_nano_system:u0|DE0_nano_system_xbee_uart:xbee_uart|DE0_nano_system_xbee_uart_tx:the_DE0_nano_system_xbee_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:xbee_uart_s1_translator|end_begintransfer                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|ROE                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|RRDY                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|TOE                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|SCLK_reg                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|EOP                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                                                      ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|tx_holding_primed                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|transmitting                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                                              ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|tx_holding_primed                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[1]                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem_used[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator|wait_latency_counter[1]                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[1]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem_used[0]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][89]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][89]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                                                     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][89]                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[0][89]                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:adc_spi_int_spi_control_port_agent_rsp_fifo|mem[1][89]                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_out                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_out                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|EOP                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|TOE                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                                                            ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|ROE                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_epcs:epcs|DE0_nano_system_epcs_sub:the_DE0_nano_system_epcs_sub|RRDY                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                                                   ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_sda|data_dir                                                                                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|data_dir                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|MISO_reg                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                                                           ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|slowcount[1]                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[0][89]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem_used[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|pending_response_count[0]                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|has_pending_responses                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[1]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem_used[0]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_key_s1_translator|wait_latency_counter[1]                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_key_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[1]                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[1]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem_used[0]                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_switch_s1_translator|wait_latency_counter[1]                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[1]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem_used[0]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[0]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                                                            ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem_used[1]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                                                        ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|wait_latency_counter[1]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                         ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][89]                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][89]                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[0][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo|mem[1][89]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[0][89]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_switch_s1_agent_rsp_fifo|mem[1][89]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:xbee_uart_s1_agent_rsp_fifo|mem[1][89]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[0][89]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_ext_sda_s1_agent_rsp_fifo|mem[1][89]                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:ext_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|spi_slave_select_holding_reg[15]                                                                                                                       ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|spi_slave_select_reg[15]                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                             ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.317      ;
; 0.253 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.374      ;
; 0.268 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.305 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.427      ;
; 0.314 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.435      ;
; 0.321 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.441      ;
; 0.325 ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.445      ;
; 0.331 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.451      ;
; 0.339 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.459      ;
; 0.349 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.469      ;
; 0.394 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.514      ;
; 0.411 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.532      ;
; 0.424 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.544      ;
; 0.426 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.550      ;
; 0.427 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.547      ;
; 0.429 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.549      ;
; 0.430 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.550      ;
; 0.431 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.555      ;
; 0.436 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.556      ;
; 0.437 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.557      ;
; 0.453 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.466 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.478 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.599      ;
; 0.481 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.601      ;
; 0.495 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.501 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.504 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.628      ;
; 0.510 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.634      ;
; 0.514 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.637      ;
; 0.526 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.642      ;
; 0.532 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.655      ;
; 0.535 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.659      ;
; 0.539 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.655      ;
; 0.539 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.659      ;
; 0.546 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.666      ;
; 0.548 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.668      ;
; 0.563 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.687      ;
; 0.570 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.690      ;
; 0.574 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.694      ;
; 0.577 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.697      ;
; 0.580 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.700      ;
; 0.580 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.700      ;
; 0.582 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.699      ;
; 0.588 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.713      ;
; 0.596 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.721      ;
; 0.604 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.724      ;
; 0.605 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.724      ;
; 0.606 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.725      ;
; 0.607 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.731      ;
; 0.608 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.727      ;
; 0.617 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.737      ;
; 0.620 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.740      ;
; 0.623 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.743      ;
; 0.630 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.751      ;
; 0.633 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.750      ;
; 0.643 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.760      ;
; 0.648 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.768      ;
; 0.648 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.768      ;
; 0.661 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.781      ;
; 0.683 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.799      ;
; 0.683 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.799      ;
; 0.683 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.799      ;
; 0.685 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.801      ;
; 0.688 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.805      ;
; 0.689 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.806      ;
; 0.691 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.812      ;
; 0.696 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.816      ;
; 0.699 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.816      ;
; 0.705 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.825      ;
; 0.713 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.830      ;
; 0.734 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.854      ;
; 0.751 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.871      ;
; 0.766 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.886      ;
; 0.767 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.887      ;
; 0.778 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.898      ;
; 0.794 ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.911      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.315      ;
; 0.197 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.324      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                        ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.208 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.327      ;
; 0.210 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.328      ;
; 0.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.338      ;
; 0.226 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.345      ;
; 0.254 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                     ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.379      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.382      ;
; 0.263 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.265 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                  ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.386      ;
; 0.267 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.385      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.386      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                    ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.387      ;
; 0.270 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                       ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|DE0_nano_system_nios2_cpu_cpu_nios2_oci:the_DE0_nano_system_nios2_cpu_cpu_nios2_oci|DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_wrapper|DE0_nano_system_nios2_cpu_cpu_debug_slave_tck:the_DE0_nano_system_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.390      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                       ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[13]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[2]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.570      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[14]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[7]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.569      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[11]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[8]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[9]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.269 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[10]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.571      ;
; 7.270 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[12]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.100     ; 2.567      ;
; 7.290 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[6]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.543      ;
; 7.290 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[5]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.543      ;
; 7.292 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[3]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.113     ; 2.533      ;
; 7.293 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[0]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 2.533      ;
; 7.293 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[1]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 2.533      ;
; 7.298 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[4]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.532      ;
; 7.298 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|za_data[15]                                                                                                                                                                    ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.108     ; 2.532      ;
; 7.298 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.582      ;
; 7.298 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 2.582      ;
; 7.299 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.580      ;
; 7.302 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.587      ;
; 7.302 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.587      ;
; 7.304 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.577      ;
; 7.304 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 2.575      ;
; 7.304 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 2.577      ;
; 7.305 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.577      ;
; 7.305 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 2.577      ;
; 7.306 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 2.571      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[3]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.050     ; 2.580      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[5]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.578      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[6]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[2]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.578      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 2.577      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[8]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[9]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[10]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[11]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[13]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[14]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.309 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[1]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 2.579      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_addr[7]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.575      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[4]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.576      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[12]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.575      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_data[15]                                                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.576      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_bank[0]                                                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 2.577      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[0]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.575      ;
; 7.310 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_sdram:sdram|m_dqm[1]                                                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 2.575      ;
; 7.334 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.610      ;
; 7.346 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[24]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.599      ;
; 7.346 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[10]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.599      ;
; 7.346 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[26]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.599      ;
; 7.353 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.595      ;
; 7.353 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[30]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.595      ;
; 7.353 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[29]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.595      ;
; 7.356 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[23]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.592      ;
; 7.356 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[25]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.592      ;
; 7.356 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.592      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[20]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.585      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[19]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.585      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[11]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.588      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[27]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.588      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[3]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.042     ; 2.585      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]                                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.588      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[15]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.588      ;
; 7.360 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[31]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.039     ; 2.588      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[14]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[21]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[4]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[9]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.366 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[17]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 2.578      ;
; 7.367 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.574      ;
; 7.367 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[22]                                                                ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.574      ;
; 7.367 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|av_readdata_pre[6]                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 2.574      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[22]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.368 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.034     ; 2.585      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[0]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[1]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[2]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[3]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[4]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr[5]                                                                                               ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[4]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[2]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[5]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.371 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[0]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.029     ; 2.587      ;
; 7.372 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[3]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.583      ;
; 7.372 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|out_rd_ptr_gray[1]                                                                                          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.032     ; 2.583      ;
; 7.380 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[1]                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.572      ;
; 7.380 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr_gray[4]                                                                                           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 10.000       ; -0.035     ; 2.572      ;
+-------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.830 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.124      ;
; 18.830 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.124      ;
; 18.830 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.124      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 18.834 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.120      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.031 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.919      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.805      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 19.171 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.780      ;
; 99.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.036     ; 0.805      ;
; 99.146 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.036     ; 0.805      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.520      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.520      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.127      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.127      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.127      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.127      ;
; 97.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.127      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.098      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.098      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.098      ;
; 97.855 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.098      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.912      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.912      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.912      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.912      ;
; 98.041 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.912      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.883      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.883      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.883      ;
; 98.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.883      ;
; 98.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.798      ;
; 98.226 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.726      ;
; 98.226 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.726      ;
; 98.226 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.726      ;
; 98.226 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.726      ;
; 98.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.529      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.425 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.521      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.520      ;
; 98.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.520      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.508      ;
; 98.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.463      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.553 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.394      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.392      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.392      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.392      ;
; 98.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.392      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.254      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.254      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.254      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.254      ;
; 98.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.254      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.241      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.241      ;
; 98.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.241      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.167      ;
; 98.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.167      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.950      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.946      ;
; 99.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.902      ;
; 99.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.902      ;
; 99.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.902      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
; 99.125 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.827      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_i2c_EXT_sda:i2c_ext_sda|readdata[0]                                                                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:ext_sensor_int_s1_translator|av_readdata_pre[0]                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|irq_mask                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|readdata[0]                                                                                                                                      ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|edge_capture                                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d2_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.840 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_ext_sensor_int:ext_sensor_int|d1_data_in                                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.040     ; 2.107      ;
; 97.849 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.088      ;
; 97.849 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.088      ;
; 97.849 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.050     ; 2.088      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 97.956 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                 ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.097      ; 2.096      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.021 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.123      ; 2.089      ;
; 98.044 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[1]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.139      ; 2.082      ;
; 98.044 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[3]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.139      ; 2.082      ;
; 98.044 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[2]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.139      ; 2.082      ;
; 98.044 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[0]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; 0.139      ; 2.082      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.893      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.893      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.893      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.893      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 1.886      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.053     ; 1.885      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.884      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.045     ; 1.893      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.048     ; 1.890      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.049 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.887      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.054     ; 1.883      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 1.885      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 1.885      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.886      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.051     ; 1.886      ;
; 98.050 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 100.000      ; -0.052     ; 1.885      ;
+--------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.556   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|waitrequest_reset_override                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.676      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|read_latency_shift_reg[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.575   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|pfdena_reg                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_sys_pll_slave_translator|av_readdata_pre[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|prev_reset                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_altpll_sys:altpll_sys|DE0_nano_system_altpll_sys_stdsync_sv6:stdsync2|DE0_nano_system_altpll_sys_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.674   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.793      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_sys_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.843   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.966      ;
; 0.846   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.970      ;
; 0.846   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.970      ;
; 0.846   ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.970      ;
; 100.555 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.036      ; 0.695      ;
; 100.555 ; DE0_nano_system:u0|de0_nano_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.036      ; 0.695      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.588  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.707      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.675  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.794      ;
; 0.696  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.713  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.828      ;
; 0.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.013      ;
; 0.902  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.013      ;
; 0.978  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.090      ;
; 0.978  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.090      ;
; 0.978  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.090      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.097      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.097      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.097      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.097      ;
; 0.983  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.097      ;
; 1.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.210      ;
; 1.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.210      ;
; 1.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.210      ;
; 1.096  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.210      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.109  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.223      ;
; 1.165  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.278      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.196  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.312      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.313      ;
; 1.199  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.313      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.201  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.314      ;
; 1.239  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.355      ;
; 1.380  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.499      ;
; 1.380  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.499      ;
; 1.380  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.499      ;
; 1.380  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.499      ;
; 1.447  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.563      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.642      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.642      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.642      ;
; 1.522  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.642      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.663      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.663      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.663      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.663      ;
; 1.543  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.663      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.818      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.818      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.818      ;
; 1.698  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.818      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.839      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.839      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.839      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.839      ;
; 1.719  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.839      ;
; 50.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.509      ; 1.313      ;
; 50.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE0_nano_system:u0|DE0_nano_system_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_nano_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.509      ; 1.313      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                                                                                           ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.407 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.731      ;
; 1.407 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.731      ;
; 1.407 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.240      ; 1.731      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                    ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[2]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[3]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[4]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[1]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr[0]                                                                                   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.729      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.729      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.729      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.237      ; 1.729      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr_gray[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.241      ; 1.733      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.408 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.236      ; 1.728      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|edge_capture                                                                                                                                         ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|irq_mask                                                                                                                                             ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d1_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|d2_data_in                                                                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_g_sensor_int:g_sensor_int|readdata[0]                                                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.601 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[0]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.224      ; 1.909      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[6]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.736      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[18]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.736      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[27]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.736      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_readdata_pre[30]                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.736      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.049      ; 1.736      ;
; 1.603 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_pio_switch:pio_switch|readdata[3]                                                                                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.046      ; 1.733      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|full                                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[4]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[3]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[2]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[1]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[0]                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[0]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[1]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[2]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[3]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[4]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|pending_read_count[5]                                                                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|old_read                                                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                       ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.729      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|stop_cmd_r                                                                                                                     ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[1]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[4]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[3]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[2]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.043      ; 1.731      ;
; 1.604 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge_io|altera_avalon_dc_fifo:cmd_fifo|out_rd_ptr_gray[0]                                                                              ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.040      ; 1.728      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[0]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|wait_latency_counter[1]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[1]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.731      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_ext_sda_s1_translator|wait_latency_counter[0]                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.042      ; 1.731      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[1]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem_used[0]                                                                           ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:g_sensor_int_s1_translator|read_latency_shift_reg[0]                                                        ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[9]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:clock_crossing_bridge_io_m0_limiter|last_channel[6]                                                          ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[1][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.605 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:g_sensor_int_s1_agent_rsp_fifo|mem[0][89]                                                                            ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.041      ; 1.730      ;
; 1.606 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[1]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.908      ;
; 1.606 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[3]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.908      ;
; 1.606 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[2]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.908      ;
; 1.606 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_timer:timer|control_register[0]                                                                                                                                                ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.218      ; 1.908      ;
; 1.616 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|SCLK_reg                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.723      ;
; 1.616 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[3]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.723      ;
; 1.616 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[0]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.723      ;
; 1.616 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_adc_spi_int:adc_spi_int|state[1]                                                                                                                                               ; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 0.000        ; 0.023      ; 1.723      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_sys|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 1.472 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_data_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.807      ;
; 1.472 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_write                                                     ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.807      ;
; 1.472 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_wr_active         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.807      ;
; 1.472 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_read                                                      ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.807      ;
; 1.478 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.808      ;
; 1.478 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.808      ;
; 1.478 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_address_offset_field[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.808      ;
; 1.487 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.807      ;
; 1.487 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[1] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.807      ;
; 1.487 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.807      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_active            ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[15]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[7]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[6]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[22]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[21]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[20]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[19]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[18]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[17]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[16]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[22]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.805      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[0]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[5]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.805      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[14]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[13]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[12]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[11]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[9]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[8]                                              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[29]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.805      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[31]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[14]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[12]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[9]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[8]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[15]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|E_bht_ptr[1]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|W_ipending_reg_irq1       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[22]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[20]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[19]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[6]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[15]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[6]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.805      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[29]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[28]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[27]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|d_writedata[25]                                             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.811      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[31]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[30]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[29]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[28]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[27]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[16]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.805      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[11]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 1.812      ;
; 1.673 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wb_rd_addr_starting  ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.808      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.807      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[1]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.807      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[2]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.807      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[3]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 1.807      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[14]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[15]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[13]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.808      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[20]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.809      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[12]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.808      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[14]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[13]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[12]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[11]             ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[9]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_st_data[8]              ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[14]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.808      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[23]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[19]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.809      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[3]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.809      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[24]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.810      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[25]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[9]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[7]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_st_data[11]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[10]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.810      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[8]          ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[21]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[22]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[26]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 1.810      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[25]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_dc_actual_tag[15]       ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[26]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|M_bht_ptr_unfiltered[1]   ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 1.812      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|d_readdata_d1[17]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.808      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|A_mem_baddr[24]           ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 1.806      ;
; 1.674 ; DE0_nano_system:u0|de0_nano_system_rst_controller:rst_controller_002|altera_reset_controller:rst_controller|r_sync_rst ; DE0_nano_system:u0|DE0_nano_system_nios2_cpu:nios2_cpu|DE0_nano_system_nios2_cpu_cpu:cpu|i_readdata_d1[21]         ; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.808      ;
+-------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 55
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
Worst Case Available Settling Time: 17.609 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+--------------------------------+--------+-------+----------+---------+---------------------+
; Clock                          ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack               ; 2.117  ; 0.105 ; 5.383    ; 0.556   ; 4.693               ;
;  CLOCK_50                      ; 16.956 ; 0.187 ; 17.997   ; 0.556   ; 9.273               ;
;  altera_reserved_tck           ; 45.818 ; 0.187 ; 47.629   ; 0.588   ; 49.314              ;
;  u0|altpll_sys|sd1|pll7|clk[0] ; 2.117  ; 0.105 ; 5.383    ; 1.472   ; 4.693               ;
;  u0|altpll_sys|sd1|pll7|clk[2] ; 85.209 ; 0.180 ; 96.368   ; 1.407   ; 49.740              ;
; Design-wide TNS                ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_sys|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_sys|sd1|pll7|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Xbee_In             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_EXT_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_IO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_EXT_SDA         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ARDUINO_RESET_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; ARDUINO_IO[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_IO[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_EXT_SDA         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ARDUINO_RESET_N     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_SENSOR_INT      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; Xbee_Out            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; Xbee_In             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_EXT_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ARDUINO_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ARDUINO_IO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_EXT_SDA         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_RESET_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; Xbee_In             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_EXT_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ARDUINO_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ARDUINO_IO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_EXT_SDA         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ARDUINO_RESET_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; Xbee_In             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_EXT_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ARDUINO_IO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ARDUINO_IO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_EXT_SDA         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ARDUINO_RESET_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 1809       ; 0          ; 58       ; 3        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; altera_reserved_tck           ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                      ; CLOCK_50                      ; 193        ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; CLOCK_50                      ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck           ; u0|altpll_sys|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                      ; u0|altpll_sys|sd1|pll7|clk[0] ; 5          ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 149534     ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; 24         ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; 11         ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 98378      ; 0          ; 0        ; 0        ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 1809       ; 0          ; 58       ; 3        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; altera_reserved_tck           ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                      ; CLOCK_50                      ; 193        ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; CLOCK_50                      ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck           ; u0|altpll_sys|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                      ; u0|altpll_sys|sd1|pll7|clk[0] ; 5          ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 149534     ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[0] ; 24         ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; 11         ; 0          ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 98378      ; 0          ; 0        ; 0        ;
+-------------------------------+-------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 98       ; 0        ; 2        ; 0        ;
; CLOCK_50                      ; CLOCK_50                      ; 38       ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; CLOCK_50                      ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 2278     ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 790      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                         ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; altera_reserved_tck           ; altera_reserved_tck           ; 98       ; 0        ; 2        ; 0        ;
; CLOCK_50                      ; CLOCK_50                      ; 38       ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; CLOCK_50                      ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; 2278     ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; 790      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 90    ; 90   ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 82    ; 82   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                    ;
+-------------------------------+-------------------------------+-----------+-------------+
; Target                        ; Clock                         ; Type      ; Status      ;
+-------------------------------+-------------------------------+-----------+-------------+
; CLOCK_50                      ; CLOCK_50                      ; Base      ; Constrained ;
; altera_reserved_tck           ; altera_reserved_tck           ; Base      ; Constrained ;
; u0|altpll_sys|sd1|pll7|clk[0] ; u0|altpll_sys|sd1|pll7|clk[0] ; Generated ; Constrained ;
; u0|altpll_sys|sd1|pll7|clk[1] ; u0|altpll_sys|sd1|pll7|clk[1] ; Generated ; Constrained ;
; u0|altpll_sys|sd1|pll7|clk[2] ; u0|altpll_sys|sd1|pll7|clk[2] ; Generated ; Constrained ;
+-------------------------------+-------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; ADC_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXT_SENSOR_INT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Xbee_In             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; ADC_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DATA0          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXT_SENSOR_INT      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SENSOR_INT        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SDA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; ADC_CS_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_ASDO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_DCLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EPCS_NCSO           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_EXT_SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Xbee_In             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Dec 16 16:01:10 2017
Info: Command: quartus_sta DE0_Nano -c DE0_Nano
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/DE0_nano_system_nios2_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_nano_system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'DE0_Nano.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[0]} {u0|altpll_sys|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[1]} {u0|altpll_sys|sd1|pll7|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_sys|sd1|pll7|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {u0|altpll_sys|sd1|pll7|clk[2]} {u0|altpll_sys|sd1|pll7|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.117               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    16.956               0.000 CLOCK_50 
    Info (332119):    45.818               0.000 altera_reserved_tck 
    Info (332119):    85.209               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     0.344               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.383               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    17.997               0.000 CLOCK_50 
    Info (332119):    47.629               0.000 altera_reserved_tck 
    Info (332119):    96.368               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 1.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.030               0.000 CLOCK_50 
    Info (332119):     1.089               0.000 altera_reserved_tck 
    Info (332119):     2.405               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     2.537               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):    49.541               0.000 altera_reserved_tck 
    Info (332119):    49.740               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
    Info (332114): Worst Case Available Settling Time: 15.727 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.892               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    17.254               0.000 CLOCK_50 
    Info (332119):    46.364               0.000 altera_reserved_tck 
    Info (332119):    86.637               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     0.300               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 5.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.877               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    18.213               0.000 CLOCK_50 
    Info (332119):    47.933               0.000 altera_reserved_tck 
    Info (332119):    96.777               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.939               0.000 CLOCK_50 
    Info (332119):     0.994               0.000 altera_reserved_tck 
    Info (332119):     2.162               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     2.280               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.717               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     9.596               0.000 CLOCK_50 
    Info (332119):    49.501               0.000 altera_reserved_tck 
    Info (332119):    49.742               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
    Info (332114): Worst Case Available Settling Time: 16.130 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.354               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    18.303               0.000 CLOCK_50 
    Info (332119):    47.944               0.000 altera_reserved_tck 
    Info (332119):    91.503               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case hold slack is 0.105
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.105               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     0.180               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     0.187               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.269               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):    18.830               0.000 CLOCK_50 
    Info (332119):    48.900               0.000 altera_reserved_tck 
    Info (332119):    97.840               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Info (332146): Worst-case removal slack is 0.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.556               0.000 CLOCK_50 
    Info (332119):     0.588               0.000 altera_reserved_tck 
    Info (332119):     1.407               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
    Info (332119):     1.472               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 u0|altpll_sys|sd1|pll7|clk[0] 
    Info (332119):     9.273               0.000 CLOCK_50 
    Info (332119):    49.314               0.000 altera_reserved_tck 
    Info (332119):    49.750               0.000 u0|altpll_sys|sd1|pll7|clk[2] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 55 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 55
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.291
    Info (332114): Worst Case Available Settling Time: 17.609 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 785 megabytes
    Info: Processing ended: Sat Dec 16 16:01:18 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


