--Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
--Date        : Fri Apr 23 13:32:37 2021
--Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
--Command     : generate_target design_1.bd
--Design      : design_1
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BD_FLAG_imp_1QDSMDA is
  port (
    Op13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res1 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end BD_FLAG_imp_1QDSMDA;

architecture STRUCTURE of BD_FLAG_imp_1QDSMDA is
  component design_1_util_vector_logic_0_60 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_60;
  component design_1_util_vector_logic_0_59 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_59;
  component design_1_util_vector_logic_0_61 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_61;
  component design_1_util_vector_logic_0_62 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_62;
  component design_1_util_vector_logic_0_63 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_63;
  component design_1_util_vector_logic_0_64 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_64;
  component design_1_util_vector_logic_0_65 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_65;
  signal Op13_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op14_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op15_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op16_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op4_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op5_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op7_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_3_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_4_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_5_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_6_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op13_1(7 downto 0) <= Op13(7 downto 0);
  Op14_1(7 downto 0) <= Op14(7 downto 0);
  Op15_1(7 downto 0) <= Op15(7 downto 0);
  Op16_1(0) <= Op16(0);
  Op2_1(0) <= Op2(0);
  Op4_1(0) <= Op4(0);
  Op5_1(0) <= Op5(0);
  Op7_1(0) <= Op7(0);
  Res1(0) <= util_vector_logic_5_Res(0);
util_vector_logic_0: component design_1_util_vector_logic_0_62
     port map (
      Op1(0) => Op2_1(0),
      Op2(0) => Op13_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_63
     port map (
      Op1(0) => Op5_1(0),
      Op2(0) => Op15_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_0_64
     port map (
      Op1(0) => Op4_1(0),
      Op2(0) => Op14_1(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
util_vector_logic_3: component design_1_util_vector_logic_0_59
     port map (
      Op1(0) => util_vector_logic_0_Res(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_3_Res(0)
    );
util_vector_logic_4: component design_1_util_vector_logic_0_60
     port map (
      Op1(0) => util_vector_logic_1_Res(0),
      Op2(0) => util_vector_logic_6_Res(0),
      Res(0) => util_vector_logic_4_Res(0)
    );
util_vector_logic_5: component design_1_util_vector_logic_0_61
     port map (
      Op1(0) => util_vector_logic_3_Res(0),
      Op2(0) => util_vector_logic_4_Res(0),
      Res(0) => util_vector_logic_5_Res(0)
    );
util_vector_logic_6: component design_1_util_vector_logic_0_65
     port map (
      Op1(0) => Op7_1(0),
      Op2(0) => Op16_1(0),
      Res(0) => util_vector_logic_6_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CAPTURE_READY_imp_IQHWOO is
  port (
    Op10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end CAPTURE_READY_imp_IQHWOO;

architecture STRUCTURE of CAPTURE_READY_imp_IQHWOO is
  component design_1_util_vector_logic_3_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_3_0;
  component design_1_util_vector_logic_4_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_4_0;
  component design_1_util_vector_logic_5_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_5_0;
  component design_1_util_vector_logic_6_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_6_0;
  component design_1_util_vector_logic_9_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_9_0;
  component design_1_util_vector_logic_9_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_9_1;
  component design_1_util_vector_logic_9_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_9_2;
  signal Op10_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op11_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op12_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op9_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en3_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_10_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_11_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_12_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_6_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_7_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_8_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_9_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op10_1(0) <= Op10(0);
  Op11_1(0) <= Op11(0);
  Op12_1(0) <= Op12(0);
  Op9_1(0) <= Op9(0);
  Res(0) <= util_vector_logic_8_Res(0);
  ch_en1_1(0) <= ch_en1(0);
  ch_en2_1(0) <= ch_en2(0);
  ch_en3_1(0) <= ch_en3(0);
  ch_en_1(0) <= ch_en(0);
util_vector_logic_10: component design_1_util_vector_logic_9_0
     port map (
      Op1(0) => Op10_1(0),
      Op2(0) => ch_en1_1(0),
      Res(0) => util_vector_logic_10_Res(0)
    );
util_vector_logic_11: component design_1_util_vector_logic_9_1
     port map (
      Op1(0) => Op11_1(0),
      Op2(0) => ch_en2_1(0),
      Res(0) => util_vector_logic_11_Res(0)
    );
util_vector_logic_12: component design_1_util_vector_logic_9_2
     port map (
      Op1(0) => Op12_1(0),
      Op2(0) => ch_en3_1(0),
      Res(0) => util_vector_logic_12_Res(0)
    );
util_vector_logic_6: component design_1_util_vector_logic_3_0
     port map (
      Op1(0) => util_vector_logic_9_Res(0),
      Op2(0) => util_vector_logic_10_Res(0),
      Res(0) => util_vector_logic_6_Res(0)
    );
util_vector_logic_7: component design_1_util_vector_logic_4_0
     port map (
      Op1(0) => util_vector_logic_11_Res(0),
      Op2(0) => util_vector_logic_12_Res(0),
      Res(0) => util_vector_logic_7_Res(0)
    );
util_vector_logic_8: component design_1_util_vector_logic_5_0
     port map (
      Op1(0) => util_vector_logic_6_Res(0),
      Op2(0) => util_vector_logic_7_Res(0),
      Res(0) => util_vector_logic_8_Res(0)
    );
util_vector_logic_9: component design_1_util_vector_logic_6_0
     port map (
      Op1(0) => Op9_1(0),
      Op2(0) => ch_en_1(0),
      Res(0) => util_vector_logic_9_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MTS_Block_imp_1FQFZRG is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc45_clk : out STD_LOGIC;
    adc_clk : out STD_LOGIC;
    dac45_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    user_sysref_adc : out STD_LOGIC;
    user_sysref_dac : out STD_LOGIC
  );
end MTS_Block_imp_1FQFZRG;

architecture STRUCTURE of MTS_Block_imp_1FQFZRG is
  component design_1_util_ds_buf_0_2 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_2;
  component design_1_clk_wiz_0_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    clk_out4 : out STD_LOGIC
  );
  end component design_1_clk_wiz_0_0;
  component design_1_util_ds_buf_0_3 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_3;
  component design_1_sync_0_4 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_4;
  component design_1_sync_0_5 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_5;
  component design_1_xlconstant_0_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_3;
  component design_1_sync_0_12 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_12;
  signal CLK_DIFF_PL_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_PL_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal clk_wiz_0_clk_out2 : STD_LOGIC;
  signal clk_wiz_0_clk_out3 : STD_LOGIC;
  signal clk_wiz_0_clk_out4 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal sync_2_dest_out : STD_LOGIC;
  signal util_ds_buf_0_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_ds_buf_1_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  CLK_DIFF_PL_CLK_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_DIFF_PL_CLK_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  Conn1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  Conn1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  adc45_clk <= clk_wiz_0_clk_out3;
  adc_clk <= clk_wiz_0_clk_out4;
  dac45_clk <= clk_wiz_0_clk_out1;
  dac_clk <= clk_wiz_0_clk_out2;
  user_sysref_adc <= sync_2_dest_out;
  user_sysref_dac <= sync_1_dest_out;
clk_wiz_0: component design_1_clk_wiz_0_0
     port map (
      clk_in1 => util_ds_buf_0_IBUF_OUT(0),
      clk_out1 => clk_wiz_0_clk_out1,
      clk_out2 => clk_wiz_0_clk_out2,
      clk_out3 => clk_wiz_0_clk_out3,
      clk_out4 => clk_wiz_0_clk_out4
    );
sync_0: component design_1_sync_0_4
     port map (
      dest_clk => util_ds_buf_0_IBUF_OUT(0),
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_ds_buf_1_IBUF_OUT(0)
    );
sync_1: component design_1_sync_0_5
     port map (
      dest_clk => clk_wiz_0_clk_out1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
sync_2: component design_1_sync_0_12
     port map (
      dest_clk => clk_wiz_0_clk_out3,
      dest_out => sync_2_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
util_ds_buf_0: component design_1_util_ds_buf_0_2
     port map (
      IBUF_DS_N(0) => CLK_DIFF_PL_CLK_1_CLK_N(0),
      IBUF_DS_P(0) => CLK_DIFF_PL_CLK_1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_0_IBUF_OUT(0)
    );
util_ds_buf_1: component design_1_util_ds_buf_0_3
     port map (
      IBUF_DS_N(0) => Conn1_CLK_N(0),
      IBUF_DS_P(0) => Conn1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_1_IBUF_OUT(0)
    );
xlconstant_0: component design_1_xlconstant_0_3
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PD_FLAG_imp_3DSJQ8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_en3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end PD_FLAG_imp_3DSJQ8;

architecture STRUCTURE of PD_FLAG_imp_3DSJQ8 is
  component design_1_util_vector_logic_0_58 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_58;
  component design_1_util_vector_logic_0_56 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_56;
  component design_1_util_vector_logic_0_57 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_57;
  component design_1_util_vector_logic_3_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_3_1;
  component design_1_util_vector_logic_3_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_3_2;
  component design_1_util_vector_logic_3_3 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_3_3;
  component design_1_util_vector_logic_3_4 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_3_4;
  signal Op1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op3_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op6_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op8_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en3_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch_en_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_3_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_4_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_5_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_6_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_1(0) <= Op1(0);
  Op3_1(0) <= Op3(0);
  Op6_1(0) <= Op6(0);
  Op8_1(0) <= Op8(0);
  Res(0) <= util_vector_logic_2_Res(0);
  ch_en1_1(0) <= ch_en1(0);
  ch_en2_1(0) <= ch_en2(0);
  ch_en3_1(0) <= ch_en3(0);
  ch_en_1(0) <= ch_en(0);
util_vector_logic_0: component design_1_util_vector_logic_0_56
     port map (
      Op1(0) => util_vector_logic_3_Res(0),
      Op2(0) => util_vector_logic_4_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_57
     port map (
      Op1(0) => util_vector_logic_6_Res(0),
      Op2(0) => util_vector_logic_5_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_0_58
     port map (
      Op1(0) => util_vector_logic_0_Res(0),
      Op2(0) => util_vector_logic_1_Res(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
util_vector_logic_3: component design_1_util_vector_logic_3_1
     port map (
      Op1(0) => Op1_1(0),
      Op2(0) => ch_en_1(0),
      Res(0) => util_vector_logic_3_Res(0)
    );
util_vector_logic_4: component design_1_util_vector_logic_3_2
     port map (
      Op1(0) => Op3_1(0),
      Op2(0) => ch_en1_1(0),
      Res(0) => util_vector_logic_4_Res(0)
    );
util_vector_logic_5: component design_1_util_vector_logic_3_3
     port map (
      Op1(0) => Op8_1(0),
      Op2(0) => ch_en3_1(0),
      Res(0) => util_vector_logic_5_Res(0)
    );
util_vector_logic_6: component design_1_util_vector_logic_3_4
     port map (
      Op1(0) => Op6_1(0),
      Op2(0) => ch_en2_1(0),
      Res(0) => util_vector_logic_6_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_block_imp_10CR7DP is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_control : out STD_LOGIC;
    dac_control : out STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
end control_block_imp_10CR7DP;

architecture STRUCTURE of control_block_imp_10CR7DP is
  component design_1_xlconstant_0_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_2;
  component design_1_sync_0_13 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_13;
  component design_1_globalstart_gpio_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_globalstart_gpio_0;
  component design_1_globalstart_gpio_adc_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_globalstart_gpio_adc_0;
  component design_1_sync_1_9 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_9;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dest_clk_1 : STD_LOGIC;
  signal dest_clk_2 : STD_LOGIC;
  signal globalstart_gpio_adc_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal globalstart_gpio_dac_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal sync_2_dest_out : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  adc_control <= sync_1_dest_out;
  dac_control <= sync_2_dest_out;
  dest_clk_1 <= adc_clk;
  dest_clk_2 <= dest_clk;
globalstart_gpio_adc: component design_1_globalstart_gpio_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => globalstart_gpio_adc_Dout(0)
    );
globalstart_gpio_dac: component design_1_globalstart_gpio_adc_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => globalstart_gpio_dac_Dout(0)
    );
sync_1: component design_1_sync_0_13
     port map (
      dest_clk => dest_clk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => globalstart_gpio_adc_Dout(0)
    );
sync_2: component design_1_sync_1_9
     port map (
      dest_clk => dest_clk_2,
      dest_out => sync_2_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => globalstart_gpio_dac_Dout(0)
    );
xlconstant_0: component design_1_xlconstant_0_2
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1LD3TAF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end i00_couplers_imp_1LD3TAF;

architecture STRUCTURE of i00_couplers_imp_1LD3TAF is
  component design_1_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_0;
  component design_1_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_i00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_i00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_i00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_i00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_i00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_i00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_i00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_i00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_i00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_i00_couplers_WVALID : STD_LOGIC;
  signal i00_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal i00_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal i00_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i00_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal i00_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal i00_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal i00_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal i00_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal i00_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal i00_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal i00_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i00_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal i00_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal i00_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i00_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_i00_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_i00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_i00_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_i00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_i00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_i00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_i00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_i00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_i00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= i00_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= i00_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= i00_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= i00_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= i00_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= i00_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= i00_couplers_to_auto_ds_WREADY;
  auto_pc_to_i00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_i00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_i00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_i00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_i00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_i00_couplers_WREADY <= M_AXI_wready;
  i00_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i00_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i00_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i00_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i00_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  i00_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i00_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  i00_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i00_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  i00_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i00_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i00_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i00_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i00_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  i00_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i00_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  i00_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i00_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  i00_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  i00_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  i00_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i00_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  i00_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i00_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_0
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => i00_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i00_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i00_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => i00_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => i00_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i00_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => i00_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => i00_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => i00_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => i00_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => i00_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i00_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i00_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i00_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => i00_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i00_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => i00_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => i00_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => i00_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => i00_couplers_to_auto_ds_AWVALID,
      s_axi_bready => i00_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => i00_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => i00_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => i00_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => i00_couplers_to_auto_ds_RLAST,
      s_axi_rready => i00_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => i00_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => i00_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => i00_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => i00_couplers_to_auto_ds_WLAST,
      s_axi_wready => i00_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => i00_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => i00_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_i00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_i00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_i00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_i00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_i00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_i00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_i00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_i00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_i00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_i00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_i00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_i00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_i00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_i00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_i00_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_9EVBOM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_9EVBOM;

architecture STRUCTURE of i01_couplers_imp_9EVBOM is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_i01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_i01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_i01_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_i01_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= i01_couplers_to_i01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= i01_couplers_to_i01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= i01_couplers_to_i01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= i01_couplers_to_i01_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= i01_couplers_to_i01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= i01_couplers_to_i01_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= i01_couplers_to_i01_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= i01_couplers_to_i01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= i01_couplers_to_i01_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= i01_couplers_to_i01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= i01_couplers_to_i01_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= i01_couplers_to_i01_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= i01_couplers_to_i01_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= i01_couplers_to_i01_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= i01_couplers_to_i01_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= i01_couplers_to_i01_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= i01_couplers_to_i01_couplers_RDATA(127 downto 0);
  S_AXI_rlast(0) <= i01_couplers_to_i01_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i01_couplers_to_i01_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i01_couplers_to_i01_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i01_couplers_to_i01_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i01_couplers_to_i01_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i01_couplers_to_i01_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i01_couplers_to_i01_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i01_couplers_to_i01_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i01_couplers_to_i01_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i01_couplers_to_i01_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i01_couplers_to_i01_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  i01_couplers_to_i01_couplers_RLAST(0) <= M_AXI_rlast(0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i01_couplers_to_i01_couplers_WLAST(0) <= S_AXI_wlast(0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_1KFUHL0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end i02_couplers_imp_1KFUHL0;

architecture STRUCTURE of i02_couplers_imp_1KFUHL0 is
  component design_1_auto_ds_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_1;
  component design_1_auto_pc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_i02_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_i02_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_i02_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_i02_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_i02_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_i02_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_i02_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_i02_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_i02_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_i02_couplers_WVALID : STD_LOGIC;
  signal i02_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal i02_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal i02_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i02_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal i02_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal i02_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal i02_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal i02_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal i02_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal i02_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal i02_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i02_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal i02_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal i02_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i02_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_i02_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_i02_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_i02_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_i02_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_i02_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_i02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_i02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_i02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_i02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= i02_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= i02_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= i02_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= i02_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= i02_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= i02_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= i02_couplers_to_auto_ds_WREADY;
  auto_pc_to_i02_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_i02_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_i02_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_i02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_i02_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_i02_couplers_WREADY <= M_AXI_wready;
  i02_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i02_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  i02_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  i02_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  i02_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  i02_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  i02_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  i02_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  i02_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  i02_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i02_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  i02_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  i02_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  i02_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  i02_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  i02_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  i02_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  i02_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  i02_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  i02_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  i02_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  i02_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  i02_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  i02_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_1
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => i02_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i02_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i02_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => i02_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => i02_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i02_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => i02_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => i02_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => i02_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => i02_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => i02_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i02_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i02_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i02_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => i02_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i02_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => i02_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => i02_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => i02_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => i02_couplers_to_auto_ds_AWVALID,
      s_axi_bready => i02_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => i02_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => i02_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => i02_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => i02_couplers_to_auto_ds_RLAST,
      s_axi_rready => i02_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => i02_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => i02_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => i02_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => i02_couplers_to_auto_ds_WLAST,
      s_axi_wready => i02_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => i02_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => i02_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_1
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_i02_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_i02_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_i02_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_i02_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_i02_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_i02_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_i02_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_i02_couplers_AWVALID,
      m_axi_bready => auto_pc_to_i02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_i02_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_i02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_i02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_i02_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_i02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_i02_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_i02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_i02_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_ZLTC2M is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_ZLTC2M;

architecture STRUCTURE of m00_couplers_imp_ZLTC2M is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m00_couplers_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m00_couplers_to_m00_couplers_AWVALID;
  M_AXI_bready <= m00_couplers_to_m00_couplers_BREADY;
  M_AXI_rready <= m00_couplers_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m00_couplers_to_m00_couplers_WVALID;
  S_AXI_arready <= m00_couplers_to_m00_couplers_ARREADY;
  S_AXI_awready <= m00_couplers_to_m00_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_m00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_m00_couplers_RVALID;
  S_AXI_wready <= m00_couplers_to_m00_couplers_WREADY;
  m00_couplers_to_m00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARREADY <= M_AXI_arready;
  m00_couplers_to_m00_couplers_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_m00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWREADY <= M_AXI_awready;
  m00_couplers_to_m00_couplers_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_m00_couplers_BREADY <= S_AXI_bready;
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID <= M_AXI_bvalid;
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY <= S_AXI_rready;
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID <= M_AXI_rvalid;
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_USSMNZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_USSMNZ;

architecture STRUCTURE of m01_couplers_imp_USSMNZ is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_111SWKD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_111SWKD;

architecture STRUCTURE of m02_couplers_imp_111SWKD is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m02_couplers_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m02_couplers_to_m02_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m02_couplers_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m02_couplers_to_m02_couplers_AWVALID;
  M_AXI_bready <= m02_couplers_to_m02_couplers_BREADY;
  M_AXI_rready <= m02_couplers_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m02_couplers_to_m02_couplers_WVALID;
  S_AXI_arready <= m02_couplers_to_m02_couplers_ARREADY;
  S_AXI_awready <= m02_couplers_to_m02_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_m02_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_m02_couplers_RVALID;
  S_AXI_wready <= m02_couplers_to_m02_couplers_WREADY;
  m02_couplers_to_m02_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_m02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_m02_couplers_ARREADY <= M_AXI_arready;
  m02_couplers_to_m02_couplers_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_m02_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_m02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_m02_couplers_AWREADY <= M_AXI_awready;
  m02_couplers_to_m02_couplers_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_m02_couplers_BREADY <= S_AXI_bready;
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID <= M_AXI_bvalid;
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY <= S_AXI_rready;
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID <= M_AXI_rvalid;
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_TN4O58 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_TN4O58;

architecture STRUCTURE of m03_couplers_imp_TN4O58 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m03_couplers_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m03_couplers_to_m03_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m03_couplers_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m03_couplers_to_m03_couplers_AWVALID;
  M_AXI_bready <= m03_couplers_to_m03_couplers_BREADY;
  M_AXI_rready <= m03_couplers_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m03_couplers_to_m03_couplers_WVALID;
  S_AXI_arready <= m03_couplers_to_m03_couplers_ARREADY;
  S_AXI_awready <= m03_couplers_to_m03_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_m03_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_m03_couplers_RVALID;
  S_AXI_wready <= m03_couplers_to_m03_couplers_WREADY;
  m03_couplers_to_m03_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_m03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_m03_couplers_ARREADY <= M_AXI_arready;
  m03_couplers_to_m03_couplers_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_m03_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_m03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_m03_couplers_AWREADY <= M_AXI_awready;
  m03_couplers_to_m03_couplers_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_m03_couplers_BREADY <= S_AXI_bready;
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID <= M_AXI_bvalid;
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY <= S_AXI_rready;
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID <= M_AXI_rvalid;
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_12U8LEG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_12U8LEG;

architecture STRUCTURE of m04_couplers_imp_12U8LEG is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_RXI115 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_RXI115;

architecture STRUCTURE of m05_couplers_imp_RXI115 is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m05_couplers_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m05_couplers_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_m05_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_m05_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_13G8PNF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_13G8PNF;

architecture STRUCTURE of m06_couplers_imp_13G8PNF is
  signal m06_couplers_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_ARREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_ARVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_AWREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_BVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_RREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_RVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_WREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_m06_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m06_couplers_to_m06_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m06_couplers_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m06_couplers_to_m06_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m06_couplers_to_m06_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m06_couplers_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m06_couplers_to_m06_couplers_AWVALID;
  M_AXI_bready <= m06_couplers_to_m06_couplers_BREADY;
  M_AXI_rready <= m06_couplers_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m06_couplers_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m06_couplers_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m06_couplers_to_m06_couplers_WVALID;
  S_AXI_arready <= m06_couplers_to_m06_couplers_ARREADY;
  S_AXI_awready <= m06_couplers_to_m06_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_m06_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_m06_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_m06_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_m06_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_m06_couplers_RVALID;
  S_AXI_wready <= m06_couplers_to_m06_couplers_WREADY;
  m06_couplers_to_m06_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_m06_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_m06_couplers_ARREADY <= M_AXI_arready;
  m06_couplers_to_m06_couplers_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_m06_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_m06_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_m06_couplers_AWREADY <= M_AXI_awready;
  m06_couplers_to_m06_couplers_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_m06_couplers_BREADY <= S_AXI_bready;
  m06_couplers_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m06_couplers_to_m06_couplers_BVALID <= M_AXI_bvalid;
  m06_couplers_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m06_couplers_to_m06_couplers_RREADY <= S_AXI_rready;
  m06_couplers_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m06_couplers_to_m06_couplers_RVALID <= M_AXI_rvalid;
  m06_couplers_to_m06_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_m06_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_m06_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_R1SY7U is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_R1SY7U;

architecture STRUCTURE of m07_couplers_imp_R1SY7U is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m07_couplers_to_m07_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m07_couplers_to_m07_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m07_couplers_to_m07_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m07_couplers_to_m07_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m07_couplers_to_m07_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m07_couplers_to_m07_couplers_AWVALID;
  M_AXI_bready <= m07_couplers_to_m07_couplers_BREADY;
  M_AXI_rready <= m07_couplers_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m07_couplers_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m07_couplers_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m07_couplers_to_m07_couplers_WVALID;
  S_AXI_arready <= m07_couplers_to_m07_couplers_ARREADY;
  S_AXI_awready <= m07_couplers_to_m07_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_m07_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_m07_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_m07_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_m07_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_m07_couplers_RVALID;
  S_AXI_wready <= m07_couplers_to_m07_couplers_WREADY;
  m07_couplers_to_m07_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m07_couplers_to_m07_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_m07_couplers_ARREADY <= M_AXI_arready;
  m07_couplers_to_m07_couplers_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_m07_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m07_couplers_to_m07_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_m07_couplers_AWREADY <= M_AXI_awready;
  m07_couplers_to_m07_couplers_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_m07_couplers_BREADY <= S_AXI_bready;
  m07_couplers_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m07_couplers_to_m07_couplers_BVALID <= M_AXI_bvalid;
  m07_couplers_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m07_couplers_to_m07_couplers_RREADY <= S_AXI_rready;
  m07_couplers_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m07_couplers_to_m07_couplers_RVALID <= M_AXI_rvalid;
  m07_couplers_to_m07_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_m07_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_m07_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_15WDQVM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_15WDQVM;

architecture STRUCTURE of m08_couplers_imp_15WDQVM is
  signal m08_couplers_to_m08_couplers_ARADDR : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARBURST : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARCACHE : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARLEN : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARLOCK : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARPROT : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARQOS : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARREGION : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARSIZE : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARUSER : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWADDR : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWBURST : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWCACHE : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWLEN : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWLOCK : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWPROT : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWQOS : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWREGION : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWSIZE : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWUSER : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_BREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_BRESP : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_BVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RDATA : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RLAST : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RRESP : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WDATA : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WLAST : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WSTRB : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m08_couplers_to_m08_couplers_ARADDR;
  M_AXI_arburst <= m08_couplers_to_m08_couplers_ARBURST;
  M_AXI_arcache <= m08_couplers_to_m08_couplers_ARCACHE;
  M_AXI_arlen <= m08_couplers_to_m08_couplers_ARLEN;
  M_AXI_arlock <= m08_couplers_to_m08_couplers_ARLOCK;
  M_AXI_arprot <= m08_couplers_to_m08_couplers_ARPROT;
  M_AXI_arqos <= m08_couplers_to_m08_couplers_ARQOS;
  M_AXI_arregion <= m08_couplers_to_m08_couplers_ARREGION;
  M_AXI_arsize <= m08_couplers_to_m08_couplers_ARSIZE;
  M_AXI_aruser <= m08_couplers_to_m08_couplers_ARUSER;
  M_AXI_arvalid <= m08_couplers_to_m08_couplers_ARVALID;
  M_AXI_awaddr <= m08_couplers_to_m08_couplers_AWADDR;
  M_AXI_awburst <= m08_couplers_to_m08_couplers_AWBURST;
  M_AXI_awcache <= m08_couplers_to_m08_couplers_AWCACHE;
  M_AXI_awlen <= m08_couplers_to_m08_couplers_AWLEN;
  M_AXI_awlock <= m08_couplers_to_m08_couplers_AWLOCK;
  M_AXI_awprot <= m08_couplers_to_m08_couplers_AWPROT;
  M_AXI_awqos <= m08_couplers_to_m08_couplers_AWQOS;
  M_AXI_awregion <= m08_couplers_to_m08_couplers_AWREGION;
  M_AXI_awsize <= m08_couplers_to_m08_couplers_AWSIZE;
  M_AXI_awuser <= m08_couplers_to_m08_couplers_AWUSER;
  M_AXI_awvalid <= m08_couplers_to_m08_couplers_AWVALID;
  M_AXI_bready <= m08_couplers_to_m08_couplers_BREADY;
  M_AXI_rready <= m08_couplers_to_m08_couplers_RREADY;
  M_AXI_wdata <= m08_couplers_to_m08_couplers_WDATA;
  M_AXI_wlast <= m08_couplers_to_m08_couplers_WLAST;
  M_AXI_wstrb <= m08_couplers_to_m08_couplers_WSTRB;
  M_AXI_wvalid <= m08_couplers_to_m08_couplers_WVALID;
  S_AXI_arready <= m08_couplers_to_m08_couplers_ARREADY;
  S_AXI_awready <= m08_couplers_to_m08_couplers_AWREADY;
  S_AXI_bresp <= m08_couplers_to_m08_couplers_BRESP;
  S_AXI_bvalid <= m08_couplers_to_m08_couplers_BVALID;
  S_AXI_rdata <= m08_couplers_to_m08_couplers_RDATA;
  S_AXI_rlast <= m08_couplers_to_m08_couplers_RLAST;
  S_AXI_rresp <= m08_couplers_to_m08_couplers_RRESP;
  S_AXI_rvalid <= m08_couplers_to_m08_couplers_RVALID;
  S_AXI_wready <= m08_couplers_to_m08_couplers_WREADY;
  m08_couplers_to_m08_couplers_ARADDR <= S_AXI_araddr;
  m08_couplers_to_m08_couplers_ARBURST <= S_AXI_arburst;
  m08_couplers_to_m08_couplers_ARCACHE <= S_AXI_arcache;
  m08_couplers_to_m08_couplers_ARLEN <= S_AXI_arlen;
  m08_couplers_to_m08_couplers_ARLOCK <= S_AXI_arlock;
  m08_couplers_to_m08_couplers_ARPROT <= S_AXI_arprot;
  m08_couplers_to_m08_couplers_ARQOS <= S_AXI_arqos;
  m08_couplers_to_m08_couplers_ARREADY <= M_AXI_arready;
  m08_couplers_to_m08_couplers_ARREGION <= S_AXI_arregion;
  m08_couplers_to_m08_couplers_ARSIZE <= S_AXI_arsize;
  m08_couplers_to_m08_couplers_ARUSER <= S_AXI_aruser;
  m08_couplers_to_m08_couplers_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_m08_couplers_AWADDR <= S_AXI_awaddr;
  m08_couplers_to_m08_couplers_AWBURST <= S_AXI_awburst;
  m08_couplers_to_m08_couplers_AWCACHE <= S_AXI_awcache;
  m08_couplers_to_m08_couplers_AWLEN <= S_AXI_awlen;
  m08_couplers_to_m08_couplers_AWLOCK <= S_AXI_awlock;
  m08_couplers_to_m08_couplers_AWPROT <= S_AXI_awprot;
  m08_couplers_to_m08_couplers_AWQOS <= S_AXI_awqos;
  m08_couplers_to_m08_couplers_AWREADY <= M_AXI_awready;
  m08_couplers_to_m08_couplers_AWREGION <= S_AXI_awregion;
  m08_couplers_to_m08_couplers_AWSIZE <= S_AXI_awsize;
  m08_couplers_to_m08_couplers_AWUSER <= S_AXI_awuser;
  m08_couplers_to_m08_couplers_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_m08_couplers_BREADY <= S_AXI_bready;
  m08_couplers_to_m08_couplers_BRESP <= M_AXI_bresp;
  m08_couplers_to_m08_couplers_BVALID <= M_AXI_bvalid;
  m08_couplers_to_m08_couplers_RDATA <= M_AXI_rdata;
  m08_couplers_to_m08_couplers_RLAST <= M_AXI_rlast;
  m08_couplers_to_m08_couplers_RREADY <= S_AXI_rready;
  m08_couplers_to_m08_couplers_RRESP <= M_AXI_rresp;
  m08_couplers_to_m08_couplers_RVALID <= M_AXI_rvalid;
  m08_couplers_to_m08_couplers_WDATA <= S_AXI_wdata;
  m08_couplers_to_m08_couplers_WLAST <= S_AXI_wlast;
  m08_couplers_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_m08_couplers_WSTRB <= S_AXI_wstrb;
  m08_couplers_to_m08_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_XDSI43 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_XDSI43;

architecture STRUCTURE of m09_couplers_imp_XDSI43 is
  component design_1_auto_ds_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_2;
  component design_1_auto_pc_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_2;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m09_couplers_WVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m09_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m09_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m09_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m09_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m09_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m09_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m09_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m09_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m09_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m09_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m09_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m09_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m09_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m09_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m09_couplers_to_auto_ds_WREADY;
  auto_pc_to_m09_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m09_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m09_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m09_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m09_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m09_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m09_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m09_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m09_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m09_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m09_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m09_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m09_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m09_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m09_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m09_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m09_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m09_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m09_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m09_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m09_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m09_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m09_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m09_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m09_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_2
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m09_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m09_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m09_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m09_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m09_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m09_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m09_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m09_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m09_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m09_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m09_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m09_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m09_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m09_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m09_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m09_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m09_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m09_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m09_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m09_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m09_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m09_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m09_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m09_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m09_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m09_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m09_couplers_to_auto_ds_RLAST,
      s_axi_rready => m09_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m09_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m09_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m09_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m09_couplers_to_auto_ds_WLAST,
      s_axi_wready => m09_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m09_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m09_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_2
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m09_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m09_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m09_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m09_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m09_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m09_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m09_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m09_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m09_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m09_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m09_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m09_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m09_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m09_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m09_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m09_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_OBXBEU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_OBXBEU;

architecture STRUCTURE of m10_couplers_imp_OBXBEU is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARBURST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARCACHE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARLEN : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARLOCK : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARPROT : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARQOS : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARREGION : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARSIZE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARUSER : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWBURST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWCACHE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWLEN : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWLOCK : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWPROT : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWQOS : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWREGION : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWSIZE : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWUSER : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RLAST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WLAST : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m10_couplers_to_m10_couplers_ARADDR;
  M_AXI_arburst <= m10_couplers_to_m10_couplers_ARBURST;
  M_AXI_arcache <= m10_couplers_to_m10_couplers_ARCACHE;
  M_AXI_arlen <= m10_couplers_to_m10_couplers_ARLEN;
  M_AXI_arlock <= m10_couplers_to_m10_couplers_ARLOCK;
  M_AXI_arprot <= m10_couplers_to_m10_couplers_ARPROT;
  M_AXI_arqos <= m10_couplers_to_m10_couplers_ARQOS;
  M_AXI_arregion <= m10_couplers_to_m10_couplers_ARREGION;
  M_AXI_arsize <= m10_couplers_to_m10_couplers_ARSIZE;
  M_AXI_aruser <= m10_couplers_to_m10_couplers_ARUSER;
  M_AXI_arvalid <= m10_couplers_to_m10_couplers_ARVALID;
  M_AXI_awaddr <= m10_couplers_to_m10_couplers_AWADDR;
  M_AXI_awburst <= m10_couplers_to_m10_couplers_AWBURST;
  M_AXI_awcache <= m10_couplers_to_m10_couplers_AWCACHE;
  M_AXI_awlen <= m10_couplers_to_m10_couplers_AWLEN;
  M_AXI_awlock <= m10_couplers_to_m10_couplers_AWLOCK;
  M_AXI_awprot <= m10_couplers_to_m10_couplers_AWPROT;
  M_AXI_awqos <= m10_couplers_to_m10_couplers_AWQOS;
  M_AXI_awregion <= m10_couplers_to_m10_couplers_AWREGION;
  M_AXI_awsize <= m10_couplers_to_m10_couplers_AWSIZE;
  M_AXI_awuser <= m10_couplers_to_m10_couplers_AWUSER;
  M_AXI_awvalid <= m10_couplers_to_m10_couplers_AWVALID;
  M_AXI_bready <= m10_couplers_to_m10_couplers_BREADY;
  M_AXI_rready <= m10_couplers_to_m10_couplers_RREADY;
  M_AXI_wdata <= m10_couplers_to_m10_couplers_WDATA;
  M_AXI_wlast <= m10_couplers_to_m10_couplers_WLAST;
  M_AXI_wstrb <= m10_couplers_to_m10_couplers_WSTRB;
  M_AXI_wvalid <= m10_couplers_to_m10_couplers_WVALID;
  S_AXI_arready <= m10_couplers_to_m10_couplers_ARREADY;
  S_AXI_awready <= m10_couplers_to_m10_couplers_AWREADY;
  S_AXI_bresp <= m10_couplers_to_m10_couplers_BRESP;
  S_AXI_bvalid <= m10_couplers_to_m10_couplers_BVALID;
  S_AXI_rdata <= m10_couplers_to_m10_couplers_RDATA;
  S_AXI_rlast <= m10_couplers_to_m10_couplers_RLAST;
  S_AXI_rresp <= m10_couplers_to_m10_couplers_RRESP;
  S_AXI_rvalid <= m10_couplers_to_m10_couplers_RVALID;
  S_AXI_wready <= m10_couplers_to_m10_couplers_WREADY;
  m10_couplers_to_m10_couplers_ARADDR <= S_AXI_araddr;
  m10_couplers_to_m10_couplers_ARBURST <= S_AXI_arburst;
  m10_couplers_to_m10_couplers_ARCACHE <= S_AXI_arcache;
  m10_couplers_to_m10_couplers_ARLEN <= S_AXI_arlen;
  m10_couplers_to_m10_couplers_ARLOCK <= S_AXI_arlock;
  m10_couplers_to_m10_couplers_ARPROT <= S_AXI_arprot;
  m10_couplers_to_m10_couplers_ARQOS <= S_AXI_arqos;
  m10_couplers_to_m10_couplers_ARREADY <= M_AXI_arready;
  m10_couplers_to_m10_couplers_ARREGION <= S_AXI_arregion;
  m10_couplers_to_m10_couplers_ARSIZE <= S_AXI_arsize;
  m10_couplers_to_m10_couplers_ARUSER <= S_AXI_aruser;
  m10_couplers_to_m10_couplers_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_m10_couplers_AWADDR <= S_AXI_awaddr;
  m10_couplers_to_m10_couplers_AWBURST <= S_AXI_awburst;
  m10_couplers_to_m10_couplers_AWCACHE <= S_AXI_awcache;
  m10_couplers_to_m10_couplers_AWLEN <= S_AXI_awlen;
  m10_couplers_to_m10_couplers_AWLOCK <= S_AXI_awlock;
  m10_couplers_to_m10_couplers_AWPROT <= S_AXI_awprot;
  m10_couplers_to_m10_couplers_AWQOS <= S_AXI_awqos;
  m10_couplers_to_m10_couplers_AWREADY <= M_AXI_awready;
  m10_couplers_to_m10_couplers_AWREGION <= S_AXI_awregion;
  m10_couplers_to_m10_couplers_AWSIZE <= S_AXI_awsize;
  m10_couplers_to_m10_couplers_AWUSER <= S_AXI_awuser;
  m10_couplers_to_m10_couplers_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_m10_couplers_BREADY <= S_AXI_bready;
  m10_couplers_to_m10_couplers_BRESP <= M_AXI_bresp;
  m10_couplers_to_m10_couplers_BVALID <= M_AXI_bvalid;
  m10_couplers_to_m10_couplers_RDATA <= M_AXI_rdata;
  m10_couplers_to_m10_couplers_RLAST <= M_AXI_rlast;
  m10_couplers_to_m10_couplers_RREADY <= S_AXI_rready;
  m10_couplers_to_m10_couplers_RRESP <= M_AXI_rresp;
  m10_couplers_to_m10_couplers_RVALID <= M_AXI_rvalid;
  m10_couplers_to_m10_couplers_WDATA <= S_AXI_wdata;
  m10_couplers_to_m10_couplers_WLAST <= S_AXI_wlast;
  m10_couplers_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_m10_couplers_WSTRB <= S_AXI_wstrb;
  m10_couplers_to_m10_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_1FAT59J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_1FAT59J;

architecture STRUCTURE of m11_couplers_imp_1FAT59J is
  signal m11_couplers_to_m11_couplers_ARADDR : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARBURST : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARCACHE : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARLEN : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARLOCK : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARPROT : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARQOS : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARREGION : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARSIZE : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARUSER : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWADDR : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWBURST : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWCACHE : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWLEN : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWLOCK : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWPROT : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWQOS : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWREGION : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWSIZE : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWUSER : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_BREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_BRESP : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_BVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RDATA : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RLAST : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RRESP : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WDATA : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WLAST : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WSTRB : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m11_couplers_to_m11_couplers_ARADDR;
  M_AXI_arburst <= m11_couplers_to_m11_couplers_ARBURST;
  M_AXI_arcache <= m11_couplers_to_m11_couplers_ARCACHE;
  M_AXI_arlen <= m11_couplers_to_m11_couplers_ARLEN;
  M_AXI_arlock <= m11_couplers_to_m11_couplers_ARLOCK;
  M_AXI_arprot <= m11_couplers_to_m11_couplers_ARPROT;
  M_AXI_arqos <= m11_couplers_to_m11_couplers_ARQOS;
  M_AXI_arregion <= m11_couplers_to_m11_couplers_ARREGION;
  M_AXI_arsize <= m11_couplers_to_m11_couplers_ARSIZE;
  M_AXI_aruser <= m11_couplers_to_m11_couplers_ARUSER;
  M_AXI_arvalid <= m11_couplers_to_m11_couplers_ARVALID;
  M_AXI_awaddr <= m11_couplers_to_m11_couplers_AWADDR;
  M_AXI_awburst <= m11_couplers_to_m11_couplers_AWBURST;
  M_AXI_awcache <= m11_couplers_to_m11_couplers_AWCACHE;
  M_AXI_awlen <= m11_couplers_to_m11_couplers_AWLEN;
  M_AXI_awlock <= m11_couplers_to_m11_couplers_AWLOCK;
  M_AXI_awprot <= m11_couplers_to_m11_couplers_AWPROT;
  M_AXI_awqos <= m11_couplers_to_m11_couplers_AWQOS;
  M_AXI_awregion <= m11_couplers_to_m11_couplers_AWREGION;
  M_AXI_awsize <= m11_couplers_to_m11_couplers_AWSIZE;
  M_AXI_awuser <= m11_couplers_to_m11_couplers_AWUSER;
  M_AXI_awvalid <= m11_couplers_to_m11_couplers_AWVALID;
  M_AXI_bready <= m11_couplers_to_m11_couplers_BREADY;
  M_AXI_rready <= m11_couplers_to_m11_couplers_RREADY;
  M_AXI_wdata <= m11_couplers_to_m11_couplers_WDATA;
  M_AXI_wlast <= m11_couplers_to_m11_couplers_WLAST;
  M_AXI_wstrb <= m11_couplers_to_m11_couplers_WSTRB;
  M_AXI_wvalid <= m11_couplers_to_m11_couplers_WVALID;
  S_AXI_arready <= m11_couplers_to_m11_couplers_ARREADY;
  S_AXI_awready <= m11_couplers_to_m11_couplers_AWREADY;
  S_AXI_bresp <= m11_couplers_to_m11_couplers_BRESP;
  S_AXI_bvalid <= m11_couplers_to_m11_couplers_BVALID;
  S_AXI_rdata <= m11_couplers_to_m11_couplers_RDATA;
  S_AXI_rlast <= m11_couplers_to_m11_couplers_RLAST;
  S_AXI_rresp <= m11_couplers_to_m11_couplers_RRESP;
  S_AXI_rvalid <= m11_couplers_to_m11_couplers_RVALID;
  S_AXI_wready <= m11_couplers_to_m11_couplers_WREADY;
  m11_couplers_to_m11_couplers_ARADDR <= S_AXI_araddr;
  m11_couplers_to_m11_couplers_ARBURST <= S_AXI_arburst;
  m11_couplers_to_m11_couplers_ARCACHE <= S_AXI_arcache;
  m11_couplers_to_m11_couplers_ARLEN <= S_AXI_arlen;
  m11_couplers_to_m11_couplers_ARLOCK <= S_AXI_arlock;
  m11_couplers_to_m11_couplers_ARPROT <= S_AXI_arprot;
  m11_couplers_to_m11_couplers_ARQOS <= S_AXI_arqos;
  m11_couplers_to_m11_couplers_ARREADY <= M_AXI_arready;
  m11_couplers_to_m11_couplers_ARREGION <= S_AXI_arregion;
  m11_couplers_to_m11_couplers_ARSIZE <= S_AXI_arsize;
  m11_couplers_to_m11_couplers_ARUSER <= S_AXI_aruser;
  m11_couplers_to_m11_couplers_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_m11_couplers_AWADDR <= S_AXI_awaddr;
  m11_couplers_to_m11_couplers_AWBURST <= S_AXI_awburst;
  m11_couplers_to_m11_couplers_AWCACHE <= S_AXI_awcache;
  m11_couplers_to_m11_couplers_AWLEN <= S_AXI_awlen;
  m11_couplers_to_m11_couplers_AWLOCK <= S_AXI_awlock;
  m11_couplers_to_m11_couplers_AWPROT <= S_AXI_awprot;
  m11_couplers_to_m11_couplers_AWQOS <= S_AXI_awqos;
  m11_couplers_to_m11_couplers_AWREADY <= M_AXI_awready;
  m11_couplers_to_m11_couplers_AWREGION <= S_AXI_awregion;
  m11_couplers_to_m11_couplers_AWSIZE <= S_AXI_awsize;
  m11_couplers_to_m11_couplers_AWUSER <= S_AXI_awuser;
  m11_couplers_to_m11_couplers_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_m11_couplers_BREADY <= S_AXI_bready;
  m11_couplers_to_m11_couplers_BRESP <= M_AXI_bresp;
  m11_couplers_to_m11_couplers_BVALID <= M_AXI_bvalid;
  m11_couplers_to_m11_couplers_RDATA <= M_AXI_rdata;
  m11_couplers_to_m11_couplers_RLAST <= M_AXI_rlast;
  m11_couplers_to_m11_couplers_RREADY <= S_AXI_rready;
  m11_couplers_to_m11_couplers_RRESP <= M_AXI_rresp;
  m11_couplers_to_m11_couplers_RVALID <= M_AXI_rvalid;
  m11_couplers_to_m11_couplers_WDATA <= S_AXI_wdata;
  m11_couplers_to_m11_couplers_WLAST <= S_AXI_wlast;
  m11_couplers_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_m11_couplers_WSTRB <= S_AXI_wstrb;
  m11_couplers_to_m11_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_MV15DX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_MV15DX;

architecture STRUCTURE of m12_couplers_imp_MV15DX is
  component design_1_auto_ds_3 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_3;
  component design_1_auto_pc_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_3;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m12_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m12_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m12_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m12_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m12_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m12_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m12_couplers_WVALID : STD_LOGIC;
  signal m12_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m12_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m12_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m12_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m12_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m12_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m12_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m12_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m12_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m12_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m12_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m12_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m12_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m12_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m12_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m12_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m12_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m12_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m12_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m12_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m12_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m12_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m12_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m12_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m12_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m12_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m12_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m12_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m12_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m12_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m12_couplers_to_auto_ds_WREADY;
  auto_pc_to_m12_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m12_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m12_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m12_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m12_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m12_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m12_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m12_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m12_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m12_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m12_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m12_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m12_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m12_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m12_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m12_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m12_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m12_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m12_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m12_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m12_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m12_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m12_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m12_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m12_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_3
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m12_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m12_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m12_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m12_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m12_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m12_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m12_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m12_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m12_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m12_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m12_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m12_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m12_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m12_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m12_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m12_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m12_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m12_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m12_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m12_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m12_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m12_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m12_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m12_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m12_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m12_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m12_couplers_to_auto_ds_RLAST,
      s_axi_rready => m12_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m12_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m12_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m12_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m12_couplers_to_auto_ds_WLAST,
      s_axi_wready => m12_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m12_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m12_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_3
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m12_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m12_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m12_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m12_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m12_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m12_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m12_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m12_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m12_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m12_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m12_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m12_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m12_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m12_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m12_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m12_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_1GI1QHW is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_1GI1QHW;

architecture STRUCTURE of m13_couplers_imp_1GI1QHW is
  component design_1_auto_ds_4 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_4;
  component design_1_auto_pc_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_4;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m13_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m13_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m13_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m13_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m13_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m13_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m13_couplers_WVALID : STD_LOGIC;
  signal m13_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m13_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m13_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m13_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m13_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m13_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m13_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m13_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m13_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m13_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m13_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m13_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m13_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m13_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m13_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m13_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m13_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m13_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m13_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m13_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m13_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m13_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m13_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m13_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m13_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m13_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m13_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m13_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m13_couplers_to_auto_ds_WREADY;
  auto_pc_to_m13_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m13_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m13_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m13_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m13_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m13_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m13_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m13_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m13_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m13_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m13_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m13_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m13_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m13_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m13_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m13_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m13_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m13_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m13_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m13_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m13_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m13_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m13_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m13_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m13_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_4
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m13_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m13_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m13_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m13_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m13_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m13_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m13_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m13_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m13_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m13_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m13_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m13_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m13_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m13_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m13_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m13_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m13_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m13_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m13_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m13_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m13_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m13_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m13_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m13_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m13_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m13_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m13_couplers_to_auto_ds_RLAST,
      s_axi_rready => m13_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m13_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m13_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m13_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m13_couplers_to_auto_ds_WLAST,
      s_axi_wready => m13_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m13_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m13_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_4
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m13_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m13_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m13_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m13_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m13_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m13_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m13_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m13_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m13_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m13_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m13_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m13_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m13_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m13_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m13_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m13_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_PJYXA8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_PJYXA8;

architecture STRUCTURE of m14_couplers_imp_PJYXA8 is
  component design_1_auto_ds_5 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_5;
  component design_1_auto_pc_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_5;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m14_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m14_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m14_couplers_WVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m14_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m14_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal m14_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m14_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m14_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m14_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m14_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m14_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m14_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m14_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m14_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= m14_couplers_to_auto_ds_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= m14_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rlast <= m14_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= m14_couplers_to_auto_ds_WREADY;
  auto_pc_to_m14_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m14_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m14_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m14_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m14_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m14_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m14_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m14_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  m14_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m14_couplers_to_auto_ds_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m14_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m14_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m14_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m14_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m14_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m14_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  m14_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m14_couplers_to_auto_ds_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m14_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m14_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  m14_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  m14_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m14_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  m14_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m14_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_5
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => m14_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m14_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m14_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => m14_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => m14_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m14_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m14_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => m14_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => m14_couplers_to_auto_ds_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m14_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => m14_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => m14_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m14_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m14_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m14_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => m14_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m14_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m14_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => m14_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => m14_couplers_to_auto_ds_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m14_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => m14_couplers_to_auto_ds_AWVALID,
      s_axi_bready => m14_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => m14_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => m14_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => m14_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rlast => m14_couplers_to_auto_ds_RLAST,
      s_axi_rready => m14_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => m14_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => m14_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => m14_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => m14_couplers_to_auto_ds_WLAST,
      s_axi_wready => m14_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => m14_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => m14_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_5
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m14_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m14_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m14_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m14_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m14_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m14_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m14_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m14_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m14_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m14_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m14_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m14_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m14_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m14_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m14_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m14_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_1DQX7MP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC;
    M_AXI_arburst : out STD_LOGIC;
    M_AXI_arcache : out STD_LOGIC;
    M_AXI_arlen : out STD_LOGIC;
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC;
    M_AXI_arqos : out STD_LOGIC;
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC;
    M_AXI_aruser : out STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC;
    M_AXI_awburst : out STD_LOGIC;
    M_AXI_awcache : out STD_LOGIC;
    M_AXI_awlen : out STD_LOGIC;
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC;
    M_AXI_awqos : out STD_LOGIC;
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC;
    M_AXI_awuser : out STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC;
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC;
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC;
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC;
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC;
    S_AXI_arburst : in STD_LOGIC;
    S_AXI_arcache : in STD_LOGIC;
    S_AXI_arlen : in STD_LOGIC;
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC;
    S_AXI_arqos : in STD_LOGIC;
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC;
    S_AXI_aruser : in STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC;
    S_AXI_awburst : in STD_LOGIC;
    S_AXI_awcache : in STD_LOGIC;
    S_AXI_awlen : in STD_LOGIC;
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC;
    S_AXI_awqos : in STD_LOGIC;
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC;
    S_AXI_awuser : in STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC;
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC;
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC;
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC;
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC;
    S_AXI_wvalid : in STD_LOGIC
  );
end m15_couplers_imp_1DQX7MP;

architecture STRUCTURE of m15_couplers_imp_1DQX7MP is
  signal m15_couplers_to_m15_couplers_ARADDR : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARBURST : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARCACHE : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARLEN : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARLOCK : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARPROT : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARQOS : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARREGION : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARSIZE : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARUSER : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWADDR : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWBURST : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWCACHE : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWLEN : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWLOCK : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWPROT : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWQOS : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWREGION : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWSIZE : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWUSER : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BRESP : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RDATA : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RLAST : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RRESP : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WDATA : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WLAST : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WSTRB : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr <= m15_couplers_to_m15_couplers_ARADDR;
  M_AXI_arburst <= m15_couplers_to_m15_couplers_ARBURST;
  M_AXI_arcache <= m15_couplers_to_m15_couplers_ARCACHE;
  M_AXI_arlen <= m15_couplers_to_m15_couplers_ARLEN;
  M_AXI_arlock <= m15_couplers_to_m15_couplers_ARLOCK;
  M_AXI_arprot <= m15_couplers_to_m15_couplers_ARPROT;
  M_AXI_arqos <= m15_couplers_to_m15_couplers_ARQOS;
  M_AXI_arregion <= m15_couplers_to_m15_couplers_ARREGION;
  M_AXI_arsize <= m15_couplers_to_m15_couplers_ARSIZE;
  M_AXI_aruser <= m15_couplers_to_m15_couplers_ARUSER;
  M_AXI_arvalid <= m15_couplers_to_m15_couplers_ARVALID;
  M_AXI_awaddr <= m15_couplers_to_m15_couplers_AWADDR;
  M_AXI_awburst <= m15_couplers_to_m15_couplers_AWBURST;
  M_AXI_awcache <= m15_couplers_to_m15_couplers_AWCACHE;
  M_AXI_awlen <= m15_couplers_to_m15_couplers_AWLEN;
  M_AXI_awlock <= m15_couplers_to_m15_couplers_AWLOCK;
  M_AXI_awprot <= m15_couplers_to_m15_couplers_AWPROT;
  M_AXI_awqos <= m15_couplers_to_m15_couplers_AWQOS;
  M_AXI_awregion <= m15_couplers_to_m15_couplers_AWREGION;
  M_AXI_awsize <= m15_couplers_to_m15_couplers_AWSIZE;
  M_AXI_awuser <= m15_couplers_to_m15_couplers_AWUSER;
  M_AXI_awvalid <= m15_couplers_to_m15_couplers_AWVALID;
  M_AXI_bready <= m15_couplers_to_m15_couplers_BREADY;
  M_AXI_rready <= m15_couplers_to_m15_couplers_RREADY;
  M_AXI_wdata <= m15_couplers_to_m15_couplers_WDATA;
  M_AXI_wlast <= m15_couplers_to_m15_couplers_WLAST;
  M_AXI_wstrb <= m15_couplers_to_m15_couplers_WSTRB;
  M_AXI_wvalid <= m15_couplers_to_m15_couplers_WVALID;
  S_AXI_arready <= m15_couplers_to_m15_couplers_ARREADY;
  S_AXI_awready <= m15_couplers_to_m15_couplers_AWREADY;
  S_AXI_bresp <= m15_couplers_to_m15_couplers_BRESP;
  S_AXI_bvalid <= m15_couplers_to_m15_couplers_BVALID;
  S_AXI_rdata <= m15_couplers_to_m15_couplers_RDATA;
  S_AXI_rlast <= m15_couplers_to_m15_couplers_RLAST;
  S_AXI_rresp <= m15_couplers_to_m15_couplers_RRESP;
  S_AXI_rvalid <= m15_couplers_to_m15_couplers_RVALID;
  S_AXI_wready <= m15_couplers_to_m15_couplers_WREADY;
  m15_couplers_to_m15_couplers_ARADDR <= S_AXI_araddr;
  m15_couplers_to_m15_couplers_ARBURST <= S_AXI_arburst;
  m15_couplers_to_m15_couplers_ARCACHE <= S_AXI_arcache;
  m15_couplers_to_m15_couplers_ARLEN <= S_AXI_arlen;
  m15_couplers_to_m15_couplers_ARLOCK <= S_AXI_arlock;
  m15_couplers_to_m15_couplers_ARPROT <= S_AXI_arprot;
  m15_couplers_to_m15_couplers_ARQOS <= S_AXI_arqos;
  m15_couplers_to_m15_couplers_ARREADY <= M_AXI_arready;
  m15_couplers_to_m15_couplers_ARREGION <= S_AXI_arregion;
  m15_couplers_to_m15_couplers_ARSIZE <= S_AXI_arsize;
  m15_couplers_to_m15_couplers_ARUSER <= S_AXI_aruser;
  m15_couplers_to_m15_couplers_ARVALID <= S_AXI_arvalid;
  m15_couplers_to_m15_couplers_AWADDR <= S_AXI_awaddr;
  m15_couplers_to_m15_couplers_AWBURST <= S_AXI_awburst;
  m15_couplers_to_m15_couplers_AWCACHE <= S_AXI_awcache;
  m15_couplers_to_m15_couplers_AWLEN <= S_AXI_awlen;
  m15_couplers_to_m15_couplers_AWLOCK <= S_AXI_awlock;
  m15_couplers_to_m15_couplers_AWPROT <= S_AXI_awprot;
  m15_couplers_to_m15_couplers_AWQOS <= S_AXI_awqos;
  m15_couplers_to_m15_couplers_AWREADY <= M_AXI_awready;
  m15_couplers_to_m15_couplers_AWREGION <= S_AXI_awregion;
  m15_couplers_to_m15_couplers_AWSIZE <= S_AXI_awsize;
  m15_couplers_to_m15_couplers_AWUSER <= S_AXI_awuser;
  m15_couplers_to_m15_couplers_AWVALID <= S_AXI_awvalid;
  m15_couplers_to_m15_couplers_BREADY <= S_AXI_bready;
  m15_couplers_to_m15_couplers_BRESP <= M_AXI_bresp;
  m15_couplers_to_m15_couplers_BVALID <= M_AXI_bvalid;
  m15_couplers_to_m15_couplers_RDATA <= M_AXI_rdata;
  m15_couplers_to_m15_couplers_RLAST <= M_AXI_rlast;
  m15_couplers_to_m15_couplers_RREADY <= S_AXI_rready;
  m15_couplers_to_m15_couplers_RRESP <= M_AXI_rresp;
  m15_couplers_to_m15_couplers_RVALID <= M_AXI_rvalid;
  m15_couplers_to_m15_couplers_WDATA <= S_AXI_wdata;
  m15_couplers_to_m15_couplers_WLAST <= S_AXI_wlast;
  m15_couplers_to_m15_couplers_WREADY <= M_AXI_wready;
  m15_couplers_to_m15_couplers_WSTRB <= S_AXI_wstrb;
  m15_couplers_to_m15_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_OX0VB7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m16_couplers_imp_OX0VB7;

architecture STRUCTURE of m16_couplers_imp_OX0VB7 is
  signal m16_couplers_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_ARREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_ARVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_AWREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_BVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_RREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_RVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_WREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_m16_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m16_couplers_to_m16_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m16_couplers_to_m16_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m16_couplers_to_m16_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m16_couplers_to_m16_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m16_couplers_to_m16_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m16_couplers_to_m16_couplers_AWVALID;
  M_AXI_bready <= m16_couplers_to_m16_couplers_BREADY;
  M_AXI_rready <= m16_couplers_to_m16_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m16_couplers_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m16_couplers_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m16_couplers_to_m16_couplers_WVALID;
  S_AXI_arready <= m16_couplers_to_m16_couplers_ARREADY;
  S_AXI_awready <= m16_couplers_to_m16_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_m16_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m16_couplers_to_m16_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m16_couplers_to_m16_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_m16_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m16_couplers_to_m16_couplers_RVALID;
  S_AXI_wready <= m16_couplers_to_m16_couplers_WREADY;
  m16_couplers_to_m16_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m16_couplers_to_m16_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m16_couplers_to_m16_couplers_ARREADY <= M_AXI_arready;
  m16_couplers_to_m16_couplers_ARVALID <= S_AXI_arvalid;
  m16_couplers_to_m16_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m16_couplers_to_m16_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m16_couplers_to_m16_couplers_AWREADY <= M_AXI_awready;
  m16_couplers_to_m16_couplers_AWVALID <= S_AXI_awvalid;
  m16_couplers_to_m16_couplers_BREADY <= S_AXI_bready;
  m16_couplers_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m16_couplers_to_m16_couplers_BVALID <= M_AXI_bvalid;
  m16_couplers_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m16_couplers_to_m16_couplers_RREADY <= S_AXI_rready;
  m16_couplers_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m16_couplers_to_m16_couplers_RVALID <= M_AXI_rvalid;
  m16_couplers_to_m16_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m16_couplers_to_m16_couplers_WREADY <= M_AXI_wready;
  m16_couplers_to_m16_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m16_couplers_to_m16_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_1EO5HSY is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m17_couplers_imp_1EO5HSY;

architecture STRUCTURE of m17_couplers_imp_1EO5HSY is
  signal m17_couplers_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_ARREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_ARVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_AWREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_BVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_RREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_RVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_WREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_m17_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m17_couplers_to_m17_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m17_couplers_to_m17_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m17_couplers_to_m17_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m17_couplers_to_m17_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m17_couplers_to_m17_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m17_couplers_to_m17_couplers_AWVALID;
  M_AXI_bready <= m17_couplers_to_m17_couplers_BREADY;
  M_AXI_rready <= m17_couplers_to_m17_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m17_couplers_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m17_couplers_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m17_couplers_to_m17_couplers_WVALID;
  S_AXI_arready <= m17_couplers_to_m17_couplers_ARREADY;
  S_AXI_awready <= m17_couplers_to_m17_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_m17_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m17_couplers_to_m17_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m17_couplers_to_m17_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_m17_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m17_couplers_to_m17_couplers_RVALID;
  S_AXI_wready <= m17_couplers_to_m17_couplers_WREADY;
  m17_couplers_to_m17_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m17_couplers_to_m17_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m17_couplers_to_m17_couplers_ARREADY <= M_AXI_arready;
  m17_couplers_to_m17_couplers_ARVALID <= S_AXI_arvalid;
  m17_couplers_to_m17_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m17_couplers_to_m17_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m17_couplers_to_m17_couplers_AWREADY <= M_AXI_awready;
  m17_couplers_to_m17_couplers_AWVALID <= S_AXI_awvalid;
  m17_couplers_to_m17_couplers_BREADY <= S_AXI_bready;
  m17_couplers_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m17_couplers_to_m17_couplers_BVALID <= M_AXI_bvalid;
  m17_couplers_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m17_couplers_to_m17_couplers_RREADY <= S_AXI_rready;
  m17_couplers_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m17_couplers_to_m17_couplers_RVALID <= M_AXI_rvalid;
  m17_couplers_to_m17_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m17_couplers_to_m17_couplers_WREADY <= M_AXI_wready;
  m17_couplers_to_m17_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m17_couplers_to_m17_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_I01LVU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m18_couplers_imp_I01LVU;

architecture STRUCTURE of m18_couplers_imp_I01LVU is
  signal m18_couplers_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_ARREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_ARVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_AWREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_AWVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_BREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_BVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_RREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_RVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_WREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_m18_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m18_couplers_to_m18_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m18_couplers_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m18_couplers_to_m18_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m18_couplers_to_m18_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m18_couplers_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m18_couplers_to_m18_couplers_AWVALID;
  M_AXI_bready <= m18_couplers_to_m18_couplers_BREADY;
  M_AXI_rready <= m18_couplers_to_m18_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m18_couplers_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m18_couplers_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m18_couplers_to_m18_couplers_WVALID;
  S_AXI_arready <= m18_couplers_to_m18_couplers_ARREADY;
  S_AXI_awready <= m18_couplers_to_m18_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_m18_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m18_couplers_to_m18_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m18_couplers_to_m18_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_m18_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m18_couplers_to_m18_couplers_RVALID;
  S_AXI_wready <= m18_couplers_to_m18_couplers_WREADY;
  m18_couplers_to_m18_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m18_couplers_to_m18_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_m18_couplers_ARREADY <= M_AXI_arready;
  m18_couplers_to_m18_couplers_ARVALID <= S_AXI_arvalid;
  m18_couplers_to_m18_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m18_couplers_to_m18_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_m18_couplers_AWREADY <= M_AXI_awready;
  m18_couplers_to_m18_couplers_AWVALID <= S_AXI_awvalid;
  m18_couplers_to_m18_couplers_BREADY <= S_AXI_bready;
  m18_couplers_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m18_couplers_to_m18_couplers_BVALID <= M_AXI_bvalid;
  m18_couplers_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m18_couplers_to_m18_couplers_RREADY <= S_AXI_rready;
  m18_couplers_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m18_couplers_to_m18_couplers_RVALID <= M_AXI_rvalid;
  m18_couplers_to_m18_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m18_couplers_to_m18_couplers_WREADY <= M_AXI_wready;
  m18_couplers_to_m18_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m18_couplers_to_m18_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_1CQZ4KR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m19_couplers_imp_1CQZ4KR;

architecture STRUCTURE of m19_couplers_imp_1CQZ4KR is
  signal m19_couplers_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_ARREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_ARVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_AWREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_AWVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_BREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_BVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_RREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_RVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_WREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_m19_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m19_couplers_to_m19_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m19_couplers_to_m19_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m19_couplers_to_m19_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m19_couplers_to_m19_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m19_couplers_to_m19_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m19_couplers_to_m19_couplers_AWVALID;
  M_AXI_bready <= m19_couplers_to_m19_couplers_BREADY;
  M_AXI_rready <= m19_couplers_to_m19_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m19_couplers_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m19_couplers_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m19_couplers_to_m19_couplers_WVALID;
  S_AXI_arready <= m19_couplers_to_m19_couplers_ARREADY;
  S_AXI_awready <= m19_couplers_to_m19_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_m19_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m19_couplers_to_m19_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m19_couplers_to_m19_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_m19_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m19_couplers_to_m19_couplers_RVALID;
  S_AXI_wready <= m19_couplers_to_m19_couplers_WREADY;
  m19_couplers_to_m19_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m19_couplers_to_m19_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m19_couplers_to_m19_couplers_ARREADY <= M_AXI_arready;
  m19_couplers_to_m19_couplers_ARVALID <= S_AXI_arvalid;
  m19_couplers_to_m19_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m19_couplers_to_m19_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m19_couplers_to_m19_couplers_AWREADY <= M_AXI_awready;
  m19_couplers_to_m19_couplers_AWVALID <= S_AXI_awvalid;
  m19_couplers_to_m19_couplers_BREADY <= S_AXI_bready;
  m19_couplers_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m19_couplers_to_m19_couplers_BVALID <= M_AXI_bvalid;
  m19_couplers_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m19_couplers_to_m19_couplers_RREADY <= S_AXI_rready;
  m19_couplers_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m19_couplers_to_m19_couplers_RVALID <= M_AXI_rvalid;
  m19_couplers_to_m19_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m19_couplers_to_m19_couplers_WREADY <= M_AXI_wready;
  m19_couplers_to_m19_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m19_couplers_to_m19_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_1VYA4Z3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m20_couplers_imp_1VYA4Z3;

architecture STRUCTURE of m20_couplers_imp_1VYA4Z3 is
  signal m20_couplers_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_ARREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_ARVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_AWREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_AWVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_BREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_BVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_RREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_RVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_WREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_m20_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m20_couplers_to_m20_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m20_couplers_to_m20_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m20_couplers_to_m20_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m20_couplers_to_m20_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m20_couplers_to_m20_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m20_couplers_to_m20_couplers_AWVALID;
  M_AXI_bready <= m20_couplers_to_m20_couplers_BREADY;
  M_AXI_rready <= m20_couplers_to_m20_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m20_couplers_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m20_couplers_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m20_couplers_to_m20_couplers_WVALID;
  S_AXI_arready <= m20_couplers_to_m20_couplers_ARREADY;
  S_AXI_awready <= m20_couplers_to_m20_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_m20_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m20_couplers_to_m20_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m20_couplers_to_m20_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_m20_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m20_couplers_to_m20_couplers_RVALID;
  S_AXI_wready <= m20_couplers_to_m20_couplers_WREADY;
  m20_couplers_to_m20_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m20_couplers_to_m20_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m20_couplers_to_m20_couplers_ARREADY <= M_AXI_arready;
  m20_couplers_to_m20_couplers_ARVALID <= S_AXI_arvalid;
  m20_couplers_to_m20_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m20_couplers_to_m20_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m20_couplers_to_m20_couplers_AWREADY <= M_AXI_awready;
  m20_couplers_to_m20_couplers_AWVALID <= S_AXI_awvalid;
  m20_couplers_to_m20_couplers_BREADY <= S_AXI_bready;
  m20_couplers_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m20_couplers_to_m20_couplers_BVALID <= M_AXI_bvalid;
  m20_couplers_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m20_couplers_to_m20_couplers_RREADY <= S_AXI_rready;
  m20_couplers_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m20_couplers_to_m20_couplers_RVALID <= M_AXI_rvalid;
  m20_couplers_to_m20_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m20_couplers_to_m20_couplers_WREADY <= M_AXI_wready;
  m20_couplers_to_m20_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m20_couplers_to_m20_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m21_couplers_imp_7ORK9A is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m21_couplers_imp_7ORK9A;

architecture STRUCTURE of m21_couplers_imp_7ORK9A is
  signal m21_couplers_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_ARREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_AWREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_BVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_RREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_RVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_WREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_m21_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m21_couplers_to_m21_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m21_couplers_to_m21_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m21_couplers_to_m21_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m21_couplers_to_m21_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m21_couplers_to_m21_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m21_couplers_to_m21_couplers_AWVALID;
  M_AXI_bready <= m21_couplers_to_m21_couplers_BREADY;
  M_AXI_rready <= m21_couplers_to_m21_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m21_couplers_to_m21_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m21_couplers_to_m21_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m21_couplers_to_m21_couplers_WVALID;
  S_AXI_arready <= m21_couplers_to_m21_couplers_ARREADY;
  S_AXI_awready <= m21_couplers_to_m21_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m21_couplers_to_m21_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m21_couplers_to_m21_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m21_couplers_to_m21_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m21_couplers_to_m21_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m21_couplers_to_m21_couplers_RVALID;
  S_AXI_wready <= m21_couplers_to_m21_couplers_WREADY;
  m21_couplers_to_m21_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m21_couplers_to_m21_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m21_couplers_to_m21_couplers_ARREADY <= M_AXI_arready;
  m21_couplers_to_m21_couplers_ARVALID <= S_AXI_arvalid;
  m21_couplers_to_m21_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m21_couplers_to_m21_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m21_couplers_to_m21_couplers_AWREADY <= M_AXI_awready;
  m21_couplers_to_m21_couplers_AWVALID <= S_AXI_awvalid;
  m21_couplers_to_m21_couplers_BREADY <= S_AXI_bready;
  m21_couplers_to_m21_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m21_couplers_to_m21_couplers_BVALID <= M_AXI_bvalid;
  m21_couplers_to_m21_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m21_couplers_to_m21_couplers_RREADY <= S_AXI_rready;
  m21_couplers_to_m21_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m21_couplers_to_m21_couplers_RVALID <= M_AXI_rvalid;
  m21_couplers_to_m21_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m21_couplers_to_m21_couplers_WREADY <= M_AXI_wready;
  m21_couplers_to_m21_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m21_couplers_to_m21_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity reset_block_imp_163H2QK is
  port (
    ext_reset_in : in STD_LOGIC;
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    slowest_sync_clk : in STD_LOGIC;
    slowest_sync_clk1 : in STD_LOGIC;
    slowest_sync_clk3 : in STD_LOGIC
  );
end reset_block_imp_163H2QK;

architecture STRUCTURE of reset_block_imp_163H2QK is
  component design_1_rst_ps8_0_96M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_0;
  component design_1_rst_ps8_0_96M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_1;
  component design_1_rst_ps8_0_96M1_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M1_0;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal rst_ps8_0_96M1_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M2_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slowest_sync_clk3_1 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  MTS_Block_dac_clk <= slowest_sync_clk1;
  peripheral_aresetn(0) <= rst_ps8_0_96M_peripheral_aresetn(0);
  peripheral_aresetn1(0) <= rst_ps8_0_96M1_peripheral_aresetn(0);
  peripheral_aresetn3(0) <= rst_ps8_0_96M2_peripheral_aresetn(0);
  slowest_sync_clk3_1 <= slowest_sync_clk3;
  zynq_ultra_ps_e_0_pl_clk0 <= slowest_sync_clk;
  zynq_ultra_ps_e_0_pl_resetn0 <= ext_reset_in;
rst_ps8_0_96M: component design_1_rst_ps8_0_96M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0
    );
rst_ps8_0_96M1: component design_1_rst_ps8_0_96M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M1_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => MTS_Block_dac_clk
    );
rst_ps8_0_96M2: component design_1_rst_ps8_0_96M1_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M2_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_XOWISC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_XOWISC;

architecture STRUCTURE of s00_couplers_imp_XOWISC is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= s00_couplers_to_s00_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= s00_couplers_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= s00_couplers_to_s00_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= s00_couplers_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= s00_couplers_to_s00_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= s00_couplers_to_s00_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bid(15 downto 0) <= s00_couplers_to_s00_couplers_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= s00_couplers_to_s00_couplers_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_s00_couplers_RID(15 downto 0);
  S_AXI_rlast(0) <= s00_couplers_to_s00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BID(15 downto 0) <= M_AXI_bid(15 downto 0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  s00_couplers_to_s00_couplers_RID(15 downto 0) <= M_AXI_rid(15 downto 0);
  s00_couplers_to_s00_couplers_RLAST(0) <= M_AXI_rlast(0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s00_couplers_to_s00_couplers_WLAST(0) <= S_AXI_wlast(0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_14T9R88 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_14T9R88;

architecture STRUCTURE of soft_reset_imp_14T9R88 is
  component design_1_xlslice_0_17 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_17;
  component design_1_util_vector_logic_0_48 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_48;
  component design_1_util_vector_logic_0_50 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_50;
  component design_1_sync_0_21 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_21;
  component design_1_xlconstant_0_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_15;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_1: component design_1_sync_0_21
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_48
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_0_50
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_15
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_17
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_14VRFT5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_14VRFT5;

architecture STRUCTURE of soft_reset_imp_14VRFT5 is
  component design_1_xlslice_0_22 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_22;
  component design_1_util_vector_logic_0_55 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_55;
  component design_1_util_vector_logic_2_11 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_11;
  component design_1_sync_1_10 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_10;
  component design_1_xlconstant_0_20 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_20;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_1: component design_1_sync_1_10
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_55
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_11
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_20
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_22
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1WDMS0U is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_1WDMS0U;

architecture STRUCTURE of soft_reset_imp_1WDMS0U is
  component design_1_xlslice_0_19 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_19;
  component design_1_util_vector_logic_0_52 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_52;
  component design_1_util_vector_logic_2_8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_8;
  component design_1_sync_1_6 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_6;
  component design_1_xlconstant_0_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_17;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_1: component design_1_sync_1_6
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_52
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_8
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_17
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_19
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_GUR8PE is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_GUR8PE;

architecture STRUCTURE of soft_reset_imp_GUR8PE is
  component design_1_xlslice_0_20 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_20;
  component design_1_util_vector_logic_0_53 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_53;
  component design_1_util_vector_logic_2_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_9;
  component design_1_sync_1_7 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_7;
  component design_1_xlconstant_0_18 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_18;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_1: component design_1_sync_1_7
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_53
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_9
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_18
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_20
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_OXHOYC is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_reset_soft : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_OXHOYC;

architecture STRUCTURE of soft_reset_imp_OXHOYC is
  component design_1_xlslice_0_21 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_21;
  component design_1_util_vector_logic_0_54 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_54;
  component design_1_util_vector_logic_2_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_10;
  component design_1_sync_1_8 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_8;
  component design_1_xlconstant_0_19 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_19;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_reset_soft(0) <= util_vector_logic_0_Res(0);
sync_1: component design_1_sync_1_8
     port map (
      dest_clk => dac_aclk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_54
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => dac_clk_aresetn_1(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_10
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_19
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_21
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_0_imp_1NVPUXS is
  port (
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    PD_FLAG : out STD_LOGIC;
    PD_FLAG1 : in STD_LOGIC;
    Res : out STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXIS_tready : out STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXIS1_tready : out STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    ch_en : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_INC_BP_0 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid1 : in STD_LOGIC
  );
end stream_0_imp_1NVPUXS;

architecture STRUCTURE of stream_0_imp_1NVPUXS is
  component design_1_packet_detector_11AD_0_0 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_0;
  component design_1_SIVERS_gpio_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_TRIGGER : in STD_LOGIC;
    o_INC_BP : out STD_LOGIC;
    o_RST_BP : out STD_LOGIC;
    o_RTN_BP : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_SIVERS_gpio_0_0;
  component design_1_RX_Block_STA_v2_0_0 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    PD_FLAG : in STD_LOGIC;
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    s01_axis_tready : out STD_LOGIC
  );
  end component design_1_RX_Block_STA_v2_0_0;
  signal BD_FLAG_1 : STD_LOGIC;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal PD_FLAG1_1 : STD_LOGIC;
  signal RX_Block_STA_v2_0_BD_FLAG_O : STD_LOGIC;
  signal RX_Block_STA_v2_0_captur_ready : STD_LOGIC;
  signal RX_Block_STA_v2_0_ch_en : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S01_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S01_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_ARREADY : STD_LOGIC;
  signal S01_AXI_1_ARVALID : STD_LOGIC;
  signal S01_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S01_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_AWREADY : STD_LOGIC;
  signal S01_AXI_1_AWVALID : STD_LOGIC;
  signal S01_AXI_1_BREADY : STD_LOGIC;
  signal S01_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_BVALID : STD_LOGIC;
  signal S01_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_RREADY : STD_LOGIC;
  signal S01_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_RVALID : STD_LOGIC;
  signal S01_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_WREADY : STD_LOGIC;
  signal S01_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S01_AXI_1_WVALID : STD_LOGIC;
  signal SIVERS_gpio_0_o_INC_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RTN_BP : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid1_1 : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_SIVERS_gpio_0_o_RST_BP_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  BD_FLAG_1 <= BD_FLAG;
  BD_FLAG_O <= RX_Block_STA_v2_0_BD_FLAG_O;
  Conn1_TDATA(127 downto 0) <= S00_AXIS_tdata(127 downto 0);
  Conn2_TDATA(127 downto 0) <= S01_AXIS1_tdata(127 downto 0);
  Conn3_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI1_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI1_awvalid;
  Conn3_BREADY <= S00_AXI1_bready;
  Conn3_RREADY <= S00_AXI1_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI1_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI3_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI3_awvalid;
  Conn4_BREADY <= S00_AXI3_bready;
  Conn4_RREADY <= S00_AXI3_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI3_wvalid;
  PD_FLAG <= packet_detector_11AD_0_PD_FLAG;
  PD_FLAG1_1 <= PD_FLAG1;
  Res <= RX_Block_STA_v2_0_captur_ready;
  S00_AXI1_arready <= Conn3_ARREADY;
  S00_AXI1_awready <= Conn3_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn3_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn3_RVALID;
  S00_AXI1_wready <= Conn3_WREADY;
  S00_AXI3_arready <= Conn4_ARREADY;
  S00_AXI3_awready <= Conn4_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn4_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn4_RVALID;
  S00_AXI3_wready <= Conn4_WREADY;
  S00_AXIS_tready <= Conn1_TREADY;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S01_AXIS1_tready <= Conn2_TREADY;
  S01_AXI_1_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  S01_AXI_1_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  S01_AXI_1_ARVALID <= S01_AXI_arvalid;
  S01_AXI_1_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  S01_AXI_1_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  S01_AXI_1_AWVALID <= S01_AXI_awvalid;
  S01_AXI_1_BREADY <= S01_AXI_bready;
  S01_AXI_1_RREADY <= S01_AXI_rready;
  S01_AXI_1_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  S01_AXI_1_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  S01_AXI_1_WVALID <= S01_AXI_wvalid;
  S01_AXI_arready <= S01_AXI_1_ARREADY;
  S01_AXI_awready <= S01_AXI_1_AWREADY;
  S01_AXI_bresp(1 downto 0) <= S01_AXI_1_BRESP(1 downto 0);
  S01_AXI_bvalid <= S01_AXI_1_BVALID;
  S01_AXI_rdata(31 downto 0) <= S01_AXI_1_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= S01_AXI_1_RRESP(1 downto 0);
  S01_AXI_rvalid <= S01_AXI_1_RVALID;
  S01_AXI_wready <= S01_AXI_1_WREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  ch_en(7) <= RX_Block_STA_v2_0_ch_en;
  ch_en(6) <= RX_Block_STA_v2_0_ch_en;
  ch_en(5) <= RX_Block_STA_v2_0_ch_en;
  ch_en(4) <= RX_Block_STA_v2_0_ch_en;
  ch_en(3) <= RX_Block_STA_v2_0_ch_en;
  ch_en(2) <= RX_Block_STA_v2_0_ch_en;
  ch_en(1) <= RX_Block_STA_v2_0_ch_en;
  ch_en(0) <= RX_Block_STA_v2_0_ch_en;
  o_INC_BP_0 <= SIVERS_gpio_0_o_INC_BP;
  o_RTN_BP_0 <= SIVERS_gpio_0_o_RTN_BP;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid1_1 <= s00_axis_tvalid1;
RX_Block_STA_v2_0: component design_1_RX_Block_STA_v2_0_0
     port map (
      BD_FLAG => BD_FLAG_1,
      BD_FLAG_O => RX_Block_STA_v2_0_BD_FLAG_O,
      PD_FLAG => PD_FLAG1_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      captur_ready => RX_Block_STA_v2_0_captur_ready,
      ch_en => RX_Block_STA_v2_0_ch_en,
      m00_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED(127 downto 0),
      m00_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED(15 downto 0),
      m00_axis_tlast => NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => '1',
      m00_axis_tvalid => NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED,
      m01_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED(127 downto 0),
      m01_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED(15 downto 0),
      m01_axis_tlast => NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => '1',
      m01_axis_tvalid => NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      s01_axi_araddr(3 downto 0) => S01_AXI_1_ARADDR(3 downto 0),
      s01_axi_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      s01_axi_arready => S01_AXI_1_ARREADY,
      s01_axi_arvalid => S01_AXI_1_ARVALID,
      s01_axi_awaddr(3 downto 0) => S01_AXI_1_AWADDR(3 downto 0),
      s01_axi_awprot(2 downto 0) => S01_AXI_1_AWPROT(2 downto 0),
      s01_axi_awready => S01_AXI_1_AWREADY,
      s01_axi_awvalid => S01_AXI_1_AWVALID,
      s01_axi_bready => S01_AXI_1_BREADY,
      s01_axi_bresp(1 downto 0) => S01_AXI_1_BRESP(1 downto 0),
      s01_axi_bvalid => S01_AXI_1_BVALID,
      s01_axi_rdata(31 downto 0) => S01_AXI_1_RDATA(31 downto 0),
      s01_axi_rready => S01_AXI_1_RREADY,
      s01_axi_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      s01_axi_rvalid => S01_AXI_1_RVALID,
      s01_axi_wdata(31 downto 0) => S01_AXI_1_WDATA(31 downto 0),
      s01_axi_wready => S01_AXI_1_WREADY,
      s01_axi_wstrb(3 downto 0) => S01_AXI_1_WSTRB(3 downto 0),
      s01_axi_wvalid => S01_AXI_1_WVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID
    );
SIVERS_gpio_0: component design_1_SIVERS_gpio_0_0
     port map (
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      i_TRIGGER => BD_FLAG_1,
      o_INC_BP => SIVERS_gpio_0_o_INC_BP,
      o_RST_BP => NLW_SIVERS_gpio_0_o_RST_BP_UNCONNECTED,
      o_RTN_BP => SIVERS_gpio_0_o_RTN_BP,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID
    );
packet_detector_11AD_0: component design_1_packet_detector_11AD_0_0
     port map (
      PD_FLAG => packet_detector_11AD_0_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      s00_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn1_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid1_1,
      s01_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn2_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_1_imp_1HGJ5PF is
  port (
    BD_FLAG : in STD_LOGIC_VECTOR ( 0 to 0 );
    BD_FLAG_O : out STD_LOGIC;
    PD_FLAG : out STD_LOGIC;
    PD_FLAG1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    S02_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S02_AXIS_tready : out STD_LOGIC;
    S03_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S03_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid1 : in STD_LOGIC
  );
end stream_1_imp_1HGJ5PF;

architecture STRUCTURE of stream_1_imp_1HGJ5PF is
  component design_1_packet_detector_11AD_0_2 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_2;
  component design_1_RX_Block_STA_v2_0_1 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    PD_FLAG : in STD_LOGIC;
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    s01_axis_tready : out STD_LOGIC
  );
  end component design_1_RX_Block_STA_v2_0_1;
  signal BD_FLAG_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal PD_FLAG1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RX_Block_STA_v2_0_BD_FLAG_O : STD_LOGIC;
  signal RX_Block_STA_v2_0_captur_ready : STD_LOGIC;
  signal RX_Block_STA_v2_0_ch_en : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid1_1 : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  BD_FLAG_1(0) <= BD_FLAG(0);
  BD_FLAG_O <= RX_Block_STA_v2_0_BD_FLAG_O;
  Conn1_TDATA(127 downto 0) <= S03_AXIS_tdata(127 downto 0);
  Conn2_TDATA(127 downto 0) <= S02_AXIS_tdata(127 downto 0);
  Conn3_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI_awvalid;
  Conn3_BREADY <= S00_AXI_bready;
  Conn3_RREADY <= S00_AXI_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI1_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI1_awvalid;
  Conn4_BREADY <= S00_AXI1_bready;
  Conn4_RREADY <= S00_AXI1_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI1_wvalid;
  Conn5_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  Conn5_ARVALID <= S01_AXI_arvalid;
  Conn5_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  Conn5_AWVALID <= S01_AXI_awvalid;
  Conn5_BREADY <= S01_AXI_bready;
  Conn5_RREADY <= S01_AXI_rready;
  Conn5_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  Conn5_WVALID <= S01_AXI_wvalid;
  PD_FLAG <= packet_detector_11AD_1_PD_FLAG;
  PD_FLAG1_1(0) <= PD_FLAG1(0);
  S00_AXI1_arready <= Conn4_ARREADY;
  S00_AXI1_awready <= Conn4_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn4_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn4_RVALID;
  S00_AXI1_wready <= Conn4_WREADY;
  S00_AXI_arready <= Conn3_ARREADY;
  S00_AXI_awready <= Conn3_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn3_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn3_RVALID;
  S00_AXI_wready <= Conn3_WREADY;
  S01_AXI_arready <= Conn5_ARREADY;
  S01_AXI_awready <= Conn5_AWREADY;
  S01_AXI_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S01_AXI_bvalid <= Conn5_BVALID;
  S01_AXI_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S01_AXI_rvalid <= Conn5_RVALID;
  S01_AXI_wready <= Conn5_WREADY;
  S02_AXIS_tready <= Conn2_TREADY;
  S03_AXIS_tready <= Conn1_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  captur_ready <= RX_Block_STA_v2_0_captur_ready;
  ch_en(7) <= RX_Block_STA_v2_0_ch_en;
  ch_en(6) <= RX_Block_STA_v2_0_ch_en;
  ch_en(5) <= RX_Block_STA_v2_0_ch_en;
  ch_en(4) <= RX_Block_STA_v2_0_ch_en;
  ch_en(3) <= RX_Block_STA_v2_0_ch_en;
  ch_en(2) <= RX_Block_STA_v2_0_ch_en;
  ch_en(1) <= RX_Block_STA_v2_0_ch_en;
  ch_en(0) <= RX_Block_STA_v2_0_ch_en;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid1_1 <= s00_axis_tvalid1;
RX_Block_STA_v2_0: component design_1_RX_Block_STA_v2_0_1
     port map (
      BD_FLAG => BD_FLAG_1(0),
      BD_FLAG_O => RX_Block_STA_v2_0_BD_FLAG_O,
      PD_FLAG => PD_FLAG1_1(0),
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      captur_ready => RX_Block_STA_v2_0_captur_ready,
      ch_en => RX_Block_STA_v2_0_ch_en,
      m00_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED(127 downto 0),
      m00_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED(15 downto 0),
      m00_axis_tlast => NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => '1',
      m00_axis_tvalid => NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED,
      m01_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED(127 downto 0),
      m01_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED(15 downto 0),
      m01_axis_tlast => NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => '1',
      m01_axis_tvalid => NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      s01_axi_araddr(3 downto 0) => Conn5_ARADDR(3 downto 0),
      s01_axi_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      s01_axi_arready => Conn5_ARREADY,
      s01_axi_arvalid => Conn5_ARVALID,
      s01_axi_awaddr(3 downto 0) => Conn5_AWADDR(3 downto 0),
      s01_axi_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      s01_axi_awready => Conn5_AWREADY,
      s01_axi_awvalid => Conn5_AWVALID,
      s01_axi_bready => Conn5_BREADY,
      s01_axi_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      s01_axi_bvalid => Conn5_BVALID,
      s01_axi_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      s01_axi_rready => Conn5_RREADY,
      s01_axi_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      s01_axi_rvalid => Conn5_RVALID,
      s01_axi_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      s01_axi_wready => Conn5_WREADY,
      s01_axi_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      s01_axi_wvalid => Conn5_WVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID
    );
packet_detector_11AD_1: component design_1_packet_detector_11AD_0_2
     port map (
      PD_FLAG => packet_detector_11AD_1_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      s00_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn2_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid1_1,
      s01_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn1_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_2_imp_1X4P4KM is
  port (
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    PD_FLAG : out STD_LOGIC;
    PD_FLAG1 : in STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    S04_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S04_AXIS_tready : out STD_LOGIC;
    S05_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S05_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid1 : in STD_LOGIC
  );
end stream_2_imp_1X4P4KM;

architecture STRUCTURE of stream_2_imp_1X4P4KM is
  component design_1_packet_detector_11AD_0_1 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_1;
  component design_1_RX_Block_STA_v2_0_2 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    PD_FLAG : in STD_LOGIC;
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    s01_axis_tready : out STD_LOGIC
  );
  end component design_1_RX_Block_STA_v2_0_2;
  signal BD_FLAG_1 : STD_LOGIC;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal PD_FLAG1_1 : STD_LOGIC;
  signal RX_Block_STA_v2_0_BD_FLAG_O : STD_LOGIC;
  signal RX_Block_STA_v2_0_captur_ready : STD_LOGIC;
  signal RX_Block_STA_v2_0_ch_en : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid1_1 : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  BD_FLAG_1 <= BD_FLAG;
  BD_FLAG_O <= RX_Block_STA_v2_0_BD_FLAG_O;
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn2_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI1_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI1_awvalid;
  Conn2_BREADY <= S00_AXI1_bready;
  Conn2_RREADY <= S00_AXI1_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI1_wvalid;
  Conn3_TDATA(127 downto 0) <= S05_AXIS_tdata(127 downto 0);
  Conn4_TDATA(127 downto 0) <= S04_AXIS_tdata(127 downto 0);
  Conn5_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  Conn5_ARVALID <= S01_AXI_arvalid;
  Conn5_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  Conn5_AWVALID <= S01_AXI_awvalid;
  Conn5_BREADY <= S01_AXI_bready;
  Conn5_RREADY <= S01_AXI_rready;
  Conn5_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  Conn5_WVALID <= S01_AXI_wvalid;
  PD_FLAG <= packet_detector_11AD_2_PD_FLAG;
  PD_FLAG1_1 <= PD_FLAG1;
  S00_AXI1_arready <= Conn2_ARREADY;
  S00_AXI1_awready <= Conn2_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn2_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn2_RVALID;
  S00_AXI1_wready <= Conn2_WREADY;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  S01_AXI_arready <= Conn5_ARREADY;
  S01_AXI_awready <= Conn5_AWREADY;
  S01_AXI_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S01_AXI_bvalid <= Conn5_BVALID;
  S01_AXI_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S01_AXI_rvalid <= Conn5_RVALID;
  S01_AXI_wready <= Conn5_WREADY;
  S04_AXIS_tready <= Conn4_TREADY;
  S05_AXIS_tready <= Conn3_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  captur_ready <= RX_Block_STA_v2_0_captur_ready;
  ch_en(7) <= RX_Block_STA_v2_0_ch_en;
  ch_en(6) <= RX_Block_STA_v2_0_ch_en;
  ch_en(5) <= RX_Block_STA_v2_0_ch_en;
  ch_en(4) <= RX_Block_STA_v2_0_ch_en;
  ch_en(3) <= RX_Block_STA_v2_0_ch_en;
  ch_en(2) <= RX_Block_STA_v2_0_ch_en;
  ch_en(1) <= RX_Block_STA_v2_0_ch_en;
  ch_en(0) <= RX_Block_STA_v2_0_ch_en;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid1_1 <= s00_axis_tvalid1;
RX_Block_STA_v2_0: component design_1_RX_Block_STA_v2_0_2
     port map (
      BD_FLAG => BD_FLAG_1,
      BD_FLAG_O => RX_Block_STA_v2_0_BD_FLAG_O,
      PD_FLAG => PD_FLAG1_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      captur_ready => RX_Block_STA_v2_0_captur_ready,
      ch_en => RX_Block_STA_v2_0_ch_en,
      m00_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED(127 downto 0),
      m00_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED(15 downto 0),
      m00_axis_tlast => NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => '1',
      m00_axis_tvalid => NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED,
      m01_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED(127 downto 0),
      m01_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED(15 downto 0),
      m01_axis_tlast => NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => '1',
      m01_axis_tvalid => NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      s00_axi_arready => Conn2_ARREADY,
      s00_axi_arvalid => Conn2_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      s00_axi_awready => Conn2_AWREADY,
      s00_axi_awvalid => Conn2_AWVALID,
      s00_axi_bready => Conn2_BREADY,
      s00_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s00_axi_bvalid => Conn2_BVALID,
      s00_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s00_axi_rready => Conn2_RREADY,
      s00_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s00_axi_rvalid => Conn2_RVALID,
      s00_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s00_axi_wready => Conn2_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn2_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      s01_axi_araddr(3 downto 0) => Conn5_ARADDR(3 downto 0),
      s01_axi_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      s01_axi_arready => Conn5_ARREADY,
      s01_axi_arvalid => Conn5_ARVALID,
      s01_axi_awaddr(3 downto 0) => Conn5_AWADDR(3 downto 0),
      s01_axi_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      s01_axi_awready => Conn5_AWREADY,
      s01_axi_awvalid => Conn5_AWVALID,
      s01_axi_bready => Conn5_BREADY,
      s01_axi_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      s01_axi_bvalid => Conn5_BVALID,
      s01_axi_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      s01_axi_rready => Conn5_RREADY,
      s01_axi_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      s01_axi_rvalid => Conn5_RVALID,
      s01_axi_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      s01_axi_wready => Conn5_WREADY,
      s01_axi_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      s01_axi_wvalid => Conn5_WVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID
    );
packet_detector_11AD_2: component design_1_packet_detector_11AD_0_1
     port map (
      PD_FLAG => packet_detector_11AD_2_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(127 downto 0) => Conn4_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn4_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid1_1,
      s01_axis_tdata(127 downto 0) => Conn3_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn3_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity stream_3_imp_1U4YS6D is
  port (
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    PD_FLAG : in STD_LOGIC;
    PD_FLAG1 : out STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    S06_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S06_AXIS_tready : out STD_LOGIC;
    S07_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S07_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid1 : in STD_LOGIC
  );
end stream_3_imp_1U4YS6D;

architecture STRUCTURE of stream_3_imp_1U4YS6D is
  component design_1_packet_detector_11AD_0_3 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_3;
  component design_1_RX_Block_STA_v2_0_3 is
  port (
    adc_440_aclk : in STD_LOGIC;
    adc_440_aresetn : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    PD_FLAG : in STD_LOGIC;
    BD_FLAG : in STD_LOGIC;
    BD_FLAG_O : out STD_LOGIC;
    captur_ready : out STD_LOGIC;
    ch_en : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_awvalid : in STD_LOGIC;
    s01_axi_awready : out STD_LOGIC;
    s01_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_wvalid : in STD_LOGIC;
    s01_axi_wready : out STD_LOGIC;
    s01_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_bvalid : out STD_LOGIC;
    s01_axi_bready : in STD_LOGIC;
    s01_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s01_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s01_axi_arvalid : in STD_LOGIC;
    s01_axi_arready : out STD_LOGIC;
    s01_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s01_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s01_axi_rvalid : out STD_LOGIC;
    s01_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tkeep : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    s01_axis_tready : out STD_LOGIC
  );
  end component design_1_RX_Block_STA_v2_0_3;
  signal BD_FLAG_1 : STD_LOGIC;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal PD_FLAG_1 : STD_LOGIC;
  signal RX_Block_STA_v2_0_BD_FLAG_O : STD_LOGIC;
  signal RX_Block_STA_v2_0_captur_ready : STD_LOGIC;
  signal RX_Block_STA_v2_0_ch_en : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid1_1 : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  BD_FLAG_1 <= BD_FLAG;
  BD_FLAG_O <= RX_Block_STA_v2_0_BD_FLAG_O;
  Conn1_TDATA(127 downto 0) <= S07_AXIS_tdata(127 downto 0);
  Conn2_TDATA(127 downto 0) <= S06_AXIS_tdata(127 downto 0);
  Conn3_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI1_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI1_awvalid;
  Conn3_BREADY <= S00_AXI1_bready;
  Conn3_RREADY <= S00_AXI1_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI1_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI2_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI2_awvalid;
  Conn4_BREADY <= S00_AXI2_bready;
  Conn4_RREADY <= S00_AXI2_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI2_wvalid;
  Conn5_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  Conn5_ARVALID <= S01_AXI_arvalid;
  Conn5_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  Conn5_AWVALID <= S01_AXI_awvalid;
  Conn5_BREADY <= S01_AXI_bready;
  Conn5_RREADY <= S01_AXI_rready;
  Conn5_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  Conn5_WVALID <= S01_AXI_wvalid;
  PD_FLAG1 <= packet_detector_11AD_3_PD_FLAG;
  PD_FLAG_1 <= PD_FLAG;
  S00_AXI1_arready <= Conn3_ARREADY;
  S00_AXI1_awready <= Conn3_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn3_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn3_RVALID;
  S00_AXI1_wready <= Conn3_WREADY;
  S00_AXI2_arready <= Conn4_ARREADY;
  S00_AXI2_awready <= Conn4_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn4_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn4_RVALID;
  S00_AXI2_wready <= Conn4_WREADY;
  S01_AXI_arready <= Conn5_ARREADY;
  S01_AXI_awready <= Conn5_AWREADY;
  S01_AXI_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S01_AXI_bvalid <= Conn5_BVALID;
  S01_AXI_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S01_AXI_rvalid <= Conn5_RVALID;
  S01_AXI_wready <= Conn5_WREADY;
  S06_AXIS_tready <= Conn2_TREADY;
  S07_AXIS_tready <= Conn1_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  captur_ready <= RX_Block_STA_v2_0_captur_ready;
  ch_en(0) <= RX_Block_STA_v2_0_ch_en;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid1_1 <= s00_axis_tvalid1;
RX_Block_STA_v2_0: component design_1_RX_Block_STA_v2_0_3
     port map (
      BD_FLAG => BD_FLAG_1,
      BD_FLAG_O => RX_Block_STA_v2_0_BD_FLAG_O,
      PD_FLAG => PD_FLAG_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_440_aclk => aclk_1,
      adc_440_aresetn => adc_clk_soft_aresetn_1,
      captur_ready => RX_Block_STA_v2_0_captur_ready,
      ch_en => RX_Block_STA_v2_0_ch_en,
      m00_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tdata_UNCONNECTED(127 downto 0),
      m00_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m00_axis_tkeep_UNCONNECTED(15 downto 0),
      m00_axis_tlast => NLW_RX_Block_STA_v2_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => '1',
      m00_axis_tvalid => NLW_RX_Block_STA_v2_0_m00_axis_tvalid_UNCONNECTED,
      m01_axis_tdata(127 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tdata_UNCONNECTED(127 downto 0),
      m01_axis_tkeep(15 downto 0) => NLW_RX_Block_STA_v2_0_m01_axis_tkeep_UNCONNECTED(15 downto 0),
      m01_axis_tlast => NLW_RX_Block_STA_v2_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => '1',
      m01_axis_tvalid => NLW_RX_Block_STA_v2_0_m01_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tkeep(15 downto 0) => B"1111111111111111",
      s00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      s01_axi_araddr(3 downto 0) => Conn5_ARADDR(3 downto 0),
      s01_axi_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      s01_axi_arready => Conn5_ARREADY,
      s01_axi_arvalid => Conn5_ARVALID,
      s01_axi_awaddr(3 downto 0) => Conn5_AWADDR(3 downto 0),
      s01_axi_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      s01_axi_awready => Conn5_AWREADY,
      s01_axi_awvalid => Conn5_AWVALID,
      s01_axi_bready => Conn5_BREADY,
      s01_axi_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      s01_axi_bvalid => Conn5_BVALID,
      s01_axi_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      s01_axi_rready => Conn5_RREADY,
      s01_axi_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      s01_axi_rvalid => Conn5_RVALID,
      s01_axi_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      s01_axi_wready => Conn5_WREADY,
      s01_axi_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      s01_axi_wvalid => Conn5_WVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tkeep(15 downto 0) => B"1111111111111111",
      s01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID
    );
packet_detector_11AD_3: component design_1_packet_detector_11AD_0_3
     port map (
      PD_FLAG => packet_detector_11AD_3_PD_FLAG,
      aclk => aclk_1,
      aresetn => adc_clk_soft_aresetn_1,
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      s00_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn2_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => s00_axis_tvalid1_1,
      s01_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn1_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => s00_axis_tvalid1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PD_and_BD_block_imp_17X8V1S is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op10 : in STD_LOGIC;
    Op11 : in STD_LOGIC;
    Op12 : in STD_LOGIC;
    Op13 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op14 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op15 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Op16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op4 : in STD_LOGIC;
    Op5 : in STD_LOGIC;
    Op6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op7 : in STD_LOGIC;
    Op8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    Res1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Res2 : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end PD_and_BD_block_imp_17X8V1S;

architecture STRUCTURE of PD_and_BD_block_imp_17X8V1S is
  signal BD_FLAG_Res1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CAPTURE_READY_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op10_1 : STD_LOGIC;
  signal Op11_1 : STD_LOGIC;
  signal Op12_1 : STD_LOGIC;
  signal Op13_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op14_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op15_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op16_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op2_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op3_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op4_1 : STD_LOGIC;
  signal Op5_1 : STD_LOGIC;
  signal Op6_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op7_1 : STD_LOGIC;
  signal Op8_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op9_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PD_FLAG_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op10_1 <= Op10;
  Op11_1 <= Op11;
  Op12_1 <= Op12;
  Op13_1(7 downto 0) <= Op13(7 downto 0);
  Op14_1(7 downto 0) <= Op14(7 downto 0);
  Op15_1(7 downto 0) <= Op15(7 downto 0);
  Op16_1(0) <= Op16(0);
  Op1_1(0) <= Op1(0);
  Op2_1(0) <= Op2(0);
  Op3_1(0) <= Op3(0);
  Op4_1 <= Op4;
  Op5_1 <= Op5;
  Op6_1(0) <= Op6(0);
  Op7_1 <= Op7;
  Op8_1(0) <= Op8(0);
  Op9_1(0) <= Op9(0);
  Res(0) <= PD_FLAG_Res(0);
  Res1(0) <= BD_FLAG_Res1(0);
  Res2(0) <= CAPTURE_READY_Res(0);
BD_FLAG: entity work.BD_FLAG_imp_1QDSMDA
     port map (
      Op13(7 downto 0) => Op13_1(7 downto 0),
      Op14(7 downto 0) => Op14_1(7 downto 0),
      Op15(7 downto 0) => Op15_1(7 downto 0),
      Op16(0) => Op16_1(0),
      Op2(0) => Op2_1(0),
      Op4(0) => Op4_1,
      Op5(0) => Op5_1,
      Op7(0) => Op7_1,
      Res1(0) => BD_FLAG_Res1(0)
    );
CAPTURE_READY: entity work.CAPTURE_READY_imp_IQHWOO
     port map (
      Op10(0) => Op10_1,
      Op11(0) => Op11_1,
      Op12(0) => Op12_1,
      Op9(0) => Op9_1(0),
      Res(0) => CAPTURE_READY_Res(0),
      ch_en(0) => Op13_1(0),
      ch_en1(0) => Op14_1(0),
      ch_en2(0) => Op15_1(0),
      ch_en3(0) => Op16_1(0)
    );
PD_FLAG: entity work.PD_FLAG_imp_3DSJQ8
     port map (
      Op1(0) => Op1_1(0),
      Op3(0) => Op3_1(0),
      Op6(0) => Op6_1(0),
      Op8(0) => Op8_1(0),
      Res(0) => PD_FLAG_Res(0),
      ch_en(0) => Op13_1(0),
      ch_en1(0) => Op14_1(0),
      ch_en2(0) => Op15_1(0),
      ch_en3(0) => Op16_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_interconnect_2_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC;
    M08_AXI_arburst : out STD_LOGIC;
    M08_AXI_arcache : out STD_LOGIC;
    M08_AXI_arlen : out STD_LOGIC;
    M08_AXI_arlock : out STD_LOGIC;
    M08_AXI_arprot : out STD_LOGIC;
    M08_AXI_arqos : out STD_LOGIC;
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arregion : out STD_LOGIC;
    M08_AXI_arsize : out STD_LOGIC;
    M08_AXI_aruser : out STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC;
    M08_AXI_awburst : out STD_LOGIC;
    M08_AXI_awcache : out STD_LOGIC;
    M08_AXI_awlen : out STD_LOGIC;
    M08_AXI_awlock : out STD_LOGIC;
    M08_AXI_awprot : out STD_LOGIC;
    M08_AXI_awqos : out STD_LOGIC;
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awregion : out STD_LOGIC;
    M08_AXI_awsize : out STD_LOGIC;
    M08_AXI_awuser : out STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC;
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC;
    M08_AXI_rlast : in STD_LOGIC;
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC;
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC;
    M08_AXI_wlast : out STD_LOGIC;
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC;
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC;
    M10_AXI_arburst : out STD_LOGIC;
    M10_AXI_arcache : out STD_LOGIC;
    M10_AXI_arlen : out STD_LOGIC;
    M10_AXI_arlock : out STD_LOGIC;
    M10_AXI_arprot : out STD_LOGIC;
    M10_AXI_arqos : out STD_LOGIC;
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arregion : out STD_LOGIC;
    M10_AXI_arsize : out STD_LOGIC;
    M10_AXI_aruser : out STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC;
    M10_AXI_awburst : out STD_LOGIC;
    M10_AXI_awcache : out STD_LOGIC;
    M10_AXI_awlen : out STD_LOGIC;
    M10_AXI_awlock : out STD_LOGIC;
    M10_AXI_awprot : out STD_LOGIC;
    M10_AXI_awqos : out STD_LOGIC;
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awregion : out STD_LOGIC;
    M10_AXI_awsize : out STD_LOGIC;
    M10_AXI_awuser : out STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC;
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC;
    M10_AXI_rlast : in STD_LOGIC;
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC;
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC;
    M10_AXI_wlast : out STD_LOGIC;
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC;
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC;
    M11_AXI_arburst : out STD_LOGIC;
    M11_AXI_arcache : out STD_LOGIC;
    M11_AXI_arlen : out STD_LOGIC;
    M11_AXI_arlock : out STD_LOGIC;
    M11_AXI_arprot : out STD_LOGIC;
    M11_AXI_arqos : out STD_LOGIC;
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arregion : out STD_LOGIC;
    M11_AXI_arsize : out STD_LOGIC;
    M11_AXI_aruser : out STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC;
    M11_AXI_awburst : out STD_LOGIC;
    M11_AXI_awcache : out STD_LOGIC;
    M11_AXI_awlen : out STD_LOGIC;
    M11_AXI_awlock : out STD_LOGIC;
    M11_AXI_awprot : out STD_LOGIC;
    M11_AXI_awqos : out STD_LOGIC;
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awregion : out STD_LOGIC;
    M11_AXI_awsize : out STD_LOGIC;
    M11_AXI_awuser : out STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC;
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC;
    M11_AXI_rlast : in STD_LOGIC;
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC;
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC;
    M11_AXI_wlast : out STD_LOGIC;
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC;
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC;
    M15_AXI_arburst : out STD_LOGIC;
    M15_AXI_arcache : out STD_LOGIC;
    M15_AXI_arlen : out STD_LOGIC;
    M15_AXI_arlock : out STD_LOGIC;
    M15_AXI_arprot : out STD_LOGIC;
    M15_AXI_arqos : out STD_LOGIC;
    M15_AXI_arready : in STD_LOGIC;
    M15_AXI_arregion : out STD_LOGIC;
    M15_AXI_arsize : out STD_LOGIC;
    M15_AXI_aruser : out STD_LOGIC;
    M15_AXI_arvalid : out STD_LOGIC;
    M15_AXI_awaddr : out STD_LOGIC;
    M15_AXI_awburst : out STD_LOGIC;
    M15_AXI_awcache : out STD_LOGIC;
    M15_AXI_awlen : out STD_LOGIC;
    M15_AXI_awlock : out STD_LOGIC;
    M15_AXI_awprot : out STD_LOGIC;
    M15_AXI_awqos : out STD_LOGIC;
    M15_AXI_awready : in STD_LOGIC;
    M15_AXI_awregion : out STD_LOGIC;
    M15_AXI_awsize : out STD_LOGIC;
    M15_AXI_awuser : out STD_LOGIC;
    M15_AXI_awvalid : out STD_LOGIC;
    M15_AXI_bready : out STD_LOGIC;
    M15_AXI_bresp : in STD_LOGIC;
    M15_AXI_bvalid : in STD_LOGIC;
    M15_AXI_rdata : in STD_LOGIC;
    M15_AXI_rlast : in STD_LOGIC;
    M15_AXI_rready : out STD_LOGIC;
    M15_AXI_rresp : in STD_LOGIC;
    M15_AXI_rvalid : in STD_LOGIC;
    M15_AXI_wdata : out STD_LOGIC;
    M15_AXI_wlast : out STD_LOGIC;
    M15_AXI_wready : in STD_LOGIC;
    M15_AXI_wstrb : out STD_LOGIC;
    M15_AXI_wvalid : out STD_LOGIC;
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_arready : in STD_LOGIC;
    M16_AXI_arvalid : out STD_LOGIC;
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_awready : in STD_LOGIC;
    M16_AXI_awvalid : out STD_LOGIC;
    M16_AXI_bready : out STD_LOGIC;
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC;
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC;
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC;
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC;
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC;
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_arready : in STD_LOGIC;
    M17_AXI_arvalid : out STD_LOGIC;
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_awready : in STD_LOGIC;
    M17_AXI_awvalid : out STD_LOGIC;
    M17_AXI_bready : out STD_LOGIC;
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC;
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC;
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC;
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC;
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC;
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC;
    M18_AXI_arvalid : out STD_LOGIC;
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC;
    M18_AXI_awvalid : out STD_LOGIC;
    M18_AXI_bready : out STD_LOGIC;
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC;
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC;
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC;
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC;
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC;
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_arready : in STD_LOGIC;
    M19_AXI_arvalid : out STD_LOGIC;
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_awready : in STD_LOGIC;
    M19_AXI_awvalid : out STD_LOGIC;
    M19_AXI_bready : out STD_LOGIC;
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC;
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC;
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC;
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC;
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC;
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_arready : in STD_LOGIC;
    M20_AXI_arvalid : out STD_LOGIC;
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_awready : in STD_LOGIC;
    M20_AXI_awvalid : out STD_LOGIC;
    M20_AXI_bready : out STD_LOGIC;
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC;
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC;
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC;
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC;
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC;
    M21_ACLK : in STD_LOGIC;
    M21_ARESETN : in STD_LOGIC;
    M21_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M21_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_arready : in STD_LOGIC;
    M21_AXI_arvalid : out STD_LOGIC;
    M21_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M21_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_awready : in STD_LOGIC;
    M21_AXI_awvalid : out STD_LOGIC;
    M21_AXI_bready : out STD_LOGIC;
    M21_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_bvalid : in STD_LOGIC;
    M21_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_rready : out STD_LOGIC;
    M21_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_rvalid : in STD_LOGIC;
    M21_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_wready : in STD_LOGIC;
    M21_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M21_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_axi_interconnect_2_0;

architecture STRUCTURE of design_1_axi_interconnect_2_0 is
  component design_1_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 119 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 383 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 119 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 383 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component design_1_xbar_3;
  component design_1_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_0_0;
  component design_1_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_1_0;
  component design_1_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 239 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 239 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 17 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 191 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  end component design_1_tier2_xbar_2_0;
  signal axi_interconnect_2_ACLK_net : STD_LOGIC;
  signal axi_interconnect_2_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC;
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC;
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC;
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC;
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC;
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m01_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARBURST : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARCACHE : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARLEN : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARLOCK : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARQOS : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARREGION : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARSIZE : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARUSER : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWBURST : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWCACHE : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWLEN : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWLOCK : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWQOS : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWREGION : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWSIZE : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWUSER : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RLAST : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WLAST : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_1_to_m09_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_1_to_m09_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal tier2_xbar_1_to_m09_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal tier2_xbar_1_to_m09_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal tier2_xbar_1_to_m09_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_1_to_m10_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_1_to_m10_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tier2_xbar_1_to_m10_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal tier2_xbar_1_to_m10_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal tier2_xbar_1_to_m10_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_1_to_m11_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_1_to_m11_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal tier2_xbar_1_to_m11_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal tier2_xbar_1_to_m11_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWUSER : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 511 downto 384 );
  signal tier2_xbar_1_to_m11_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 63 downto 48 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_1_to_m12_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_1_to_m12_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal tier2_xbar_1_to_m12_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal tier2_xbar_1_to_m12_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 639 downto 512 );
  signal tier2_xbar_1_to_m12_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 79 downto 64 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_1_to_m13_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_1_to_m13_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal tier2_xbar_1_to_m13_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal tier2_xbar_1_to_m13_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 767 downto 640 );
  signal tier2_xbar_1_to_m13_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_1_to_m14_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_1_to_m14_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal tier2_xbar_1_to_m14_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal tier2_xbar_1_to_m14_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 895 downto 768 );
  signal tier2_xbar_1_to_m14_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 111 downto 96 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_1_to_m15_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_1_to_m15_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal tier2_xbar_1_to_m15_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal tier2_xbar_1_to_m15_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWUSER : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RLAST : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 1023 downto 896 );
  signal tier2_xbar_1_to_m15_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 127 downto 112 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_i00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_i00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_i00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_i00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_i01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_i01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_i01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_i01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWUSER : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i01_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal xbar_to_i01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_i02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_i02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_i02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_i02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_i02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_i02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_i02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal xbar_to_i02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 111 downto 16 );
  signal NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 111 downto 16 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_xbar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_xbar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_axi_interconnect_2_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_axi_interconnect_2_AWVALID;
  M00_AXI_bready <= m00_couplers_to_axi_interconnect_2_BREADY;
  M00_AXI_rready <= m00_couplers_to_axi_interconnect_2_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_axi_interconnect_2_WVALID;
  M01_AXI_araddr(39 downto 0) <= m01_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_2_ARVALID(0);
  M01_AXI_awaddr(39 downto 0) <= m01_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_2_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_2_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_2_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_2_WVALID(0);
  M02_AXI_araddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_axi_interconnect_2_ARVALID;
  M02_AXI_awaddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_axi_interconnect_2_AWVALID;
  M02_AXI_bready <= m02_couplers_to_axi_interconnect_2_BREADY;
  M02_AXI_rready <= m02_couplers_to_axi_interconnect_2_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_axi_interconnect_2_WVALID;
  M03_AXI_araddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_axi_interconnect_2_ARVALID;
  M03_AXI_awaddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_axi_interconnect_2_AWVALID;
  M03_AXI_bready <= m03_couplers_to_axi_interconnect_2_BREADY;
  M03_AXI_rready <= m03_couplers_to_axi_interconnect_2_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_axi_interconnect_2_WVALID;
  M04_AXI_araddr(39 downto 0) <= m04_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_axi_interconnect_2_ARVALID;
  M04_AXI_awaddr(39 downto 0) <= m04_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_axi_interconnect_2_AWVALID;
  M04_AXI_bready <= m04_couplers_to_axi_interconnect_2_BREADY;
  M04_AXI_rready <= m04_couplers_to_axi_interconnect_2_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_axi_interconnect_2_WVALID;
  M05_AXI_araddr(39 downto 0) <= m05_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_axi_interconnect_2_ARVALID;
  M05_AXI_awaddr(39 downto 0) <= m05_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_axi_interconnect_2_AWVALID;
  M05_AXI_bready <= m05_couplers_to_axi_interconnect_2_BREADY;
  M05_AXI_rready <= m05_couplers_to_axi_interconnect_2_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_axi_interconnect_2_WVALID;
  M06_AXI_araddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_axi_interconnect_2_ARVALID;
  M06_AXI_awaddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_axi_interconnect_2_AWVALID;
  M06_AXI_bready <= m06_couplers_to_axi_interconnect_2_BREADY;
  M06_AXI_rready <= m06_couplers_to_axi_interconnect_2_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_axi_interconnect_2_WVALID;
  M07_AXI_araddr(39 downto 0) <= m07_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M07_AXI_arprot(2 downto 0) <= m07_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_axi_interconnect_2_ARVALID;
  M07_AXI_awaddr(39 downto 0) <= m07_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M07_AXI_awprot(2 downto 0) <= m07_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_axi_interconnect_2_AWVALID;
  M07_AXI_bready <= m07_couplers_to_axi_interconnect_2_BREADY;
  M07_AXI_rready <= m07_couplers_to_axi_interconnect_2_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_axi_interconnect_2_WVALID;
  M08_AXI_araddr <= m08_couplers_to_axi_interconnect_2_ARADDR;
  M08_AXI_arburst <= m08_couplers_to_axi_interconnect_2_ARBURST;
  M08_AXI_arcache <= m08_couplers_to_axi_interconnect_2_ARCACHE;
  M08_AXI_arlen <= m08_couplers_to_axi_interconnect_2_ARLEN;
  M08_AXI_arlock <= m08_couplers_to_axi_interconnect_2_ARLOCK;
  M08_AXI_arprot <= m08_couplers_to_axi_interconnect_2_ARPROT;
  M08_AXI_arqos <= m08_couplers_to_axi_interconnect_2_ARQOS;
  M08_AXI_arregion <= m08_couplers_to_axi_interconnect_2_ARREGION;
  M08_AXI_arsize <= m08_couplers_to_axi_interconnect_2_ARSIZE;
  M08_AXI_aruser <= m08_couplers_to_axi_interconnect_2_ARUSER;
  M08_AXI_arvalid <= m08_couplers_to_axi_interconnect_2_ARVALID;
  M08_AXI_awaddr <= m08_couplers_to_axi_interconnect_2_AWADDR;
  M08_AXI_awburst <= m08_couplers_to_axi_interconnect_2_AWBURST;
  M08_AXI_awcache <= m08_couplers_to_axi_interconnect_2_AWCACHE;
  M08_AXI_awlen <= m08_couplers_to_axi_interconnect_2_AWLEN;
  M08_AXI_awlock <= m08_couplers_to_axi_interconnect_2_AWLOCK;
  M08_AXI_awprot <= m08_couplers_to_axi_interconnect_2_AWPROT;
  M08_AXI_awqos <= m08_couplers_to_axi_interconnect_2_AWQOS;
  M08_AXI_awregion <= m08_couplers_to_axi_interconnect_2_AWREGION;
  M08_AXI_awsize <= m08_couplers_to_axi_interconnect_2_AWSIZE;
  M08_AXI_awuser <= m08_couplers_to_axi_interconnect_2_AWUSER;
  M08_AXI_awvalid <= m08_couplers_to_axi_interconnect_2_AWVALID;
  M08_AXI_bready <= m08_couplers_to_axi_interconnect_2_BREADY;
  M08_AXI_rready <= m08_couplers_to_axi_interconnect_2_RREADY;
  M08_AXI_wdata <= m08_couplers_to_axi_interconnect_2_WDATA;
  M08_AXI_wlast <= m08_couplers_to_axi_interconnect_2_WLAST;
  M08_AXI_wstrb <= m08_couplers_to_axi_interconnect_2_WSTRB;
  M08_AXI_wvalid <= m08_couplers_to_axi_interconnect_2_WVALID;
  M09_AXI_araddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_axi_interconnect_2_ARVALID;
  M09_AXI_awaddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_axi_interconnect_2_AWVALID;
  M09_AXI_bready <= m09_couplers_to_axi_interconnect_2_BREADY;
  M09_AXI_rready <= m09_couplers_to_axi_interconnect_2_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_axi_interconnect_2_WVALID;
  M10_AXI_araddr <= m10_couplers_to_axi_interconnect_2_ARADDR;
  M10_AXI_arburst <= m10_couplers_to_axi_interconnect_2_ARBURST;
  M10_AXI_arcache <= m10_couplers_to_axi_interconnect_2_ARCACHE;
  M10_AXI_arlen <= m10_couplers_to_axi_interconnect_2_ARLEN;
  M10_AXI_arlock <= m10_couplers_to_axi_interconnect_2_ARLOCK;
  M10_AXI_arprot <= m10_couplers_to_axi_interconnect_2_ARPROT;
  M10_AXI_arqos <= m10_couplers_to_axi_interconnect_2_ARQOS;
  M10_AXI_arregion <= m10_couplers_to_axi_interconnect_2_ARREGION;
  M10_AXI_arsize <= m10_couplers_to_axi_interconnect_2_ARSIZE;
  M10_AXI_aruser <= m10_couplers_to_axi_interconnect_2_ARUSER;
  M10_AXI_arvalid <= m10_couplers_to_axi_interconnect_2_ARVALID;
  M10_AXI_awaddr <= m10_couplers_to_axi_interconnect_2_AWADDR;
  M10_AXI_awburst <= m10_couplers_to_axi_interconnect_2_AWBURST;
  M10_AXI_awcache <= m10_couplers_to_axi_interconnect_2_AWCACHE;
  M10_AXI_awlen <= m10_couplers_to_axi_interconnect_2_AWLEN;
  M10_AXI_awlock <= m10_couplers_to_axi_interconnect_2_AWLOCK;
  M10_AXI_awprot <= m10_couplers_to_axi_interconnect_2_AWPROT;
  M10_AXI_awqos <= m10_couplers_to_axi_interconnect_2_AWQOS;
  M10_AXI_awregion <= m10_couplers_to_axi_interconnect_2_AWREGION;
  M10_AXI_awsize <= m10_couplers_to_axi_interconnect_2_AWSIZE;
  M10_AXI_awuser <= m10_couplers_to_axi_interconnect_2_AWUSER;
  M10_AXI_awvalid <= m10_couplers_to_axi_interconnect_2_AWVALID;
  M10_AXI_bready <= m10_couplers_to_axi_interconnect_2_BREADY;
  M10_AXI_rready <= m10_couplers_to_axi_interconnect_2_RREADY;
  M10_AXI_wdata <= m10_couplers_to_axi_interconnect_2_WDATA;
  M10_AXI_wlast <= m10_couplers_to_axi_interconnect_2_WLAST;
  M10_AXI_wstrb <= m10_couplers_to_axi_interconnect_2_WSTRB;
  M10_AXI_wvalid <= m10_couplers_to_axi_interconnect_2_WVALID;
  M11_AXI_araddr <= m11_couplers_to_axi_interconnect_2_ARADDR;
  M11_AXI_arburst <= m11_couplers_to_axi_interconnect_2_ARBURST;
  M11_AXI_arcache <= m11_couplers_to_axi_interconnect_2_ARCACHE;
  M11_AXI_arlen <= m11_couplers_to_axi_interconnect_2_ARLEN;
  M11_AXI_arlock <= m11_couplers_to_axi_interconnect_2_ARLOCK;
  M11_AXI_arprot <= m11_couplers_to_axi_interconnect_2_ARPROT;
  M11_AXI_arqos <= m11_couplers_to_axi_interconnect_2_ARQOS;
  M11_AXI_arregion <= m11_couplers_to_axi_interconnect_2_ARREGION;
  M11_AXI_arsize <= m11_couplers_to_axi_interconnect_2_ARSIZE;
  M11_AXI_aruser <= m11_couplers_to_axi_interconnect_2_ARUSER;
  M11_AXI_arvalid <= m11_couplers_to_axi_interconnect_2_ARVALID;
  M11_AXI_awaddr <= m11_couplers_to_axi_interconnect_2_AWADDR;
  M11_AXI_awburst <= m11_couplers_to_axi_interconnect_2_AWBURST;
  M11_AXI_awcache <= m11_couplers_to_axi_interconnect_2_AWCACHE;
  M11_AXI_awlen <= m11_couplers_to_axi_interconnect_2_AWLEN;
  M11_AXI_awlock <= m11_couplers_to_axi_interconnect_2_AWLOCK;
  M11_AXI_awprot <= m11_couplers_to_axi_interconnect_2_AWPROT;
  M11_AXI_awqos <= m11_couplers_to_axi_interconnect_2_AWQOS;
  M11_AXI_awregion <= m11_couplers_to_axi_interconnect_2_AWREGION;
  M11_AXI_awsize <= m11_couplers_to_axi_interconnect_2_AWSIZE;
  M11_AXI_awuser <= m11_couplers_to_axi_interconnect_2_AWUSER;
  M11_AXI_awvalid <= m11_couplers_to_axi_interconnect_2_AWVALID;
  M11_AXI_bready <= m11_couplers_to_axi_interconnect_2_BREADY;
  M11_AXI_rready <= m11_couplers_to_axi_interconnect_2_RREADY;
  M11_AXI_wdata <= m11_couplers_to_axi_interconnect_2_WDATA;
  M11_AXI_wlast <= m11_couplers_to_axi_interconnect_2_WLAST;
  M11_AXI_wstrb <= m11_couplers_to_axi_interconnect_2_WSTRB;
  M11_AXI_wvalid <= m11_couplers_to_axi_interconnect_2_WVALID;
  M12_AXI_araddr(39 downto 0) <= m12_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M12_AXI_arprot(2 downto 0) <= m12_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M12_AXI_arvalid <= m12_couplers_to_axi_interconnect_2_ARVALID;
  M12_AXI_awaddr(39 downto 0) <= m12_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M12_AXI_awprot(2 downto 0) <= m12_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M12_AXI_awvalid <= m12_couplers_to_axi_interconnect_2_AWVALID;
  M12_AXI_bready <= m12_couplers_to_axi_interconnect_2_BREADY;
  M12_AXI_rready <= m12_couplers_to_axi_interconnect_2_RREADY;
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M12_AXI_wvalid <= m12_couplers_to_axi_interconnect_2_WVALID;
  M13_AXI_araddr(39 downto 0) <= m13_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M13_AXI_arvalid <= m13_couplers_to_axi_interconnect_2_ARVALID;
  M13_AXI_awaddr(39 downto 0) <= m13_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M13_AXI_awvalid <= m13_couplers_to_axi_interconnect_2_AWVALID;
  M13_AXI_bready <= m13_couplers_to_axi_interconnect_2_BREADY;
  M13_AXI_rready <= m13_couplers_to_axi_interconnect_2_RREADY;
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M13_AXI_wvalid <= m13_couplers_to_axi_interconnect_2_WVALID;
  M14_AXI_araddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_axi_interconnect_2_ARVALID;
  M14_AXI_awaddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_axi_interconnect_2_AWVALID;
  M14_AXI_bready <= m14_couplers_to_axi_interconnect_2_BREADY;
  M14_AXI_rready <= m14_couplers_to_axi_interconnect_2_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_axi_interconnect_2_WVALID;
  M15_AXI_araddr <= m15_couplers_to_axi_interconnect_2_ARADDR;
  M15_AXI_arburst <= m15_couplers_to_axi_interconnect_2_ARBURST;
  M15_AXI_arcache <= m15_couplers_to_axi_interconnect_2_ARCACHE;
  M15_AXI_arlen <= m15_couplers_to_axi_interconnect_2_ARLEN;
  M15_AXI_arlock <= m15_couplers_to_axi_interconnect_2_ARLOCK;
  M15_AXI_arprot <= m15_couplers_to_axi_interconnect_2_ARPROT;
  M15_AXI_arqos <= m15_couplers_to_axi_interconnect_2_ARQOS;
  M15_AXI_arregion <= m15_couplers_to_axi_interconnect_2_ARREGION;
  M15_AXI_arsize <= m15_couplers_to_axi_interconnect_2_ARSIZE;
  M15_AXI_aruser <= m15_couplers_to_axi_interconnect_2_ARUSER;
  M15_AXI_arvalid <= m15_couplers_to_axi_interconnect_2_ARVALID;
  M15_AXI_awaddr <= m15_couplers_to_axi_interconnect_2_AWADDR;
  M15_AXI_awburst <= m15_couplers_to_axi_interconnect_2_AWBURST;
  M15_AXI_awcache <= m15_couplers_to_axi_interconnect_2_AWCACHE;
  M15_AXI_awlen <= m15_couplers_to_axi_interconnect_2_AWLEN;
  M15_AXI_awlock <= m15_couplers_to_axi_interconnect_2_AWLOCK;
  M15_AXI_awprot <= m15_couplers_to_axi_interconnect_2_AWPROT;
  M15_AXI_awqos <= m15_couplers_to_axi_interconnect_2_AWQOS;
  M15_AXI_awregion <= m15_couplers_to_axi_interconnect_2_AWREGION;
  M15_AXI_awsize <= m15_couplers_to_axi_interconnect_2_AWSIZE;
  M15_AXI_awuser <= m15_couplers_to_axi_interconnect_2_AWUSER;
  M15_AXI_awvalid <= m15_couplers_to_axi_interconnect_2_AWVALID;
  M15_AXI_bready <= m15_couplers_to_axi_interconnect_2_BREADY;
  M15_AXI_rready <= m15_couplers_to_axi_interconnect_2_RREADY;
  M15_AXI_wdata <= m15_couplers_to_axi_interconnect_2_WDATA;
  M15_AXI_wlast <= m15_couplers_to_axi_interconnect_2_WLAST;
  M15_AXI_wstrb <= m15_couplers_to_axi_interconnect_2_WSTRB;
  M15_AXI_wvalid <= m15_couplers_to_axi_interconnect_2_WVALID;
  M16_AXI_araddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M16_AXI_arprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M16_AXI_arvalid <= m16_couplers_to_axi_interconnect_2_ARVALID;
  M16_AXI_awaddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M16_AXI_awprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M16_AXI_awvalid <= m16_couplers_to_axi_interconnect_2_AWVALID;
  M16_AXI_bready <= m16_couplers_to_axi_interconnect_2_BREADY;
  M16_AXI_rready <= m16_couplers_to_axi_interconnect_2_RREADY;
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M16_AXI_wvalid <= m16_couplers_to_axi_interconnect_2_WVALID;
  M17_AXI_araddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M17_AXI_arprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M17_AXI_arvalid <= m17_couplers_to_axi_interconnect_2_ARVALID;
  M17_AXI_awaddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M17_AXI_awprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M17_AXI_awvalid <= m17_couplers_to_axi_interconnect_2_AWVALID;
  M17_AXI_bready <= m17_couplers_to_axi_interconnect_2_BREADY;
  M17_AXI_rready <= m17_couplers_to_axi_interconnect_2_RREADY;
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M17_AXI_wvalid <= m17_couplers_to_axi_interconnect_2_WVALID;
  M18_AXI_araddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M18_AXI_arvalid <= m18_couplers_to_axi_interconnect_2_ARVALID;
  M18_AXI_awaddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M18_AXI_awvalid <= m18_couplers_to_axi_interconnect_2_AWVALID;
  M18_AXI_bready <= m18_couplers_to_axi_interconnect_2_BREADY;
  M18_AXI_rready <= m18_couplers_to_axi_interconnect_2_RREADY;
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M18_AXI_wvalid <= m18_couplers_to_axi_interconnect_2_WVALID;
  M19_AXI_araddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M19_AXI_arprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M19_AXI_arvalid <= m19_couplers_to_axi_interconnect_2_ARVALID;
  M19_AXI_awaddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M19_AXI_awprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M19_AXI_awvalid <= m19_couplers_to_axi_interconnect_2_AWVALID;
  M19_AXI_bready <= m19_couplers_to_axi_interconnect_2_BREADY;
  M19_AXI_rready <= m19_couplers_to_axi_interconnect_2_RREADY;
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M19_AXI_wvalid <= m19_couplers_to_axi_interconnect_2_WVALID;
  M20_AXI_araddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M20_AXI_arprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M20_AXI_arvalid <= m20_couplers_to_axi_interconnect_2_ARVALID;
  M20_AXI_awaddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M20_AXI_awprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M20_AXI_awvalid <= m20_couplers_to_axi_interconnect_2_AWVALID;
  M20_AXI_bready <= m20_couplers_to_axi_interconnect_2_BREADY;
  M20_AXI_rready <= m20_couplers_to_axi_interconnect_2_RREADY;
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M20_AXI_wvalid <= m20_couplers_to_axi_interconnect_2_WVALID;
  M21_AXI_araddr(39 downto 0) <= m21_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M21_AXI_arprot(2 downto 0) <= m21_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M21_AXI_arvalid <= m21_couplers_to_axi_interconnect_2_ARVALID;
  M21_AXI_awaddr(39 downto 0) <= m21_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M21_AXI_awprot(2 downto 0) <= m21_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M21_AXI_awvalid <= m21_couplers_to_axi_interconnect_2_AWVALID;
  M21_AXI_bready <= m21_couplers_to_axi_interconnect_2_BREADY;
  M21_AXI_rready <= m21_couplers_to_axi_interconnect_2_RREADY;
  M21_AXI_wdata(31 downto 0) <= m21_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M21_AXI_wstrb(3 downto 0) <= m21_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M21_AXI_wvalid <= m21_couplers_to_axi_interconnect_2_WVALID;
  S00_AXI_arready(0) <= axi_interconnect_2_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= axi_interconnect_2_to_s00_couplers_AWREADY(0);
  S00_AXI_bid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= axi_interconnect_2_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(127 downto 0) <= axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_RID(15 downto 0);
  S00_AXI_rlast(0) <= axi_interconnect_2_to_s00_couplers_RLAST(0);
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= axi_interconnect_2_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= axi_interconnect_2_to_s00_couplers_WREADY(0);
  axi_interconnect_2_ACLK_net <= ACLK;
  axi_interconnect_2_ARESETN_net <= ARESETN;
  axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLOCK(0) <= S00_AXI_arlock(0);
  axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  axi_interconnect_2_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLOCK(0) <= S00_AXI_awlock(0);
  axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  axi_interconnect_2_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  axi_interconnect_2_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  axi_interconnect_2_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  axi_interconnect_2_to_s00_couplers_WLAST(0) <= S00_AXI_wlast(0);
  axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  axi_interconnect_2_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  m00_couplers_to_axi_interconnect_2_ARREADY <= M00_AXI_arready;
  m00_couplers_to_axi_interconnect_2_AWREADY <= M00_AXI_awready;
  m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_axi_interconnect_2_WREADY <= M00_AXI_wready;
  m01_couplers_to_axi_interconnect_2_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_2_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_2_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_2_ARREADY <= M02_AXI_arready;
  m02_couplers_to_axi_interconnect_2_AWREADY <= M02_AXI_awready;
  m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_axi_interconnect_2_WREADY <= M02_AXI_wready;
  m03_couplers_to_axi_interconnect_2_ARREADY <= M03_AXI_arready;
  m03_couplers_to_axi_interconnect_2_AWREADY <= M03_AXI_awready;
  m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_axi_interconnect_2_WREADY <= M03_AXI_wready;
  m04_couplers_to_axi_interconnect_2_ARREADY <= M04_AXI_arready;
  m04_couplers_to_axi_interconnect_2_AWREADY <= M04_AXI_awready;
  m04_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_axi_interconnect_2_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_axi_interconnect_2_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_axi_interconnect_2_WREADY <= M04_AXI_wready;
  m05_couplers_to_axi_interconnect_2_ARREADY <= M05_AXI_arready;
  m05_couplers_to_axi_interconnect_2_AWREADY <= M05_AXI_awready;
  m05_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_axi_interconnect_2_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_axi_interconnect_2_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_axi_interconnect_2_WREADY <= M05_AXI_wready;
  m06_couplers_to_axi_interconnect_2_ARREADY <= M06_AXI_arready;
  m06_couplers_to_axi_interconnect_2_AWREADY <= M06_AXI_awready;
  m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_axi_interconnect_2_WREADY <= M06_AXI_wready;
  m07_couplers_to_axi_interconnect_2_ARREADY <= M07_AXI_arready;
  m07_couplers_to_axi_interconnect_2_AWREADY <= M07_AXI_awready;
  m07_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_axi_interconnect_2_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_axi_interconnect_2_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_axi_interconnect_2_WREADY <= M07_AXI_wready;
  m08_couplers_to_axi_interconnect_2_ARREADY <= M08_AXI_arready;
  m08_couplers_to_axi_interconnect_2_AWREADY <= M08_AXI_awready;
  m08_couplers_to_axi_interconnect_2_BRESP <= M08_AXI_bresp;
  m08_couplers_to_axi_interconnect_2_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_axi_interconnect_2_RDATA <= M08_AXI_rdata;
  m08_couplers_to_axi_interconnect_2_RLAST <= M08_AXI_rlast;
  m08_couplers_to_axi_interconnect_2_RRESP <= M08_AXI_rresp;
  m08_couplers_to_axi_interconnect_2_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_axi_interconnect_2_WREADY <= M08_AXI_wready;
  m09_couplers_to_axi_interconnect_2_ARREADY <= M09_AXI_arready;
  m09_couplers_to_axi_interconnect_2_AWREADY <= M09_AXI_awready;
  m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_axi_interconnect_2_WREADY <= M09_AXI_wready;
  m10_couplers_to_axi_interconnect_2_ARREADY <= M10_AXI_arready;
  m10_couplers_to_axi_interconnect_2_AWREADY <= M10_AXI_awready;
  m10_couplers_to_axi_interconnect_2_BRESP <= M10_AXI_bresp;
  m10_couplers_to_axi_interconnect_2_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_axi_interconnect_2_RDATA <= M10_AXI_rdata;
  m10_couplers_to_axi_interconnect_2_RLAST <= M10_AXI_rlast;
  m10_couplers_to_axi_interconnect_2_RRESP <= M10_AXI_rresp;
  m10_couplers_to_axi_interconnect_2_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_axi_interconnect_2_WREADY <= M10_AXI_wready;
  m11_couplers_to_axi_interconnect_2_ARREADY <= M11_AXI_arready;
  m11_couplers_to_axi_interconnect_2_AWREADY <= M11_AXI_awready;
  m11_couplers_to_axi_interconnect_2_BRESP <= M11_AXI_bresp;
  m11_couplers_to_axi_interconnect_2_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_axi_interconnect_2_RDATA <= M11_AXI_rdata;
  m11_couplers_to_axi_interconnect_2_RLAST <= M11_AXI_rlast;
  m11_couplers_to_axi_interconnect_2_RRESP <= M11_AXI_rresp;
  m11_couplers_to_axi_interconnect_2_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_axi_interconnect_2_WREADY <= M11_AXI_wready;
  m12_couplers_to_axi_interconnect_2_ARREADY <= M12_AXI_arready;
  m12_couplers_to_axi_interconnect_2_AWREADY <= M12_AXI_awready;
  m12_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_axi_interconnect_2_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_axi_interconnect_2_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_axi_interconnect_2_WREADY <= M12_AXI_wready;
  m13_couplers_to_axi_interconnect_2_ARREADY <= M13_AXI_arready;
  m13_couplers_to_axi_interconnect_2_AWREADY <= M13_AXI_awready;
  m13_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_axi_interconnect_2_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_axi_interconnect_2_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_axi_interconnect_2_WREADY <= M13_AXI_wready;
  m14_couplers_to_axi_interconnect_2_ARREADY <= M14_AXI_arready;
  m14_couplers_to_axi_interconnect_2_AWREADY <= M14_AXI_awready;
  m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_axi_interconnect_2_WREADY <= M14_AXI_wready;
  m15_couplers_to_axi_interconnect_2_ARREADY <= M15_AXI_arready;
  m15_couplers_to_axi_interconnect_2_AWREADY <= M15_AXI_awready;
  m15_couplers_to_axi_interconnect_2_BRESP <= M15_AXI_bresp;
  m15_couplers_to_axi_interconnect_2_BVALID <= M15_AXI_bvalid;
  m15_couplers_to_axi_interconnect_2_RDATA <= M15_AXI_rdata;
  m15_couplers_to_axi_interconnect_2_RLAST <= M15_AXI_rlast;
  m15_couplers_to_axi_interconnect_2_RRESP <= M15_AXI_rresp;
  m15_couplers_to_axi_interconnect_2_RVALID <= M15_AXI_rvalid;
  m15_couplers_to_axi_interconnect_2_WREADY <= M15_AXI_wready;
  m16_couplers_to_axi_interconnect_2_ARREADY <= M16_AXI_arready;
  m16_couplers_to_axi_interconnect_2_AWREADY <= M16_AXI_awready;
  m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_BVALID <= M16_AXI_bvalid;
  m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_RVALID <= M16_AXI_rvalid;
  m16_couplers_to_axi_interconnect_2_WREADY <= M16_AXI_wready;
  m17_couplers_to_axi_interconnect_2_ARREADY <= M17_AXI_arready;
  m17_couplers_to_axi_interconnect_2_AWREADY <= M17_AXI_awready;
  m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_BVALID <= M17_AXI_bvalid;
  m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_RVALID <= M17_AXI_rvalid;
  m17_couplers_to_axi_interconnect_2_WREADY <= M17_AXI_wready;
  m18_couplers_to_axi_interconnect_2_ARREADY <= M18_AXI_arready;
  m18_couplers_to_axi_interconnect_2_AWREADY <= M18_AXI_awready;
  m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_BVALID <= M18_AXI_bvalid;
  m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_RVALID <= M18_AXI_rvalid;
  m18_couplers_to_axi_interconnect_2_WREADY <= M18_AXI_wready;
  m19_couplers_to_axi_interconnect_2_ARREADY <= M19_AXI_arready;
  m19_couplers_to_axi_interconnect_2_AWREADY <= M19_AXI_awready;
  m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_BVALID <= M19_AXI_bvalid;
  m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_RVALID <= M19_AXI_rvalid;
  m19_couplers_to_axi_interconnect_2_WREADY <= M19_AXI_wready;
  m20_couplers_to_axi_interconnect_2_ARREADY <= M20_AXI_arready;
  m20_couplers_to_axi_interconnect_2_AWREADY <= M20_AXI_awready;
  m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_BVALID <= M20_AXI_bvalid;
  m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_RVALID <= M20_AXI_rvalid;
  m20_couplers_to_axi_interconnect_2_WREADY <= M20_AXI_wready;
  m21_couplers_to_axi_interconnect_2_ARREADY <= M21_AXI_arready;
  m21_couplers_to_axi_interconnect_2_AWREADY <= M21_AXI_awready;
  m21_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M21_AXI_bresp(1 downto 0);
  m21_couplers_to_axi_interconnect_2_BVALID <= M21_AXI_bvalid;
  m21_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M21_AXI_rdata(31 downto 0);
  m21_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M21_AXI_rresp(1 downto 0);
  m21_couplers_to_axi_interconnect_2_RVALID <= M21_AXI_rvalid;
  m21_couplers_to_axi_interconnect_2_WREADY <= M21_AXI_wready;
i00_couplers: entity work.i00_couplers_imp_1LD3TAF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arready => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arvalid => i00_couplers_to_tier2_xbar_0_ARVALID,
      M_AXI_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awready => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awvalid => i00_couplers_to_tier2_xbar_0_AWVALID,
      M_AXI_bready => i00_couplers_to_tier2_xbar_0_BREADY,
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      M_AXI_rready => i00_couplers_to_tier2_xbar_0_RREADY,
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      M_AXI_wready => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      M_AXI_wvalid => i00_couplers_to_tier2_xbar_0_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_i00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_i00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_i00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_i00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_i00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => xbar_to_i00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_i00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => xbar_to_i00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_i00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_i00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_i00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_i00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_i00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => xbar_to_i00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_i00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => xbar_to_i00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_i00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_i00_couplers_RDATA(127 downto 0),
      S_AXI_rlast => xbar_to_i00_couplers_RLAST,
      S_AXI_rready => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_i00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_i00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => xbar_to_i00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_i00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_i00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_9EVBOM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_ARLEN(7 downto 0),
      M_AXI_arlock(0) => i01_couplers_to_tier2_xbar_1_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARQOS(3 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => i01_couplers_to_tier2_xbar_1_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_AWLEN(7 downto 0),
      M_AXI_awlock(0) => i01_couplers_to_tier2_xbar_1_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWQOS(3 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => i01_couplers_to_tier2_xbar_1_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(127 downto 0),
      M_AXI_rlast(0) => i01_couplers_to_tier2_xbar_1_RLAST(0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(127 downto 0),
      M_AXI_wlast(0) => i01_couplers_to_tier2_xbar_1_WLAST(0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(15 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_i01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_i01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => xbar_to_i01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_i01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_i01_couplers_ARQOS(7 downto 4),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_i01_couplers_ARSIZE(5 downto 3),
      S_AXI_aruser(15 downto 0) => xbar_to_i01_couplers_ARUSER(31 downto 16),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_i01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_i01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => xbar_to_i01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_i01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_i01_couplers_AWQOS(7 downto 4),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_i01_couplers_AWSIZE(5 downto 3),
      S_AXI_awuser(15 downto 0) => xbar_to_i01_couplers_AWUSER(31 downto 16),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_i01_couplers_RDATA(127 downto 0),
      S_AXI_rlast(0) => xbar_to_i01_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_i01_couplers_WDATA(255 downto 128),
      S_AXI_wlast(0) => xbar_to_i01_couplers_WLAST(1),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_i01_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_1KFUHL0
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arready => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arvalid => i02_couplers_to_tier2_xbar_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awready => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awvalid => i02_couplers_to_tier2_xbar_2_AWVALID,
      M_AXI_bready => i02_couplers_to_tier2_xbar_2_BREADY,
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      M_AXI_rready => i02_couplers_to_tier2_xbar_2_RREADY,
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      M_AXI_wready => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      M_AXI_wvalid => i02_couplers_to_tier2_xbar_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_i02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_i02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => xbar_to_i02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_i02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_i02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_i02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_i02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_i02_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_i02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_i02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => xbar_to_i02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_i02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_i02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_i02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_i02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_i02_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_i02_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => xbar_to_i02_couplers_RDATA(127 downto 0),
      S_AXI_rlast => xbar_to_i02_couplers_RLAST,
      S_AXI_rready => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_i02_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => xbar_to_i02_couplers_WDATA(383 downto 256),
      S_AXI_wlast => xbar_to_i02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_i02_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => xbar_to_i02_couplers_WSTRB(47 downto 32),
      S_AXI_wvalid => xbar_to_i02_couplers_WVALID(2)
    );
m00_couplers: entity work.m00_couplers_imp_ZLTC2M
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m00_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m00_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m00_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m00_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m00_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_0_to_m00_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_0_to_m00_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_0_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_USSMNZ
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m01_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_2_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_2_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => m01_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_2_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_2_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_2_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arready(0) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awready(0) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_111SWKD
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m02_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m02_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m02_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m02_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m02_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_0_to_m02_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_0_to_m02_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_0_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_TN4O58
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m03_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m03_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m03_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_0_to_m03_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_0_to_m03_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_0_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_12U8LEG
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m04_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m04_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m04_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m04_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m04_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_0_to_m04_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_0_to_m04_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_0_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_RXI115
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m05_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m05_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m05_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m05_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m05_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m05_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m05_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_0_to_m05_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_0_to_m05_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_0_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_13G8PNF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m06_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m06_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m06_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m06_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m06_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arready => tier2_xbar_0_to_m06_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awready => tier2_xbar_0_to_m06_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_0_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_R1SY7U
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m07_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m07_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m07_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m07_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m07_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m07_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m07_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m07_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m07_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m07_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m07_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m07_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m07_couplers_ARADDR(319 downto 280),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arready => tier2_xbar_0_to_m07_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m07_couplers_AWADDR(319 downto 280),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awready => tier2_xbar_0_to_m07_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m07_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m07_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready => tier2_xbar_0_to_m07_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_15WDQVM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m08_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m08_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m08_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m08_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m08_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m08_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m08_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m08_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m08_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m08_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m08_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m08_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m08_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m08_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m08_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m08_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m08_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m08_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m08_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m08_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m08_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m08_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m08_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m08_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m08_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m08_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m08_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m08_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m08_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m08_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m08_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m08_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m08_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m08_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m08_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m08_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m08_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m08_couplers_ARADDR(0),
      S_AXI_arburst => tier2_xbar_1_to_m08_couplers_ARBURST(0),
      S_AXI_arcache => tier2_xbar_1_to_m08_couplers_ARCACHE(0),
      S_AXI_arlen => tier2_xbar_1_to_m08_couplers_ARLEN(0),
      S_AXI_arlock => tier2_xbar_1_to_m08_couplers_ARLOCK(0),
      S_AXI_arprot => tier2_xbar_1_to_m08_couplers_ARPROT(0),
      S_AXI_arqos => tier2_xbar_1_to_m08_couplers_ARQOS(0),
      S_AXI_arready => tier2_xbar_1_to_m08_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m08_couplers_ARREGION(0),
      S_AXI_arsize => tier2_xbar_1_to_m08_couplers_ARSIZE(0),
      S_AXI_aruser => tier2_xbar_1_to_m08_couplers_ARUSER(0),
      S_AXI_arvalid => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr => tier2_xbar_1_to_m08_couplers_AWADDR(0),
      S_AXI_awburst => tier2_xbar_1_to_m08_couplers_AWBURST(0),
      S_AXI_awcache => tier2_xbar_1_to_m08_couplers_AWCACHE(0),
      S_AXI_awlen => tier2_xbar_1_to_m08_couplers_AWLEN(0),
      S_AXI_awlock => tier2_xbar_1_to_m08_couplers_AWLOCK(0),
      S_AXI_awprot => tier2_xbar_1_to_m08_couplers_AWPROT(0),
      S_AXI_awqos => tier2_xbar_1_to_m08_couplers_AWQOS(0),
      S_AXI_awready => tier2_xbar_1_to_m08_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m08_couplers_AWREGION(0),
      S_AXI_awsize => tier2_xbar_1_to_m08_couplers_AWSIZE(0),
      S_AXI_awuser => tier2_xbar_1_to_m08_couplers_AWUSER(0),
      S_AXI_awvalid => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp => tier2_xbar_1_to_m08_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m08_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m08_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m08_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp => tier2_xbar_1_to_m08_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m08_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m08_couplers_WDATA(0),
      S_AXI_wlast => tier2_xbar_1_to_m08_couplers_WLAST(0),
      S_AXI_wready => tier2_xbar_1_to_m08_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m08_couplers_WSTRB(0),
      S_AXI_wvalid => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_XDSI43
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m09_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m09_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m09_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m09_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m09_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m09_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m09_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => tier2_xbar_1_to_m09_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARQOS(7 downto 4),
      S_AXI_arready => tier2_xbar_1_to_m09_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m09_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m09_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m09_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => tier2_xbar_1_to_m09_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWQOS(7 downto 4),
      S_AXI_awready => tier2_xbar_1_to_m09_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m09_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m09_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m09_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m09_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(255 downto 128),
      S_AXI_wlast => tier2_xbar_1_to_m09_couplers_WLAST(1),
      S_AXI_wready => tier2_xbar_1_to_m09_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(31 downto 16),
      S_AXI_wvalid => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_OBXBEU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m10_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m10_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m10_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m10_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m10_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m10_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m10_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m10_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m10_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m10_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m10_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m10_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m10_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m10_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m10_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m10_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m10_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m10_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m10_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m10_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m10_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m10_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m10_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m10_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m10_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m10_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m10_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m10_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m10_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m10_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m10_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m10_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m10_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m10_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m10_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m10_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m10_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m10_couplers_ARADDR(80),
      S_AXI_arburst => tier2_xbar_1_to_m10_couplers_ARBURST(4),
      S_AXI_arcache => tier2_xbar_1_to_m10_couplers_ARCACHE(8),
      S_AXI_arlen => tier2_xbar_1_to_m10_couplers_ARLEN(16),
      S_AXI_arlock => tier2_xbar_1_to_m10_couplers_ARLOCK(2),
      S_AXI_arprot => tier2_xbar_1_to_m10_couplers_ARPROT(6),
      S_AXI_arqos => tier2_xbar_1_to_m10_couplers_ARQOS(8),
      S_AXI_arready => tier2_xbar_1_to_m10_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m10_couplers_ARREGION(8),
      S_AXI_arsize => tier2_xbar_1_to_m10_couplers_ARSIZE(6),
      S_AXI_aruser => tier2_xbar_1_to_m10_couplers_ARUSER(32),
      S_AXI_arvalid => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr => tier2_xbar_1_to_m10_couplers_AWADDR(80),
      S_AXI_awburst => tier2_xbar_1_to_m10_couplers_AWBURST(4),
      S_AXI_awcache => tier2_xbar_1_to_m10_couplers_AWCACHE(8),
      S_AXI_awlen => tier2_xbar_1_to_m10_couplers_AWLEN(16),
      S_AXI_awlock => tier2_xbar_1_to_m10_couplers_AWLOCK(2),
      S_AXI_awprot => tier2_xbar_1_to_m10_couplers_AWPROT(6),
      S_AXI_awqos => tier2_xbar_1_to_m10_couplers_AWQOS(8),
      S_AXI_awready => tier2_xbar_1_to_m10_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m10_couplers_AWREGION(8),
      S_AXI_awsize => tier2_xbar_1_to_m10_couplers_AWSIZE(6),
      S_AXI_awuser => tier2_xbar_1_to_m10_couplers_AWUSER(32),
      S_AXI_awvalid => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp => tier2_xbar_1_to_m10_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m10_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m10_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m10_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp => tier2_xbar_1_to_m10_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m10_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m10_couplers_WDATA(256),
      S_AXI_wlast => tier2_xbar_1_to_m10_couplers_WLAST(2),
      S_AXI_wready => tier2_xbar_1_to_m10_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m10_couplers_WSTRB(32),
      S_AXI_wvalid => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_1FAT59J
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m11_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m11_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m11_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m11_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m11_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m11_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m11_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m11_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m11_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m11_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m11_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m11_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m11_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m11_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m11_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m11_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m11_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m11_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m11_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m11_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m11_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m11_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m11_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m11_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m11_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m11_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m11_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m11_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m11_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m11_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m11_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m11_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m11_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m11_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m11_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m11_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m11_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m11_couplers_ARADDR(120),
      S_AXI_arburst => tier2_xbar_1_to_m11_couplers_ARBURST(6),
      S_AXI_arcache => tier2_xbar_1_to_m11_couplers_ARCACHE(12),
      S_AXI_arlen => tier2_xbar_1_to_m11_couplers_ARLEN(24),
      S_AXI_arlock => tier2_xbar_1_to_m11_couplers_ARLOCK(3),
      S_AXI_arprot => tier2_xbar_1_to_m11_couplers_ARPROT(9),
      S_AXI_arqos => tier2_xbar_1_to_m11_couplers_ARQOS(12),
      S_AXI_arready => tier2_xbar_1_to_m11_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m11_couplers_ARREGION(12),
      S_AXI_arsize => tier2_xbar_1_to_m11_couplers_ARSIZE(9),
      S_AXI_aruser => tier2_xbar_1_to_m11_couplers_ARUSER(48),
      S_AXI_arvalid => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr => tier2_xbar_1_to_m11_couplers_AWADDR(120),
      S_AXI_awburst => tier2_xbar_1_to_m11_couplers_AWBURST(6),
      S_AXI_awcache => tier2_xbar_1_to_m11_couplers_AWCACHE(12),
      S_AXI_awlen => tier2_xbar_1_to_m11_couplers_AWLEN(24),
      S_AXI_awlock => tier2_xbar_1_to_m11_couplers_AWLOCK(3),
      S_AXI_awprot => tier2_xbar_1_to_m11_couplers_AWPROT(9),
      S_AXI_awqos => tier2_xbar_1_to_m11_couplers_AWQOS(12),
      S_AXI_awready => tier2_xbar_1_to_m11_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m11_couplers_AWREGION(12),
      S_AXI_awsize => tier2_xbar_1_to_m11_couplers_AWSIZE(9),
      S_AXI_awuser => tier2_xbar_1_to_m11_couplers_AWUSER(48),
      S_AXI_awvalid => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp => tier2_xbar_1_to_m11_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m11_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m11_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m11_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp => tier2_xbar_1_to_m11_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m11_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m11_couplers_WDATA(384),
      S_AXI_wlast => tier2_xbar_1_to_m11_couplers_WLAST(3),
      S_AXI_wready => tier2_xbar_1_to_m11_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m11_couplers_WSTRB(48),
      S_AXI_wvalid => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_MV15DX
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m12_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m12_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m12_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m12_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m12_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m12_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m12_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m12_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m12_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m12_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m12_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m12_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m12_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m12_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m12_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m12_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m12_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m12_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m12_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m12_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m12_couplers_ARCACHE(19 downto 16),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m12_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => tier2_xbar_1_to_m12_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m12_couplers_ARQOS(19 downto 16),
      S_AXI_arready => tier2_xbar_1_to_m12_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m12_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m12_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m12_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m12_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m12_couplers_AWCACHE(19 downto 16),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m12_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => tier2_xbar_1_to_m12_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m12_couplers_AWQOS(19 downto 16),
      S_AXI_awready => tier2_xbar_1_to_m12_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m12_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m12_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m12_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m12_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m12_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m12_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m12_couplers_WDATA(639 downto 512),
      S_AXI_wlast => tier2_xbar_1_to_m12_couplers_WLAST(4),
      S_AXI_wready => tier2_xbar_1_to_m12_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m12_couplers_WSTRB(79 downto 64),
      S_AXI_wvalid => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_1GI1QHW
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m13_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m13_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m13_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m13_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m13_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m13_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m13_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m13_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m13_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m13_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m13_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m13_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m13_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m13_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m13_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m13_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m13_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m13_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m13_couplers_ARADDR(239 downto 200),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m13_couplers_ARBURST(11 downto 10),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m13_couplers_ARCACHE(23 downto 20),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m13_couplers_ARLEN(47 downto 40),
      S_AXI_arlock(0) => tier2_xbar_1_to_m13_couplers_ARLOCK(5),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m13_couplers_ARQOS(23 downto 20),
      S_AXI_arready => tier2_xbar_1_to_m13_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m13_couplers_ARREGION(23 downto 20),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m13_couplers_ARSIZE(17 downto 15),
      S_AXI_arvalid => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m13_couplers_AWADDR(239 downto 200),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m13_couplers_AWBURST(11 downto 10),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m13_couplers_AWCACHE(23 downto 20),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m13_couplers_AWLEN(47 downto 40),
      S_AXI_awlock(0) => tier2_xbar_1_to_m13_couplers_AWLOCK(5),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m13_couplers_AWQOS(23 downto 20),
      S_AXI_awready => tier2_xbar_1_to_m13_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m13_couplers_AWREGION(23 downto 20),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m13_couplers_AWSIZE(17 downto 15),
      S_AXI_awvalid => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m13_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m13_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m13_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m13_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m13_couplers_WDATA(767 downto 640),
      S_AXI_wlast => tier2_xbar_1_to_m13_couplers_WLAST(5),
      S_AXI_wready => tier2_xbar_1_to_m13_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m13_couplers_WSTRB(95 downto 80),
      S_AXI_wvalid => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_PJYXA8
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m14_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m14_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m14_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m14_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m14_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => tier2_xbar_1_to_m14_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARCACHE(27 downto 24),
      S_AXI_arlen(7 downto 0) => tier2_xbar_1_to_m14_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => tier2_xbar_1_to_m14_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARQOS(27 downto 24),
      S_AXI_arready => tier2_xbar_1_to_m14_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => tier2_xbar_1_to_m14_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => tier2_xbar_1_to_m14_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWCACHE(27 downto 24),
      S_AXI_awlen(7 downto 0) => tier2_xbar_1_to_m14_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => tier2_xbar_1_to_m14_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWQOS(27 downto 24),
      S_AXI_awready => tier2_xbar_1_to_m14_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => tier2_xbar_1_to_m14_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m14_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(127 downto 0),
      S_AXI_rlast => tier2_xbar_1_to_m14_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m14_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(895 downto 768),
      S_AXI_wlast => tier2_xbar_1_to_m14_couplers_WLAST(6),
      S_AXI_wready => tier2_xbar_1_to_m14_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(111 downto 96),
      S_AXI_wvalid => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_1DQX7MP
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr => m15_couplers_to_axi_interconnect_2_ARADDR,
      M_AXI_arburst => m15_couplers_to_axi_interconnect_2_ARBURST,
      M_AXI_arcache => m15_couplers_to_axi_interconnect_2_ARCACHE,
      M_AXI_arlen => m15_couplers_to_axi_interconnect_2_ARLEN,
      M_AXI_arlock => m15_couplers_to_axi_interconnect_2_ARLOCK,
      M_AXI_arprot => m15_couplers_to_axi_interconnect_2_ARPROT,
      M_AXI_arqos => m15_couplers_to_axi_interconnect_2_ARQOS,
      M_AXI_arready => m15_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arregion => m15_couplers_to_axi_interconnect_2_ARREGION,
      M_AXI_arsize => m15_couplers_to_axi_interconnect_2_ARSIZE,
      M_AXI_aruser => m15_couplers_to_axi_interconnect_2_ARUSER,
      M_AXI_arvalid => m15_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr => m15_couplers_to_axi_interconnect_2_AWADDR,
      M_AXI_awburst => m15_couplers_to_axi_interconnect_2_AWBURST,
      M_AXI_awcache => m15_couplers_to_axi_interconnect_2_AWCACHE,
      M_AXI_awlen => m15_couplers_to_axi_interconnect_2_AWLEN,
      M_AXI_awlock => m15_couplers_to_axi_interconnect_2_AWLOCK,
      M_AXI_awprot => m15_couplers_to_axi_interconnect_2_AWPROT,
      M_AXI_awqos => m15_couplers_to_axi_interconnect_2_AWQOS,
      M_AXI_awready => m15_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awregion => m15_couplers_to_axi_interconnect_2_AWREGION,
      M_AXI_awsize => m15_couplers_to_axi_interconnect_2_AWSIZE,
      M_AXI_awuser => m15_couplers_to_axi_interconnect_2_AWUSER,
      M_AXI_awvalid => m15_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m15_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp => m15_couplers_to_axi_interconnect_2_BRESP,
      M_AXI_bvalid => m15_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata => m15_couplers_to_axi_interconnect_2_RDATA,
      M_AXI_rlast => m15_couplers_to_axi_interconnect_2_RLAST,
      M_AXI_rready => m15_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp => m15_couplers_to_axi_interconnect_2_RRESP,
      M_AXI_rvalid => m15_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata => m15_couplers_to_axi_interconnect_2_WDATA,
      M_AXI_wlast => m15_couplers_to_axi_interconnect_2_WLAST,
      M_AXI_wready => m15_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb => m15_couplers_to_axi_interconnect_2_WSTRB,
      M_AXI_wvalid => m15_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr => tier2_xbar_1_to_m15_couplers_ARADDR(280),
      S_AXI_arburst => tier2_xbar_1_to_m15_couplers_ARBURST(14),
      S_AXI_arcache => tier2_xbar_1_to_m15_couplers_ARCACHE(28),
      S_AXI_arlen => tier2_xbar_1_to_m15_couplers_ARLEN(56),
      S_AXI_arlock => tier2_xbar_1_to_m15_couplers_ARLOCK(7),
      S_AXI_arprot => tier2_xbar_1_to_m15_couplers_ARPROT(21),
      S_AXI_arqos => tier2_xbar_1_to_m15_couplers_ARQOS(28),
      S_AXI_arready => tier2_xbar_1_to_m15_couplers_ARREADY,
      S_AXI_arregion => tier2_xbar_1_to_m15_couplers_ARREGION(28),
      S_AXI_arsize => tier2_xbar_1_to_m15_couplers_ARSIZE(21),
      S_AXI_aruser => tier2_xbar_1_to_m15_couplers_ARUSER(112),
      S_AXI_arvalid => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr => tier2_xbar_1_to_m15_couplers_AWADDR(280),
      S_AXI_awburst => tier2_xbar_1_to_m15_couplers_AWBURST(14),
      S_AXI_awcache => tier2_xbar_1_to_m15_couplers_AWCACHE(28),
      S_AXI_awlen => tier2_xbar_1_to_m15_couplers_AWLEN(56),
      S_AXI_awlock => tier2_xbar_1_to_m15_couplers_AWLOCK(7),
      S_AXI_awprot => tier2_xbar_1_to_m15_couplers_AWPROT(21),
      S_AXI_awqos => tier2_xbar_1_to_m15_couplers_AWQOS(28),
      S_AXI_awready => tier2_xbar_1_to_m15_couplers_AWREADY,
      S_AXI_awregion => tier2_xbar_1_to_m15_couplers_AWREGION(28),
      S_AXI_awsize => tier2_xbar_1_to_m15_couplers_AWSIZE(21),
      S_AXI_awuser => tier2_xbar_1_to_m15_couplers_AWUSER(112),
      S_AXI_awvalid => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp => tier2_xbar_1_to_m15_couplers_BRESP,
      S_AXI_bvalid => tier2_xbar_1_to_m15_couplers_BVALID,
      S_AXI_rdata => tier2_xbar_1_to_m15_couplers_RDATA,
      S_AXI_rlast => tier2_xbar_1_to_m15_couplers_RLAST,
      S_AXI_rready => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp => tier2_xbar_1_to_m15_couplers_RRESP,
      S_AXI_rvalid => tier2_xbar_1_to_m15_couplers_RVALID,
      S_AXI_wdata => tier2_xbar_1_to_m15_couplers_WDATA(896),
      S_AXI_wlast => tier2_xbar_1_to_m15_couplers_WLAST(7),
      S_AXI_wready => tier2_xbar_1_to_m15_couplers_WREADY,
      S_AXI_wstrb => tier2_xbar_1_to_m15_couplers_WSTRB(112),
      S_AXI_wvalid => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_OX0VB7
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m16_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m16_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m16_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m16_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m16_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m16_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m16_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m16_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m16_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m16_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_2_to_m16_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_2_to_m16_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m16_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m16_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_2_to_m16_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_1EO5HSY
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m17_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m17_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m17_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m17_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m17_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m17_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m17_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m17_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m17_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m17_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      S_AXI_arready => tier2_xbar_2_to_m17_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      S_AXI_awready => tier2_xbar_2_to_m17_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m17_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m17_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_2_to_m17_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_I01LVU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m18_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m18_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m18_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m18_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m18_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m18_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m18_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m18_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m18_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m18_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_2_to_m18_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_2_to_m18_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m18_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m18_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_2_to_m18_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_1CQZ4KR
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m19_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m19_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m19_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m19_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m19_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m19_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m19_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m19_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m19_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m19_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_2_to_m19_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_2_to_m19_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m19_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m19_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_2_to_m19_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_1VYA4Z3
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m20_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m20_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m20_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m20_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m20_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m20_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m20_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m20_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m20_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m20_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_2_to_m20_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_2_to_m20_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m20_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m20_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_2_to_m20_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
m21_couplers: entity work.m21_couplers_imp_7ORK9A
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m21_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m21_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m21_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m21_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m21_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m21_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m21_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m21_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m21_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m21_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m21_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m21_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m21_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m21_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m21_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m21_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m21_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m21_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m21_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m21_couplers_ARADDR(239 downto 200),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_2_to_m21_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m21_couplers_AWADDR(239 downto 200),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_2_to_m21_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_2_to_m21_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m21_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m21_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m21_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_2_to_m21_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_2_to_m21_couplers_WVALID(5)
    );
s00_couplers: entity work.s00_couplers_imp_XOWISC
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      M_AXI_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      M_AXI_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      M_AXI_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => axi_interconnect_2_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => axi_interconnect_2_to_s00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => axi_interconnect_2_to_s00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => axi_interconnect_2_to_s00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid(0) => axi_interconnect_2_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => axi_interconnect_2_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => axi_interconnect_2_to_s00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => axi_interconnect_2_to_s00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => axi_interconnect_2_to_s00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid(0) => axi_interconnect_2_to_s00_couplers_AWVALID(0),
      S_AXI_bid(15 downto 0) => axi_interconnect_2_to_s00_couplers_BID(15 downto 0),
      S_AXI_bready(0) => axi_interconnect_2_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => axi_interconnect_2_to_s00_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => axi_interconnect_2_to_s00_couplers_RID(15 downto 0),
      S_AXI_rlast(0) => axi_interconnect_2_to_s00_couplers_RLAST(0),
      S_AXI_rready(0) => axi_interconnect_2_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => axi_interconnect_2_to_s00_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0),
      S_AXI_wlast(0) => axi_interconnect_2_to_s00_couplers_WLAST(0),
      S_AXI_wready(0) => axi_interconnect_2_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid(0) => axi_interconnect_2_to_s00_couplers_WVALID(0)
    );
tier2_xbar_0: component design_1_tier2_xbar_0_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY,
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_0_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY,
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID,
      m_axi_rdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID,
      m_axi_wdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY,
      m_axi_wstrb(31 downto 28) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_0_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID,
      s_axi_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID,
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY,
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY,
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID
    );
tier2_xbar_1: component design_1_tier2_xbar_1_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(39 downto 0),
      m_axi_arburst(15 downto 14) => tier2_xbar_1_to_m15_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => tier2_xbar_1_to_m14_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => tier2_xbar_1_to_m13_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => tier2_xbar_1_to_m12_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => tier2_xbar_1_to_m11_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => tier2_xbar_1_to_m10_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => tier2_xbar_1_to_m09_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_ARBURST(1 downto 0),
      m_axi_arcache(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(63 downto 56) => tier2_xbar_1_to_m15_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => tier2_xbar_1_to_m14_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => tier2_xbar_1_to_m13_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => tier2_xbar_1_to_m12_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => tier2_xbar_1_to_m11_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => tier2_xbar_1_to_m10_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => tier2_xbar_1_to_m09_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_ARLEN(7 downto 0),
      m_axi_arlock(7) => tier2_xbar_1_to_m15_couplers_ARLOCK(7),
      m_axi_arlock(6) => tier2_xbar_1_to_m14_couplers_ARLOCK(6),
      m_axi_arlock(5) => tier2_xbar_1_to_m13_couplers_ARLOCK(5),
      m_axi_arlock(4) => tier2_xbar_1_to_m12_couplers_ARLOCK(4),
      m_axi_arlock(3) => tier2_xbar_1_to_m11_couplers_ARLOCK(3),
      m_axi_arlock(2) => tier2_xbar_1_to_m10_couplers_ARLOCK(2),
      m_axi_arlock(1) => tier2_xbar_1_to_m09_couplers_ARLOCK(1),
      m_axi_arlock(0) => tier2_xbar_1_to_m08_couplers_ARLOCK(0),
      m_axi_arprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arqos(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARQOS(3 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY,
      m_axi_arregion(31 downto 28) => tier2_xbar_1_to_m15_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => tier2_xbar_1_to_m14_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => tier2_xbar_1_to_m13_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => tier2_xbar_1_to_m12_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => tier2_xbar_1_to_m11_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => tier2_xbar_1_to_m10_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => tier2_xbar_1_to_m09_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_ARREGION(3 downto 0),
      m_axi_arsize(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(127 downto 112) => tier2_xbar_1_to_m15_couplers_ARUSER(127 downto 112),
      m_axi_aruser(111 downto 64) => NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED(111 downto 64),
      m_axi_aruser(63 downto 48) => tier2_xbar_1_to_m11_couplers_ARUSER(63 downto 48),
      m_axi_aruser(47 downto 32) => tier2_xbar_1_to_m10_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 16) => NLW_tier2_xbar_1_m_axi_aruser_UNCONNECTED(31 downto 16),
      m_axi_aruser(15 downto 0) => tier2_xbar_1_to_m08_couplers_ARUSER(15 downto 0),
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(39 downto 0),
      m_axi_awburst(15 downto 14) => tier2_xbar_1_to_m15_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => tier2_xbar_1_to_m14_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => tier2_xbar_1_to_m13_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => tier2_xbar_1_to_m12_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => tier2_xbar_1_to_m11_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => tier2_xbar_1_to_m10_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => tier2_xbar_1_to_m09_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => tier2_xbar_1_to_m08_couplers_AWBURST(1 downto 0),
      m_axi_awcache(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(63 downto 56) => tier2_xbar_1_to_m15_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => tier2_xbar_1_to_m14_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => tier2_xbar_1_to_m13_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => tier2_xbar_1_to_m12_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => tier2_xbar_1_to_m11_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => tier2_xbar_1_to_m10_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => tier2_xbar_1_to_m09_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => tier2_xbar_1_to_m08_couplers_AWLEN(7 downto 0),
      m_axi_awlock(7) => tier2_xbar_1_to_m15_couplers_AWLOCK(7),
      m_axi_awlock(6) => tier2_xbar_1_to_m14_couplers_AWLOCK(6),
      m_axi_awlock(5) => tier2_xbar_1_to_m13_couplers_AWLOCK(5),
      m_axi_awlock(4) => tier2_xbar_1_to_m12_couplers_AWLOCK(4),
      m_axi_awlock(3) => tier2_xbar_1_to_m11_couplers_AWLOCK(3),
      m_axi_awlock(2) => tier2_xbar_1_to_m10_couplers_AWLOCK(2),
      m_axi_awlock(1) => tier2_xbar_1_to_m09_couplers_AWLOCK(1),
      m_axi_awlock(0) => tier2_xbar_1_to_m08_couplers_AWLOCK(0),
      m_axi_awprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awqos(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWQOS(3 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY,
      m_axi_awregion(31 downto 28) => tier2_xbar_1_to_m15_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => tier2_xbar_1_to_m14_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => tier2_xbar_1_to_m13_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => tier2_xbar_1_to_m12_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => tier2_xbar_1_to_m11_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => tier2_xbar_1_to_m10_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => tier2_xbar_1_to_m09_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => tier2_xbar_1_to_m08_couplers_AWREGION(3 downto 0),
      m_axi_awsize(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(127 downto 112) => tier2_xbar_1_to_m15_couplers_AWUSER(127 downto 112),
      m_axi_awuser(111 downto 64) => NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED(111 downto 64),
      m_axi_awuser(63 downto 48) => tier2_xbar_1_to_m11_couplers_AWUSER(63 downto 48),
      m_axi_awuser(47 downto 32) => tier2_xbar_1_to_m10_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 16) => NLW_tier2_xbar_1_m_axi_awuser_UNCONNECTED(31 downto 16),
      m_axi_awuser(15 downto 0) => tier2_xbar_1_to_m08_couplers_AWUSER(15 downto 0),
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15) => tier2_xbar_1_to_m15_couplers_BRESP,
      m_axi_bresp(14) => tier2_xbar_1_to_m15_couplers_BRESP,
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(7) => tier2_xbar_1_to_m11_couplers_BRESP,
      m_axi_bresp(6) => tier2_xbar_1_to_m11_couplers_BRESP,
      m_axi_bresp(5) => tier2_xbar_1_to_m10_couplers_BRESP,
      m_axi_bresp(4) => tier2_xbar_1_to_m10_couplers_BRESP,
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1) => tier2_xbar_1_to_m08_couplers_BRESP,
      m_axi_bresp(0) => tier2_xbar_1_to_m08_couplers_BRESP,
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID,
      m_axi_rdata(1023) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1022) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1021) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1020) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1019) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1018) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1017) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1016) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1015) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1014) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1013) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1012) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1011) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1010) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1009) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1008) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1007) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1006) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1005) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1004) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1003) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1002) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1001) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(1000) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(999) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(998) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(997) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(996) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(995) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(994) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(993) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(992) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(991) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(990) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(989) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(988) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(987) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(986) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(985) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(984) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(983) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(982) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(981) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(980) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(979) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(978) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(977) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(976) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(975) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(974) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(973) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(972) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(971) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(970) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(969) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(968) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(967) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(966) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(965) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(964) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(963) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(962) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(961) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(960) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(959) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(958) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(957) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(956) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(955) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(954) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(953) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(952) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(951) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(950) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(949) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(948) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(947) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(946) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(945) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(944) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(943) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(942) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(941) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(940) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(939) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(938) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(937) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(936) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(935) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(934) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(933) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(932) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(931) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(930) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(929) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(928) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(927) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(926) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(925) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(924) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(923) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(922) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(921) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(920) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(919) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(918) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(917) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(916) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(915) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(914) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(913) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(912) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(911) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(910) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(909) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(908) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(907) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(906) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(905) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(904) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(903) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(902) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(901) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(900) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(899) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(898) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(897) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(896) => tier2_xbar_1_to_m15_couplers_RDATA,
      m_axi_rdata(895 downto 768) => tier2_xbar_1_to_m14_couplers_RDATA(127 downto 0),
      m_axi_rdata(767 downto 640) => tier2_xbar_1_to_m13_couplers_RDATA(127 downto 0),
      m_axi_rdata(639 downto 512) => tier2_xbar_1_to_m12_couplers_RDATA(127 downto 0),
      m_axi_rdata(511) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(510) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(509) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(508) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(507) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(506) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(505) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(504) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(503) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(502) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(501) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(500) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(499) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(498) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(497) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(496) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(495) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(494) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(493) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(492) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(491) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(490) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(489) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(488) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(487) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(486) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(485) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(484) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(483) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(482) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(481) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(480) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(479) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(478) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(477) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(476) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(475) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(474) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(473) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(472) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(471) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(470) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(469) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(468) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(467) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(466) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(465) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(464) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(463) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(462) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(461) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(460) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(459) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(458) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(457) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(456) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(455) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(454) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(453) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(452) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(451) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(450) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(449) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(448) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(447) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(446) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(445) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(444) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(443) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(442) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(441) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(440) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(439) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(438) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(437) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(436) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(435) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(434) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(433) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(432) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(431) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(430) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(429) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(428) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(427) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(426) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(425) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(424) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(423) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(422) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(421) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(420) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(419) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(418) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(417) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(416) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(415) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(414) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(413) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(412) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(411) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(410) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(409) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(408) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(407) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(406) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(405) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(404) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(403) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(402) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(401) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(400) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(399) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(398) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(397) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(396) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(395) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(394) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(393) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(392) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(391) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(390) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(389) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(388) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(387) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(386) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(385) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(384) => tier2_xbar_1_to_m11_couplers_RDATA,
      m_axi_rdata(383) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(382) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(381) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(380) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(379) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(378) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(377) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(376) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(375) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(374) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(373) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(372) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(371) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(370) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(369) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(368) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(367) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(366) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(365) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(364) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(363) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(362) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(361) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(360) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(359) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(358) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(357) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(356) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(355) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(354) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(353) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(352) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(351) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(350) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(349) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(348) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(347) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(346) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(345) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(344) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(343) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(342) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(341) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(340) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(339) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(338) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(337) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(336) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(335) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(334) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(333) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(332) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(331) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(330) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(329) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(328) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(327) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(326) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(325) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(324) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(323) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(322) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(321) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(320) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(319) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(318) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(317) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(316) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(315) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(314) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(313) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(312) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(311) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(310) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(309) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(308) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(307) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(306) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(305) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(304) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(303) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(302) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(301) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(300) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(299) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(298) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(297) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(296) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(295) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(294) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(293) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(292) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(291) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(290) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(289) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(288) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(287) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(286) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(285) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(284) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(283) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(282) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(281) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(280) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(279) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(278) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(277) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(276) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(275) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(274) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(273) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(272) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(271) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(270) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(269) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(268) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(267) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(266) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(265) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(264) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(263) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(262) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(261) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(260) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(259) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(258) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(257) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(256) => tier2_xbar_1_to_m10_couplers_RDATA,
      m_axi_rdata(255 downto 128) => tier2_xbar_1_to_m09_couplers_RDATA(127 downto 0),
      m_axi_rdata(127) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(126) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(125) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(124) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(123) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(122) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(121) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(120) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(119) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(118) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(117) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(116) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(115) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(114) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(113) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(112) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(111) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(110) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(109) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(108) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(107) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(106) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(105) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(104) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(103) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(102) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(101) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(100) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(99) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(98) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(97) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(96) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(95) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(94) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(93) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(92) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(91) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(90) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(89) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(88) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(87) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(86) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(85) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(84) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(83) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(82) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(81) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(80) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(79) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(78) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(77) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(76) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(75) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(74) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(73) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(72) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(71) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(70) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(69) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(68) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(67) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(66) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(65) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(64) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(63) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(62) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(61) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(60) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(59) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(58) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(57) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(56) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(55) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(54) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(53) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(52) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(51) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(50) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(49) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(48) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(47) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(46) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(45) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(44) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(43) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(42) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(41) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(40) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(39) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(38) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(37) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(36) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(35) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(34) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(33) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(32) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(31) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(30) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(29) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(28) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(27) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(26) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(25) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(24) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(23) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(22) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(21) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(20) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(19) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(18) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(17) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(16) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(15) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(14) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(13) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(12) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(11) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(10) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(9) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(8) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(7) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(6) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(5) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(4) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(3) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(2) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(1) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rdata(0) => tier2_xbar_1_to_m08_couplers_RDATA,
      m_axi_rlast(7) => tier2_xbar_1_to_m15_couplers_RLAST,
      m_axi_rlast(6) => tier2_xbar_1_to_m14_couplers_RLAST,
      m_axi_rlast(5) => tier2_xbar_1_to_m13_couplers_RLAST,
      m_axi_rlast(4) => tier2_xbar_1_to_m12_couplers_RLAST,
      m_axi_rlast(3) => tier2_xbar_1_to_m11_couplers_RLAST,
      m_axi_rlast(2) => tier2_xbar_1_to_m10_couplers_RLAST,
      m_axi_rlast(1) => tier2_xbar_1_to_m09_couplers_RLAST,
      m_axi_rlast(0) => tier2_xbar_1_to_m08_couplers_RLAST,
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15) => tier2_xbar_1_to_m15_couplers_RRESP,
      m_axi_rresp(14) => tier2_xbar_1_to_m15_couplers_RRESP,
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(7) => tier2_xbar_1_to_m11_couplers_RRESP,
      m_axi_rresp(6) => tier2_xbar_1_to_m11_couplers_RRESP,
      m_axi_rresp(5) => tier2_xbar_1_to_m10_couplers_RRESP,
      m_axi_rresp(4) => tier2_xbar_1_to_m10_couplers_RRESP,
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1) => tier2_xbar_1_to_m08_couplers_RRESP,
      m_axi_rresp(0) => tier2_xbar_1_to_m08_couplers_RRESP,
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID,
      m_axi_wdata(1023 downto 896) => tier2_xbar_1_to_m15_couplers_WDATA(1023 downto 896),
      m_axi_wdata(895 downto 768) => tier2_xbar_1_to_m14_couplers_WDATA(895 downto 768),
      m_axi_wdata(767 downto 640) => tier2_xbar_1_to_m13_couplers_WDATA(767 downto 640),
      m_axi_wdata(639 downto 512) => tier2_xbar_1_to_m12_couplers_WDATA(639 downto 512),
      m_axi_wdata(511 downto 384) => tier2_xbar_1_to_m11_couplers_WDATA(511 downto 384),
      m_axi_wdata(383 downto 256) => tier2_xbar_1_to_m10_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => tier2_xbar_1_to_m09_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(127 downto 0),
      m_axi_wlast(7) => tier2_xbar_1_to_m15_couplers_WLAST(7),
      m_axi_wlast(6) => tier2_xbar_1_to_m14_couplers_WLAST(6),
      m_axi_wlast(5) => tier2_xbar_1_to_m13_couplers_WLAST(5),
      m_axi_wlast(4) => tier2_xbar_1_to_m12_couplers_WLAST(4),
      m_axi_wlast(3) => tier2_xbar_1_to_m11_couplers_WLAST(3),
      m_axi_wlast(2) => tier2_xbar_1_to_m10_couplers_WLAST(2),
      m_axi_wlast(1) => tier2_xbar_1_to_m09_couplers_WLAST(1),
      m_axi_wlast(0) => tier2_xbar_1_to_m08_couplers_WLAST(0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY,
      m_axi_wstrb(127 downto 112) => tier2_xbar_1_to_m15_couplers_WSTRB(127 downto 112),
      m_axi_wstrb(111 downto 96) => tier2_xbar_1_to_m14_couplers_WSTRB(111 downto 96),
      m_axi_wstrb(95 downto 80) => tier2_xbar_1_to_m13_couplers_WSTRB(95 downto 80),
      m_axi_wstrb(79 downto 64) => tier2_xbar_1_to_m12_couplers_WSTRB(79 downto 64),
      m_axi_wstrb(63 downto 48) => tier2_xbar_1_to_m11_couplers_WSTRB(63 downto 48),
      m_axi_wstrb(47 downto 32) => tier2_xbar_1_to_m10_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => tier2_xbar_1_to_m09_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => i01_couplers_to_tier2_xbar_1_ARLOCK(0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_ARQOS(3 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => i01_couplers_to_tier2_xbar_1_ARUSER(15 downto 0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => i01_couplers_to_tier2_xbar_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => i01_couplers_to_tier2_xbar_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => i01_couplers_to_tier2_xbar_1_AWLOCK(0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => i01_couplers_to_tier2_xbar_1_AWQOS(3 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awsize(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => i01_couplers_to_tier2_xbar_1_AWUSER(15 downto 0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(127 downto 0),
      s_axi_rlast(0) => i01_couplers_to_tier2_xbar_1_RLAST(0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(127 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(127 downto 0),
      s_axi_wlast(0) => i01_couplers_to_tier2_xbar_1_WLAST(0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(15 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(15 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component design_1_tier2_xbar_2_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      m_axi_arprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arready(5) => tier2_xbar_2_to_m21_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY,
      m_axi_arvalid(5) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      m_axi_awprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awready(5) => tier2_xbar_2_to_m21_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY,
      m_axi_awvalid(5) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(5) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(5) => tier2_xbar_2_to_m21_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID,
      m_axi_rdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready(5) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(5) => tier2_xbar_2_to_m21_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID,
      m_axi_wdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready(5) => tier2_xbar_2_to_m21_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY,
      m_axi_wstrb(23 downto 20) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(5) => tier2_xbar_2_to_m21_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID,
      s_axi_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID,
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY,
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY,
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID
    );
xbar: component design_1_xbar_3
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(119 downto 80) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(5 downto 4) => xbar_to_i02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_i01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_i00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(11 downto 8) => xbar_to_i02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_i01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_i00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(23 downto 16) => xbar_to_i02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_i01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_i00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(2) => xbar_to_i02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_i01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_i00_couplers_ARLOCK(0),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(11 downto 8) => xbar_to_i02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_i01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_i00_couplers_ARQOS(3 downto 0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY,
      m_axi_arregion(11 downto 8) => xbar_to_i02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => NLW_xbar_m_axi_arregion_UNCONNECTED(7 downto 4),
      m_axi_arregion(3 downto 0) => xbar_to_i00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(8 downto 6) => xbar_to_i02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_i01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_i00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(47 downto 32) => NLW_xbar_m_axi_aruser_UNCONNECTED(47 downto 32),
      m_axi_aruser(31 downto 16) => xbar_to_i01_couplers_ARUSER(31 downto 16),
      m_axi_aruser(15 downto 0) => NLW_xbar_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(119 downto 80) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(5 downto 4) => xbar_to_i02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_i01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_i00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(11 downto 8) => xbar_to_i02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_i01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_i00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(23 downto 16) => xbar_to_i02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_i01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_i00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(2) => xbar_to_i02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_i01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_i00_couplers_AWLOCK(0),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(11 downto 8) => xbar_to_i02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_i01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_i00_couplers_AWQOS(3 downto 0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY,
      m_axi_awregion(11 downto 8) => xbar_to_i02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => NLW_xbar_m_axi_awregion_UNCONNECTED(7 downto 4),
      m_axi_awregion(3 downto 0) => xbar_to_i00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(8 downto 6) => xbar_to_i02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_i01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_i00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(47 downto 32) => NLW_xbar_m_axi_awuser_UNCONNECTED(47 downto 32),
      m_axi_awuser(31 downto 16) => xbar_to_i01_couplers_AWUSER(31 downto 16),
      m_axi_awuser(15 downto 0) => NLW_xbar_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID,
      m_axi_rdata(383 downto 256) => xbar_to_i02_couplers_RDATA(127 downto 0),
      m_axi_rdata(255 downto 128) => xbar_to_i01_couplers_RDATA(127 downto 0),
      m_axi_rdata(127 downto 0) => xbar_to_i00_couplers_RDATA(127 downto 0),
      m_axi_rlast(2) => xbar_to_i02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_i01_couplers_RLAST(0),
      m_axi_rlast(0) => xbar_to_i00_couplers_RLAST,
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID,
      m_axi_wdata(383 downto 256) => xbar_to_i02_couplers_WDATA(383 downto 256),
      m_axi_wdata(255 downto 128) => xbar_to_i01_couplers_WDATA(255 downto 128),
      m_axi_wdata(127 downto 0) => xbar_to_i00_couplers_WDATA(127 downto 0),
      m_axi_wlast(2) => xbar_to_i02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_i01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_i00_couplers_WLAST(0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY,
      m_axi_wstrb(47 downto 32) => xbar_to_i02_couplers_WSTRB(47 downto 32),
      m_axi_wstrb(31 downto 16) => xbar_to_i01_couplers_WSTRB(31 downto 16),
      m_axi_wstrb(15 downto 0) => xbar_to_i00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_0_imp_UL56PH is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_0_imp_UL56PH;

architecture STRUCTURE of macro_channel_0_imp_UL56PH is
  component design_1_TX_Block_STA_0_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_STA_0_5;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M00_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TVALID : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M01_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TVALID : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  SLOT_0_AXIS1_tdata(255 downto 0) <= TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= TX_Block_STA_0_M01_AXIS_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= TX_Block_STA_0_M00_AXIS_TVALID;
  TX_Block_STA_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  TX_Block_STA_0_M01_AXIS_TREADY <= SLOT_0_AXIS1_tready;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_STA_0: component design_1_TX_Block_STA_0_5
     port map (
      aclk => dac_aclk_1,
      aresetn => soft_reset_dac_reset_soft(0),
      m00_axis_tdata(255 downto 0) => TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => TX_Block_STA_0_M00_AXIS_TREADY,
      m00_axis_tvalid => TX_Block_STA_0_M00_AXIS_TVALID,
      m01_axis_tdata(255 downto 0) => TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => TX_Block_STA_0_M01_AXIS_TREADY,
      m01_axis_tvalid => TX_Block_STA_0_M01_AXIS_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      send_pkt_i => send_pkt_i_1
    );
soft_reset: entity work.soft_reset_imp_14T9R88
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_1_imp_XND94M is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_1_imp_XND94M;

architecture STRUCTURE of macro_channel_1_imp_XND94M is
  component design_1_TX_Block_STA_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_STA_0_3;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M00_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TVALID : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M01_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TVALID : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  SLOT_0_AXIS2_tdata(255 downto 0) <= TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= TX_Block_STA_0_M00_AXIS_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= TX_Block_STA_0_M01_AXIS_TVALID;
  TX_Block_STA_0_M00_AXIS_TREADY <= SLOT_0_AXIS2_tready;
  TX_Block_STA_0_M01_AXIS_TREADY <= SLOT_0_AXIS3_tready;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_STA_0: component design_1_TX_Block_STA_0_3
     port map (
      aclk => dac_aclk_1,
      aresetn => soft_reset_dac_reset_soft(0),
      m00_axis_tdata(255 downto 0) => TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => TX_Block_STA_0_M00_AXIS_TREADY,
      m00_axis_tvalid => TX_Block_STA_0_M00_AXIS_TVALID,
      m01_axis_tdata(255 downto 0) => TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => TX_Block_STA_0_M01_AXIS_TREADY,
      m01_axis_tvalid => TX_Block_STA_0_M01_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      send_pkt_i => send_pkt_i_1
    );
soft_reset: entity work.soft_reset_imp_1WDMS0U
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_2_imp_HZ7GKZ is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC;
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_2_imp_HZ7GKZ;

architecture STRUCTURE of macro_channel_2_imp_HZ7GKZ is
  component design_1_TX_Block_STA_0_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_STA_0_4;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M00_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TVALID : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M01_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TVALID : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  SLOT_0_AXIS6_tdata(255 downto 0) <= TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= TX_Block_STA_0_M00_AXIS_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= TX_Block_STA_0_M01_AXIS_TVALID;
  TX_Block_STA_0_M00_AXIS_TREADY <= SLOT_0_AXIS6_tready;
  TX_Block_STA_0_M01_AXIS_TREADY <= SLOT_0_AXIS7_tready;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1 <= dac_clk_aresetn;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_STA_0: component design_1_TX_Block_STA_0_4
     port map (
      aclk => dac_aclk_1,
      aresetn => soft_reset_dac_reset_soft(0),
      m00_axis_tdata(255 downto 0) => TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => TX_Block_STA_0_M00_AXIS_TREADY,
      m00_axis_tvalid => TX_Block_STA_0_M00_AXIS_TVALID,
      m01_axis_tdata(255 downto 0) => TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => TX_Block_STA_0_M01_AXIS_TREADY,
      m01_axis_tvalid => TX_Block_STA_0_M01_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      send_pkt_i => send_pkt_i_1
    );
soft_reset: entity work.soft_reset_imp_OXHOYC
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1,
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_3_imp_OBW35C is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end macro_channel_3_imp_OBW35C;

architecture STRUCTURE of macro_channel_3_imp_OBW35C is
  component design_1_TX_Block_STA_0_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC
  );
  end component design_1_TX_Block_STA_0_2;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M00_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M00_AXIS_TVALID : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal TX_Block_STA_0_M01_AXIS_TREADY : STD_LOGIC;
  signal TX_Block_STA_0_M01_AXIS_TVALID : STD_LOGIC;
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Din_1(94 downto 0) <= Din(94 downto 0);
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  SLOT_0_AXIS4_tdata(255 downto 0) <= TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= TX_Block_STA_0_M00_AXIS_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= TX_Block_STA_0_M01_AXIS_TVALID;
  TX_Block_STA_0_M00_AXIS_TREADY <= SLOT_0_AXIS4_tready;
  TX_Block_STA_0_M01_AXIS_TREADY <= SLOT_0_AXIS5_tready;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  send_pkt_i_1 <= send_pkt_i;
TX_Block_STA_0: component design_1_TX_Block_STA_0_2
     port map (
      aclk => dac_aclk_1,
      aresetn => soft_reset_dac_reset_soft(0),
      m00_axis_tdata(255 downto 0) => TX_Block_STA_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m00_axis_tkeep_UNCONNECTED(31 downto 0),
      m00_axis_tlast => NLW_TX_Block_STA_0_m00_axis_tlast_UNCONNECTED,
      m00_axis_tready => TX_Block_STA_0_M00_AXIS_TREADY,
      m00_axis_tvalid => TX_Block_STA_0_M00_AXIS_TVALID,
      m01_axis_tdata(255 downto 0) => TX_Block_STA_0_M01_AXIS_TDATA(255 downto 0),
      m01_axis_tkeep(31 downto 0) => NLW_TX_Block_STA_0_m01_axis_tkeep_UNCONNECTED(31 downto 0),
      m01_axis_tlast => NLW_TX_Block_STA_0_m01_axis_tlast_UNCONNECTED,
      m01_axis_tready => TX_Block_STA_0_M01_AXIS_TREADY,
      m01_axis_tvalid => TX_Block_STA_0_M01_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => S00_AXI_1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s00_axi_arready => S00_AXI_1_ARREADY,
      s00_axi_arvalid => S00_AXI_1_ARVALID,
      s00_axi_awaddr(3 downto 0) => S00_AXI_1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s00_axi_awready => S00_AXI_1_AWREADY,
      s00_axi_awvalid => S00_AXI_1_AWVALID,
      s00_axi_bready => S00_AXI_1_BREADY,
      s00_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s00_axi_bvalid => S00_AXI_1_BVALID,
      s00_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s00_axi_rready => S00_AXI_1_RREADY,
      s00_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s00_axi_rvalid => S00_AXI_1_RVALID,
      s00_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s00_axi_wready => S00_AXI_1_WREADY,
      s00_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s00_axi_wvalid => S00_AXI_1_WVALID,
      send_pkt_i => send_pkt_i_1
    );
soft_reset: entity work.soft_reset_imp_GUR8PE
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SPB_blocks_imp_UQ6IDJ is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI10_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI10_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI10_arready : out STD_LOGIC;
    S00_AXI10_arvalid : in STD_LOGIC;
    S00_AXI10_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI10_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI10_awready : out STD_LOGIC;
    S00_AXI10_awvalid : in STD_LOGIC;
    S00_AXI10_bready : in STD_LOGIC;
    S00_AXI10_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI10_bvalid : out STD_LOGIC;
    S00_AXI10_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI10_rready : in STD_LOGIC;
    S00_AXI10_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI10_rvalid : out STD_LOGIC;
    S00_AXI10_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI10_wready : out STD_LOGIC;
    S00_AXI10_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI10_wvalid : in STD_LOGIC;
    S00_AXI17_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI17_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI17_arready : out STD_LOGIC;
    S00_AXI17_arvalid : in STD_LOGIC;
    S00_AXI17_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI17_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI17_awready : out STD_LOGIC;
    S00_AXI17_awvalid : in STD_LOGIC;
    S00_AXI17_bready : in STD_LOGIC;
    S00_AXI17_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI17_bvalid : out STD_LOGIC;
    S00_AXI17_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI17_rready : in STD_LOGIC;
    S00_AXI17_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI17_rvalid : out STD_LOGIC;
    S00_AXI17_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI17_wready : out STD_LOGIC;
    S00_AXI17_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI17_wvalid : in STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_arready : out STD_LOGIC;
    S00_AXI4_arvalid : in STD_LOGIC;
    S00_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_awready : out STD_LOGIC;
    S00_AXI4_awvalid : in STD_LOGIC;
    S00_AXI4_bready : in STD_LOGIC;
    S00_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_bvalid : out STD_LOGIC;
    S00_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_rready : in STD_LOGIC;
    S00_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_rvalid : out STD_LOGIC;
    S00_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_wready : out STD_LOGIC;
    S00_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI4_wvalid : in STD_LOGIC;
    S00_AXI6_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_arready : out STD_LOGIC;
    S00_AXI6_arvalid : in STD_LOGIC;
    S00_AXI6_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_awready : out STD_LOGIC;
    S00_AXI6_awvalid : in STD_LOGIC;
    S00_AXI6_bready : in STD_LOGIC;
    S00_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_bvalid : out STD_LOGIC;
    S00_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_rready : in STD_LOGIC;
    S00_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_rvalid : out STD_LOGIC;
    S00_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_wready : out STD_LOGIC;
    S00_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI6_wvalid : in STD_LOGIC;
    S00_AXI7_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_arready : out STD_LOGIC;
    S00_AXI7_arvalid : in STD_LOGIC;
    S00_AXI7_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_awready : out STD_LOGIC;
    S00_AXI7_awvalid : in STD_LOGIC;
    S00_AXI7_bready : in STD_LOGIC;
    S00_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_bvalid : out STD_LOGIC;
    S00_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_rready : in STD_LOGIC;
    S00_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_rvalid : out STD_LOGIC;
    S00_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_wready : out STD_LOGIC;
    S00_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI7_wvalid : in STD_LOGIC;
    S00_AXI9_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI9_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI9_arready : out STD_LOGIC;
    S00_AXI9_arvalid : in STD_LOGIC;
    S00_AXI9_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI9_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI9_awready : out STD_LOGIC;
    S00_AXI9_awvalid : in STD_LOGIC;
    S00_AXI9_bready : in STD_LOGIC;
    S00_AXI9_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI9_bvalid : out STD_LOGIC;
    S00_AXI9_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI9_rready : in STD_LOGIC;
    S00_AXI9_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI9_rvalid : out STD_LOGIC;
    S00_AXI9_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI9_wready : out STD_LOGIC;
    S00_AXI9_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI9_wvalid : in STD_LOGIC;
    S00_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXIS_tready : out STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI1_arready : out STD_LOGIC;
    S01_AXI1_arvalid : in STD_LOGIC;
    S01_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI1_awready : out STD_LOGIC;
    S01_AXI1_awvalid : in STD_LOGIC;
    S01_AXI1_bready : in STD_LOGIC;
    S01_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI1_bvalid : out STD_LOGIC;
    S01_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI1_rready : in STD_LOGIC;
    S01_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI1_rvalid : out STD_LOGIC;
    S01_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI1_wready : out STD_LOGIC;
    S01_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI1_wvalid : in STD_LOGIC;
    S01_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI2_arready : out STD_LOGIC;
    S01_AXI2_arvalid : in STD_LOGIC;
    S01_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI2_awready : out STD_LOGIC;
    S01_AXI2_awvalid : in STD_LOGIC;
    S01_AXI2_bready : in STD_LOGIC;
    S01_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI2_bvalid : out STD_LOGIC;
    S01_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI2_rready : in STD_LOGIC;
    S01_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI2_rvalid : out STD_LOGIC;
    S01_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI2_wready : out STD_LOGIC;
    S01_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI2_wvalid : in STD_LOGIC;
    S01_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI4_arready : out STD_LOGIC;
    S01_AXI4_arvalid : in STD_LOGIC;
    S01_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI4_awready : out STD_LOGIC;
    S01_AXI4_awvalid : in STD_LOGIC;
    S01_AXI4_bready : in STD_LOGIC;
    S01_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI4_bvalid : out STD_LOGIC;
    S01_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI4_rready : in STD_LOGIC;
    S01_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI4_rvalid : out STD_LOGIC;
    S01_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI4_wready : out STD_LOGIC;
    S01_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI4_wvalid : in STD_LOGIC;
    S01_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXIS1_tready : out STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC;
    S02_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S02_AXIS_tready : out STD_LOGIC;
    S03_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S03_AXIS_tready : out STD_LOGIC;
    S04_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S04_AXIS_tready : out STD_LOGIC;
    S05_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S05_AXIS_tready : out STD_LOGIC;
    S06_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S06_AXIS_tready : out STD_LOGIC;
    S07_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S07_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_220_aclk : in STD_LOGIC;
    adc_220_aresetn : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_INC_BP_0 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tvalid1 : in STD_LOGIC
  );
end SPB_blocks_imp_UQ6IDJ;

architecture STRUCTURE of SPB_blocks_imp_UQ6IDJ is
  signal Conn10_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn10_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn10_ARREADY : STD_LOGIC;
  signal Conn10_ARVALID : STD_LOGIC;
  signal Conn10_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn10_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn10_AWREADY : STD_LOGIC;
  signal Conn10_AWVALID : STD_LOGIC;
  signal Conn10_BREADY : STD_LOGIC;
  signal Conn10_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn10_BVALID : STD_LOGIC;
  signal Conn10_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn10_RREADY : STD_LOGIC;
  signal Conn10_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn10_RVALID : STD_LOGIC;
  signal Conn10_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn10_WREADY : STD_LOGIC;
  signal Conn10_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn10_WVALID : STD_LOGIC;
  signal Conn11_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn11_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn11_ARREADY : STD_LOGIC;
  signal Conn11_ARVALID : STD_LOGIC;
  signal Conn11_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn11_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn11_AWREADY : STD_LOGIC;
  signal Conn11_AWVALID : STD_LOGIC;
  signal Conn11_BREADY : STD_LOGIC;
  signal Conn11_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn11_BVALID : STD_LOGIC;
  signal Conn11_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn11_RREADY : STD_LOGIC;
  signal Conn11_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn11_RVALID : STD_LOGIC;
  signal Conn11_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn11_WREADY : STD_LOGIC;
  signal Conn11_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn11_WVALID : STD_LOGIC;
  signal Conn12_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn12_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn12_ARREADY : STD_LOGIC;
  signal Conn12_ARVALID : STD_LOGIC;
  signal Conn12_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn12_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn12_AWREADY : STD_LOGIC;
  signal Conn12_AWVALID : STD_LOGIC;
  signal Conn12_BREADY : STD_LOGIC;
  signal Conn12_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn12_BVALID : STD_LOGIC;
  signal Conn12_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn12_RREADY : STD_LOGIC;
  signal Conn12_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn12_RVALID : STD_LOGIC;
  signal Conn12_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn12_WREADY : STD_LOGIC;
  signal Conn12_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn12_WVALID : STD_LOGIC;
  signal Conn13_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn13_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn13_ARREADY : STD_LOGIC;
  signal Conn13_ARVALID : STD_LOGIC;
  signal Conn13_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn13_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn13_AWREADY : STD_LOGIC;
  signal Conn13_AWVALID : STD_LOGIC;
  signal Conn13_BREADY : STD_LOGIC;
  signal Conn13_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn13_BVALID : STD_LOGIC;
  signal Conn13_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn13_RREADY : STD_LOGIC;
  signal Conn13_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn13_RVALID : STD_LOGIC;
  signal Conn13_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn13_WREADY : STD_LOGIC;
  signal Conn13_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn13_WVALID : STD_LOGIC;
  signal Conn14_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn14_TREADY : STD_LOGIC;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal Conn6_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn6_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn6_ARREADY : STD_LOGIC;
  signal Conn6_ARVALID : STD_LOGIC;
  signal Conn6_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn6_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn6_AWREADY : STD_LOGIC;
  signal Conn6_AWVALID : STD_LOGIC;
  signal Conn6_BREADY : STD_LOGIC;
  signal Conn6_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn6_BVALID : STD_LOGIC;
  signal Conn6_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn6_RREADY : STD_LOGIC;
  signal Conn6_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn6_RVALID : STD_LOGIC;
  signal Conn6_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn6_WREADY : STD_LOGIC;
  signal Conn6_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn6_WVALID : STD_LOGIC;
  signal Conn7_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_ARREADY : STD_LOGIC;
  signal Conn7_ARVALID : STD_LOGIC;
  signal Conn7_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_AWREADY : STD_LOGIC;
  signal Conn7_AWVALID : STD_LOGIC;
  signal Conn7_BREADY : STD_LOGIC;
  signal Conn7_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_BVALID : STD_LOGIC;
  signal Conn7_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_RREADY : STD_LOGIC;
  signal Conn7_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_RVALID : STD_LOGIC;
  signal Conn7_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_WREADY : STD_LOGIC;
  signal Conn7_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn7_WVALID : STD_LOGIC;
  signal Conn8_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn8_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn8_ARREADY : STD_LOGIC;
  signal Conn8_ARVALID : STD_LOGIC;
  signal Conn8_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn8_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn8_AWREADY : STD_LOGIC;
  signal Conn8_AWVALID : STD_LOGIC;
  signal Conn8_BREADY : STD_LOGIC;
  signal Conn8_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn8_BVALID : STD_LOGIC;
  signal Conn8_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn8_RREADY : STD_LOGIC;
  signal Conn8_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn8_RVALID : STD_LOGIC;
  signal Conn8_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn8_WREADY : STD_LOGIC;
  signal Conn8_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn8_WVALID : STD_LOGIC;
  signal Conn9_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn9_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn9_ARREADY : STD_LOGIC;
  signal Conn9_ARVALID : STD_LOGIC;
  signal Conn9_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn9_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn9_AWREADY : STD_LOGIC;
  signal Conn9_AWVALID : STD_LOGIC;
  signal Conn9_BREADY : STD_LOGIC;
  signal Conn9_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn9_BVALID : STD_LOGIC;
  signal Conn9_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn9_RREADY : STD_LOGIC;
  signal Conn9_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn9_RVALID : STD_LOGIC;
  signal Conn9_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn9_WREADY : STD_LOGIC;
  signal Conn9_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn9_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Op13_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op14_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op15_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Op16_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PD_and_BD_block_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PD_and_BD_block_Res1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal PD_and_BD_block_Res2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S01_AXIS1_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S01_AXIS1_1_TREADY : STD_LOGIC;
  signal S02_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S02_AXIS_1_TREADY : STD_LOGIC;
  signal S03_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S03_AXIS_1_TREADY : STD_LOGIC;
  signal S04_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S04_AXIS_1_TREADY : STD_LOGIC;
  signal S05_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S05_AXIS_1_TREADY : STD_LOGIC;
  signal S06_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S06_AXIS_1_TREADY : STD_LOGIC;
  signal S07_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S07_AXIS_1_TREADY : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal adc_220_aclk_1 : STD_LOGIC;
  signal adc_220_aresetn_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s00_axis_tvalid1_1 : STD_LOGIC;
  signal soft_reset_dac_reset_soft : STD_LOGIC_VECTOR ( 0 to 0 );
  signal stream_0_BD_FLAG_O : STD_LOGIC;
  signal stream_0_PD_FLAG : STD_LOGIC;
  signal stream_0_Res : STD_LOGIC;
  signal stream_0_o_INC_BP_0 : STD_LOGIC;
  signal stream_0_o_RTN_BP_0 : STD_LOGIC;
  signal stream_1_BD_FLAG_O : STD_LOGIC;
  signal stream_1_PD_FLAG : STD_LOGIC;
  signal stream_1_captur_ready : STD_LOGIC;
  signal stream_2_BD_FLAG_O : STD_LOGIC;
  signal stream_2_PD_FLAG : STD_LOGIC;
  signal stream_2_captur_ready : STD_LOGIC;
  signal stream_3_BD_FLAG_O : STD_LOGIC;
  signal stream_3_PD_FLAG1 : STD_LOGIC;
  signal stream_3_captur_ready : STD_LOGIC;
begin
  Conn10_ARADDR(39 downto 0) <= S01_AXI2_araddr(39 downto 0);
  Conn10_ARPROT(2 downto 0) <= S01_AXI2_arprot(2 downto 0);
  Conn10_ARVALID <= S01_AXI2_arvalid;
  Conn10_AWADDR(39 downto 0) <= S01_AXI2_awaddr(39 downto 0);
  Conn10_AWPROT(2 downto 0) <= S01_AXI2_awprot(2 downto 0);
  Conn10_AWVALID <= S01_AXI2_awvalid;
  Conn10_BREADY <= S01_AXI2_bready;
  Conn10_RREADY <= S01_AXI2_rready;
  Conn10_WDATA(31 downto 0) <= S01_AXI2_wdata(31 downto 0);
  Conn10_WSTRB(3 downto 0) <= S01_AXI2_wstrb(3 downto 0);
  Conn10_WVALID <= S01_AXI2_wvalid;
  Conn11_ARADDR(39 downto 0) <= S00_AXI10_araddr(39 downto 0);
  Conn11_ARPROT(2 downto 0) <= S00_AXI10_arprot(2 downto 0);
  Conn11_ARVALID <= S00_AXI10_arvalid;
  Conn11_AWADDR(39 downto 0) <= S00_AXI10_awaddr(39 downto 0);
  Conn11_AWPROT(2 downto 0) <= S00_AXI10_awprot(2 downto 0);
  Conn11_AWVALID <= S00_AXI10_awvalid;
  Conn11_BREADY <= S00_AXI10_bready;
  Conn11_RREADY <= S00_AXI10_rready;
  Conn11_WDATA(31 downto 0) <= S00_AXI10_wdata(31 downto 0);
  Conn11_WSTRB(3 downto 0) <= S00_AXI10_wstrb(3 downto 0);
  Conn11_WVALID <= S00_AXI10_wvalid;
  Conn12_ARADDR(39 downto 0) <= S01_AXI4_araddr(39 downto 0);
  Conn12_ARPROT(2 downto 0) <= S01_AXI4_arprot(2 downto 0);
  Conn12_ARVALID <= S01_AXI4_arvalid;
  Conn12_AWADDR(39 downto 0) <= S01_AXI4_awaddr(39 downto 0);
  Conn12_AWPROT(2 downto 0) <= S01_AXI4_awprot(2 downto 0);
  Conn12_AWVALID <= S01_AXI4_awvalid;
  Conn12_BREADY <= S01_AXI4_bready;
  Conn12_RREADY <= S01_AXI4_rready;
  Conn12_WDATA(31 downto 0) <= S01_AXI4_wdata(31 downto 0);
  Conn12_WSTRB(3 downto 0) <= S01_AXI4_wstrb(3 downto 0);
  Conn12_WVALID <= S01_AXI4_wvalid;
  Conn13_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn13_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn13_ARVALID <= S00_AXI_arvalid;
  Conn13_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn13_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn13_AWVALID <= S00_AXI_awvalid;
  Conn13_BREADY <= S00_AXI_bready;
  Conn13_RREADY <= S00_AXI_rready;
  Conn13_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn13_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn13_WVALID <= S00_AXI_wvalid;
  Conn14_TDATA(127 downto 0) <= S00_AXIS_tdata(127 downto 0);
  Conn1_ARADDR(39 downto 0) <= S00_AXI17_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI17_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI17_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI17_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI17_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI17_awvalid;
  Conn1_BREADY <= S00_AXI17_bready;
  Conn1_RREADY <= S00_AXI17_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI17_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI17_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI17_wvalid;
  Conn2_ARADDR(39 downto 0) <= S01_AXI_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  Conn2_ARVALID <= S01_AXI_arvalid;
  Conn2_AWADDR(39 downto 0) <= S01_AXI_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  Conn2_AWVALID <= S01_AXI_awvalid;
  Conn2_BREADY <= S01_AXI_bready;
  Conn2_RREADY <= S01_AXI_rready;
  Conn2_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  Conn2_WVALID <= S01_AXI_wvalid;
  Conn3_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI1_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI1_awvalid;
  Conn3_BREADY <= S00_AXI1_bready;
  Conn3_RREADY <= S00_AXI1_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI1_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI3_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI3_awvalid;
  Conn4_BREADY <= S00_AXI3_bready;
  Conn4_RREADY <= S00_AXI3_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI3_wvalid;
  Conn5_ARADDR(39 downto 0) <= S00_AXI6_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S00_AXI6_arprot(2 downto 0);
  Conn5_ARVALID <= S00_AXI6_arvalid;
  Conn5_AWADDR(39 downto 0) <= S00_AXI6_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S00_AXI6_awprot(2 downto 0);
  Conn5_AWVALID <= S00_AXI6_awvalid;
  Conn5_BREADY <= S00_AXI6_bready;
  Conn5_RREADY <= S00_AXI6_rready;
  Conn5_WDATA(31 downto 0) <= S00_AXI6_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S00_AXI6_wstrb(3 downto 0);
  Conn5_WVALID <= S00_AXI6_wvalid;
  Conn6_ARADDR(39 downto 0) <= S00_AXI7_araddr(39 downto 0);
  Conn6_ARPROT(2 downto 0) <= S00_AXI7_arprot(2 downto 0);
  Conn6_ARVALID <= S00_AXI7_arvalid;
  Conn6_AWADDR(39 downto 0) <= S00_AXI7_awaddr(39 downto 0);
  Conn6_AWPROT(2 downto 0) <= S00_AXI7_awprot(2 downto 0);
  Conn6_AWVALID <= S00_AXI7_awvalid;
  Conn6_BREADY <= S00_AXI7_bready;
  Conn6_RREADY <= S00_AXI7_rready;
  Conn6_WDATA(31 downto 0) <= S00_AXI7_wdata(31 downto 0);
  Conn6_WSTRB(3 downto 0) <= S00_AXI7_wstrb(3 downto 0);
  Conn6_WVALID <= S00_AXI7_wvalid;
  Conn7_ARADDR(39 downto 0) <= S00_AXI4_araddr(39 downto 0);
  Conn7_ARPROT(2 downto 0) <= S00_AXI4_arprot(2 downto 0);
  Conn7_ARVALID <= S00_AXI4_arvalid;
  Conn7_AWADDR(39 downto 0) <= S00_AXI4_awaddr(39 downto 0);
  Conn7_AWPROT(2 downto 0) <= S00_AXI4_awprot(2 downto 0);
  Conn7_AWVALID <= S00_AXI4_awvalid;
  Conn7_BREADY <= S00_AXI4_bready;
  Conn7_RREADY <= S00_AXI4_rready;
  Conn7_WDATA(31 downto 0) <= S00_AXI4_wdata(31 downto 0);
  Conn7_WSTRB(3 downto 0) <= S00_AXI4_wstrb(3 downto 0);
  Conn7_WVALID <= S00_AXI4_wvalid;
  Conn8_ARADDR(39 downto 0) <= S01_AXI1_araddr(39 downto 0);
  Conn8_ARPROT(2 downto 0) <= S01_AXI1_arprot(2 downto 0);
  Conn8_ARVALID <= S01_AXI1_arvalid;
  Conn8_AWADDR(39 downto 0) <= S01_AXI1_awaddr(39 downto 0);
  Conn8_AWPROT(2 downto 0) <= S01_AXI1_awprot(2 downto 0);
  Conn8_AWVALID <= S01_AXI1_awvalid;
  Conn8_BREADY <= S01_AXI1_bready;
  Conn8_RREADY <= S01_AXI1_rready;
  Conn8_WDATA(31 downto 0) <= S01_AXI1_wdata(31 downto 0);
  Conn8_WSTRB(3 downto 0) <= S01_AXI1_wstrb(3 downto 0);
  Conn8_WVALID <= S01_AXI1_wvalid;
  Conn9_ARADDR(39 downto 0) <= S00_AXI9_araddr(39 downto 0);
  Conn9_ARPROT(2 downto 0) <= S00_AXI9_arprot(2 downto 0);
  Conn9_ARVALID <= S00_AXI9_arvalid;
  Conn9_AWADDR(39 downto 0) <= S00_AXI9_awaddr(39 downto 0);
  Conn9_AWPROT(2 downto 0) <= S00_AXI9_awprot(2 downto 0);
  Conn9_AWVALID <= S00_AXI9_awvalid;
  Conn9_BREADY <= S00_AXI9_bready;
  Conn9_RREADY <= S00_AXI9_rready;
  Conn9_WDATA(31 downto 0) <= S00_AXI9_wdata(31 downto 0);
  Conn9_WSTRB(3 downto 0) <= S00_AXI9_wstrb(3 downto 0);
  Conn9_WVALID <= S00_AXI9_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  Res(0) <= PD_and_BD_block_Res2(0);
  S00_AXI10_arready <= Conn11_ARREADY;
  S00_AXI10_awready <= Conn11_AWREADY;
  S00_AXI10_bresp(1 downto 0) <= Conn11_BRESP(1 downto 0);
  S00_AXI10_bvalid <= Conn11_BVALID;
  S00_AXI10_rdata(31 downto 0) <= Conn11_RDATA(31 downto 0);
  S00_AXI10_rresp(1 downto 0) <= Conn11_RRESP(1 downto 0);
  S00_AXI10_rvalid <= Conn11_RVALID;
  S00_AXI10_wready <= Conn11_WREADY;
  S00_AXI17_arready <= Conn1_ARREADY;
  S00_AXI17_awready <= Conn1_AWREADY;
  S00_AXI17_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI17_bvalid <= Conn1_BVALID;
  S00_AXI17_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI17_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI17_rvalid <= Conn1_RVALID;
  S00_AXI17_wready <= Conn1_WREADY;
  S00_AXI1_arready <= Conn3_ARREADY;
  S00_AXI1_awready <= Conn3_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn3_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn3_RVALID;
  S00_AXI1_wready <= Conn3_WREADY;
  S00_AXI3_arready <= Conn4_ARREADY;
  S00_AXI3_awready <= Conn4_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn4_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn4_RVALID;
  S00_AXI3_wready <= Conn4_WREADY;
  S00_AXI4_arready <= Conn7_ARREADY;
  S00_AXI4_awready <= Conn7_AWREADY;
  S00_AXI4_bresp(1 downto 0) <= Conn7_BRESP(1 downto 0);
  S00_AXI4_bvalid <= Conn7_BVALID;
  S00_AXI4_rdata(31 downto 0) <= Conn7_RDATA(31 downto 0);
  S00_AXI4_rresp(1 downto 0) <= Conn7_RRESP(1 downto 0);
  S00_AXI4_rvalid <= Conn7_RVALID;
  S00_AXI4_wready <= Conn7_WREADY;
  S00_AXI6_arready <= Conn5_ARREADY;
  S00_AXI6_awready <= Conn5_AWREADY;
  S00_AXI6_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S00_AXI6_bvalid <= Conn5_BVALID;
  S00_AXI6_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S00_AXI6_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S00_AXI6_rvalid <= Conn5_RVALID;
  S00_AXI6_wready <= Conn5_WREADY;
  S00_AXI7_arready <= Conn6_ARREADY;
  S00_AXI7_awready <= Conn6_AWREADY;
  S00_AXI7_bresp(1 downto 0) <= Conn6_BRESP(1 downto 0);
  S00_AXI7_bvalid <= Conn6_BVALID;
  S00_AXI7_rdata(31 downto 0) <= Conn6_RDATA(31 downto 0);
  S00_AXI7_rresp(1 downto 0) <= Conn6_RRESP(1 downto 0);
  S00_AXI7_rvalid <= Conn6_RVALID;
  S00_AXI7_wready <= Conn6_WREADY;
  S00_AXI9_arready <= Conn9_ARREADY;
  S00_AXI9_awready <= Conn9_AWREADY;
  S00_AXI9_bresp(1 downto 0) <= Conn9_BRESP(1 downto 0);
  S00_AXI9_bvalid <= Conn9_BVALID;
  S00_AXI9_rdata(31 downto 0) <= Conn9_RDATA(31 downto 0);
  S00_AXI9_rresp(1 downto 0) <= Conn9_RRESP(1 downto 0);
  S00_AXI9_rvalid <= Conn9_RVALID;
  S00_AXI9_wready <= Conn9_WREADY;
  S00_AXIS_tready <= Conn14_TREADY;
  S00_AXI_arready <= Conn13_ARREADY;
  S00_AXI_awready <= Conn13_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn13_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn13_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn13_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn13_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn13_RVALID;
  S00_AXI_wready <= Conn13_WREADY;
  S01_AXI1_arready <= Conn8_ARREADY;
  S01_AXI1_awready <= Conn8_AWREADY;
  S01_AXI1_bresp(1 downto 0) <= Conn8_BRESP(1 downto 0);
  S01_AXI1_bvalid <= Conn8_BVALID;
  S01_AXI1_rdata(31 downto 0) <= Conn8_RDATA(31 downto 0);
  S01_AXI1_rresp(1 downto 0) <= Conn8_RRESP(1 downto 0);
  S01_AXI1_rvalid <= Conn8_RVALID;
  S01_AXI1_wready <= Conn8_WREADY;
  S01_AXI2_arready <= Conn10_ARREADY;
  S01_AXI2_awready <= Conn10_AWREADY;
  S01_AXI2_bresp(1 downto 0) <= Conn10_BRESP(1 downto 0);
  S01_AXI2_bvalid <= Conn10_BVALID;
  S01_AXI2_rdata(31 downto 0) <= Conn10_RDATA(31 downto 0);
  S01_AXI2_rresp(1 downto 0) <= Conn10_RRESP(1 downto 0);
  S01_AXI2_rvalid <= Conn10_RVALID;
  S01_AXI2_wready <= Conn10_WREADY;
  S01_AXI4_arready <= Conn12_ARREADY;
  S01_AXI4_awready <= Conn12_AWREADY;
  S01_AXI4_bresp(1 downto 0) <= Conn12_BRESP(1 downto 0);
  S01_AXI4_bvalid <= Conn12_BVALID;
  S01_AXI4_rdata(31 downto 0) <= Conn12_RDATA(31 downto 0);
  S01_AXI4_rresp(1 downto 0) <= Conn12_RRESP(1 downto 0);
  S01_AXI4_rvalid <= Conn12_RVALID;
  S01_AXI4_wready <= Conn12_WREADY;
  S01_AXIS1_1_TDATA(127 downto 0) <= S01_AXIS1_tdata(127 downto 0);
  S01_AXIS1_tready <= S01_AXIS1_1_TREADY;
  S01_AXI_arready <= Conn2_ARREADY;
  S01_AXI_awready <= Conn2_AWREADY;
  S01_AXI_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S01_AXI_bvalid <= Conn2_BVALID;
  S01_AXI_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S01_AXI_rvalid <= Conn2_RVALID;
  S01_AXI_wready <= Conn2_WREADY;
  S02_AXIS_1_TDATA(127 downto 0) <= S02_AXIS_tdata(127 downto 0);
  S02_AXIS_tready <= S02_AXIS_1_TREADY;
  S03_AXIS_1_TDATA(127 downto 0) <= S03_AXIS_tdata(127 downto 0);
  S03_AXIS_tready <= S03_AXIS_1_TREADY;
  S04_AXIS_1_TDATA(127 downto 0) <= S04_AXIS_tdata(127 downto 0);
  S04_AXIS_tready <= S04_AXIS_1_TREADY;
  S05_AXIS_1_TDATA(127 downto 0) <= S05_AXIS_tdata(127 downto 0);
  S05_AXIS_tready <= S05_AXIS_1_TREADY;
  S06_AXIS_1_TDATA(127 downto 0) <= S06_AXIS_tdata(127 downto 0);
  S06_AXIS_tready <= S06_AXIS_1_TREADY;
  S07_AXIS_1_TDATA(127 downto 0) <= S07_AXIS_tdata(127 downto 0);
  S07_AXIS_tready <= S07_AXIS_1_TREADY;
  aclk_1 <= aclk;
  adc_220_aclk_1 <= adc_220_aclk;
  adc_220_aresetn_1 <= adc_220_aresetn;
  adc_clk_soft_aresetn_1(0) <= adc_clk_soft_aresetn(0);
  o_INC_BP_0 <= stream_0_o_INC_BP_0;
  o_RTN_BP_0 <= stream_0_o_RTN_BP_0;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axis_tvalid1_1 <= s00_axis_tvalid1;
PD_and_BD_block: entity work.PD_and_BD_block_imp_17X8V1S
     port map (
      Op1(0) => stream_0_PD_FLAG,
      Op10 => stream_1_captur_ready,
      Op11 => stream_2_captur_ready,
      Op12 => stream_3_captur_ready,
      Op13(7 downto 0) => Op13_1(7 downto 0),
      Op14(7 downto 0) => Op14_1(7 downto 0),
      Op15(7 downto 0) => Op15_1(7 downto 0),
      Op16(0) => Op16_1(0),
      Op2(0) => stream_0_BD_FLAG_O,
      Op3(0) => stream_1_PD_FLAG,
      Op4 => stream_1_BD_FLAG_O,
      Op5 => stream_2_BD_FLAG_O,
      Op6(0) => stream_2_PD_FLAG,
      Op7 => stream_3_BD_FLAG_O,
      Op8(0) => stream_3_PD_FLAG1,
      Op9(0) => stream_0_Res,
      Res(0) => PD_and_BD_block_Res(0),
      Res1(0) => PD_and_BD_block_Res1(0),
      Res2(0) => PD_and_BD_block_Res2(0)
    );
soft_reset: entity work.soft_reset_imp_14VRFT5
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      dac_aclk => aclk_1,
      dac_clk_aresetn(0) => adc_clk_soft_aresetn_1(0),
      dac_reset_soft(0) => soft_reset_dac_reset_soft(0)
    );
stream_0: entity work.stream_0_imp_1NVPUXS
     port map (
      BD_FLAG => PD_and_BD_block_Res1(0),
      BD_FLAG_O => stream_0_BD_FLAG_O,
      PD_FLAG => stream_0_PD_FLAG,
      PD_FLAG1 => PD_and_BD_block_Res(0),
      Res => stream_0_Res,
      S00_AXI1_araddr(39 downto 0) => Conn3_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn3_ARREADY,
      S00_AXI1_arvalid => Conn3_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn3_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn3_AWREADY,
      S00_AXI1_awvalid => Conn3_AWVALID,
      S00_AXI1_bready => Conn3_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn3_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      S00_AXI1_rready => Conn3_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn3_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      S00_AXI1_wready => Conn3_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn3_WVALID,
      S00_AXI3_araddr(39 downto 0) => Conn13_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => Conn13_ARPROT(2 downto 0),
      S00_AXI3_arready => Conn13_ARREADY,
      S00_AXI3_arvalid => Conn13_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => Conn13_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => Conn13_AWPROT(2 downto 0),
      S00_AXI3_awready => Conn13_AWREADY,
      S00_AXI3_awvalid => Conn13_AWVALID,
      S00_AXI3_bready => Conn13_BREADY,
      S00_AXI3_bresp(1 downto 0) => Conn13_BRESP(1 downto 0),
      S00_AXI3_bvalid => Conn13_BVALID,
      S00_AXI3_rdata(31 downto 0) => Conn13_RDATA(31 downto 0),
      S00_AXI3_rready => Conn13_RREADY,
      S00_AXI3_rresp(1 downto 0) => Conn13_RRESP(1 downto 0),
      S00_AXI3_rvalid => Conn13_RVALID,
      S00_AXI3_wdata(31 downto 0) => Conn13_WDATA(31 downto 0),
      S00_AXI3_wready => Conn13_WREADY,
      S00_AXI3_wstrb(3 downto 0) => Conn13_WSTRB(3 downto 0),
      S00_AXI3_wvalid => Conn13_WVALID,
      S00_AXIS_tdata(127 downto 0) => Conn14_TDATA(127 downto 0),
      S00_AXIS_tready => Conn14_TREADY,
      S00_AXI_araddr(39 downto 0) => Conn1_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      S00_AXI_arready => Conn1_ARREADY,
      S00_AXI_arvalid => Conn1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn1_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      S00_AXI_awready => Conn1_AWREADY,
      S00_AXI_awvalid => Conn1_AWVALID,
      S00_AXI_bready => Conn1_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn1_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S00_AXI_rready => Conn1_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn1_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S00_AXI_wready => Conn1_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn1_WVALID,
      S01_AXIS1_tdata(127 downto 0) => S01_AXIS1_1_TDATA(127 downto 0),
      S01_AXIS1_tready => S01_AXIS1_1_TREADY,
      S01_AXI_araddr(39 downto 0) => Conn2_ARADDR(39 downto 0),
      S01_AXI_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S01_AXI_arready => Conn2_ARREADY,
      S01_AXI_arvalid => Conn2_ARVALID,
      S01_AXI_awaddr(39 downto 0) => Conn2_AWADDR(39 downto 0),
      S01_AXI_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      S01_AXI_awready => Conn2_AWREADY,
      S01_AXI_awvalid => Conn2_AWVALID,
      S01_AXI_bready => Conn2_BREADY,
      S01_AXI_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      S01_AXI_bvalid => Conn2_BVALID,
      S01_AXI_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      S01_AXI_rready => Conn2_RREADY,
      S01_AXI_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S01_AXI_rvalid => Conn2_RVALID,
      S01_AXI_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      S01_AXI_wready => Conn2_WREADY,
      S01_AXI_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      S01_AXI_wvalid => Conn2_WVALID,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_clk_soft_aresetn => soft_reset_dac_reset_soft(0),
      ch_en(7 downto 0) => Op13_1(7 downto 0),
      o_INC_BP_0 => stream_0_o_INC_BP_0,
      o_RTN_BP_0 => stream_0_o_RTN_BP_0,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axis_tvalid1 => s00_axis_tvalid1_1
    );
stream_1: entity work.stream_1_imp_1HGJ5PF
     port map (
      BD_FLAG(0) => PD_and_BD_block_Res1(0),
      BD_FLAG_O => stream_1_BD_FLAG_O,
      PD_FLAG => stream_1_PD_FLAG,
      PD_FLAG1(0) => PD_and_BD_block_Res(0),
      S00_AXI1_araddr(39 downto 0) => Conn9_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn9_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn9_ARREADY,
      S00_AXI1_arvalid => Conn9_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn9_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn9_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn9_AWREADY,
      S00_AXI1_awvalid => Conn9_AWVALID,
      S00_AXI1_bready => Conn9_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn9_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn9_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn9_RDATA(31 downto 0),
      S00_AXI1_rready => Conn9_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn9_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn9_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn9_WDATA(31 downto 0),
      S00_AXI1_wready => Conn9_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn9_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn9_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI_arready => Conn4_ARREADY,
      S00_AXI_arvalid => Conn4_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI_awready => Conn4_AWREADY,
      S00_AXI_awvalid => Conn4_AWVALID,
      S00_AXI_bready => Conn4_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn4_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      S00_AXI_rready => Conn4_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn4_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      S00_AXI_wready => Conn4_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn4_WVALID,
      S01_AXI_araddr(39 downto 0) => Conn10_ARADDR(39 downto 0),
      S01_AXI_arprot(2 downto 0) => Conn10_ARPROT(2 downto 0),
      S01_AXI_arready => Conn10_ARREADY,
      S01_AXI_arvalid => Conn10_ARVALID,
      S01_AXI_awaddr(39 downto 0) => Conn10_AWADDR(39 downto 0),
      S01_AXI_awprot(2 downto 0) => Conn10_AWPROT(2 downto 0),
      S01_AXI_awready => Conn10_AWREADY,
      S01_AXI_awvalid => Conn10_AWVALID,
      S01_AXI_bready => Conn10_BREADY,
      S01_AXI_bresp(1 downto 0) => Conn10_BRESP(1 downto 0),
      S01_AXI_bvalid => Conn10_BVALID,
      S01_AXI_rdata(31 downto 0) => Conn10_RDATA(31 downto 0),
      S01_AXI_rready => Conn10_RREADY,
      S01_AXI_rresp(1 downto 0) => Conn10_RRESP(1 downto 0),
      S01_AXI_rvalid => Conn10_RVALID,
      S01_AXI_wdata(31 downto 0) => Conn10_WDATA(31 downto 0),
      S01_AXI_wready => Conn10_WREADY,
      S01_AXI_wstrb(3 downto 0) => Conn10_WSTRB(3 downto 0),
      S01_AXI_wvalid => Conn10_WVALID,
      S02_AXIS_tdata(127 downto 0) => S02_AXIS_1_TDATA(127 downto 0),
      S02_AXIS_tready => S02_AXIS_1_TREADY,
      S03_AXIS_tdata(127 downto 0) => S03_AXIS_1_TDATA(127 downto 0),
      S03_AXIS_tready => S03_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_clk_soft_aresetn => soft_reset_dac_reset_soft(0),
      captur_ready => stream_1_captur_ready,
      ch_en(7 downto 0) => Op14_1(7 downto 0),
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axis_tvalid1 => s00_axis_tvalid1_1
    );
stream_2: entity work.stream_2_imp_1X4P4KM
     port map (
      BD_FLAG => PD_and_BD_block_Res1(0),
      BD_FLAG_O => stream_2_BD_FLAG_O,
      PD_FLAG => stream_2_PD_FLAG,
      PD_FLAG1 => PD_and_BD_block_Res(0),
      S00_AXI1_araddr(39 downto 0) => Conn11_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn11_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn11_ARREADY,
      S00_AXI1_arvalid => Conn11_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn11_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn11_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn11_AWREADY,
      S00_AXI1_awvalid => Conn11_AWVALID,
      S00_AXI1_bready => Conn11_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn11_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn11_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn11_RDATA(31 downto 0),
      S00_AXI1_rready => Conn11_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn11_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn11_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn11_WDATA(31 downto 0),
      S00_AXI1_wready => Conn11_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn11_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn11_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn5_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      S00_AXI_arready => Conn5_ARREADY,
      S00_AXI_arvalid => Conn5_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn5_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      S00_AXI_awready => Conn5_AWREADY,
      S00_AXI_awvalid => Conn5_AWVALID,
      S00_AXI_bready => Conn5_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn5_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      S00_AXI_rready => Conn5_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn5_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      S00_AXI_wready => Conn5_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn5_WVALID,
      S01_AXI_araddr(39 downto 0) => Conn12_ARADDR(39 downto 0),
      S01_AXI_arprot(2 downto 0) => Conn12_ARPROT(2 downto 0),
      S01_AXI_arready => Conn12_ARREADY,
      S01_AXI_arvalid => Conn12_ARVALID,
      S01_AXI_awaddr(39 downto 0) => Conn12_AWADDR(39 downto 0),
      S01_AXI_awprot(2 downto 0) => Conn12_AWPROT(2 downto 0),
      S01_AXI_awready => Conn12_AWREADY,
      S01_AXI_awvalid => Conn12_AWVALID,
      S01_AXI_bready => Conn12_BREADY,
      S01_AXI_bresp(1 downto 0) => Conn12_BRESP(1 downto 0),
      S01_AXI_bvalid => Conn12_BVALID,
      S01_AXI_rdata(31 downto 0) => Conn12_RDATA(31 downto 0),
      S01_AXI_rready => Conn12_RREADY,
      S01_AXI_rresp(1 downto 0) => Conn12_RRESP(1 downto 0),
      S01_AXI_rvalid => Conn12_RVALID,
      S01_AXI_wdata(31 downto 0) => Conn12_WDATA(31 downto 0),
      S01_AXI_wready => Conn12_WREADY,
      S01_AXI_wstrb(3 downto 0) => Conn12_WSTRB(3 downto 0),
      S01_AXI_wvalid => Conn12_WVALID,
      S04_AXIS_tdata(127 downto 0) => S04_AXIS_1_TDATA(127 downto 0),
      S04_AXIS_tready => S04_AXIS_1_TREADY,
      S05_AXIS_tdata(127 downto 0) => S05_AXIS_1_TDATA(127 downto 0),
      S05_AXIS_tready => S05_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_clk_soft_aresetn => soft_reset_dac_reset_soft(0),
      captur_ready => stream_2_captur_ready,
      ch_en(7 downto 0) => Op15_1(7 downto 0),
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axis_tvalid1 => s00_axis_tvalid1_1
    );
stream_3: entity work.stream_3_imp_1U4YS6D
     port map (
      BD_FLAG => PD_and_BD_block_Res1(0),
      BD_FLAG_O => stream_3_BD_FLAG_O,
      PD_FLAG => PD_and_BD_block_Res(0),
      PD_FLAG1 => stream_3_PD_FLAG1,
      S00_AXI1_araddr(39 downto 0) => Conn6_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn6_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn6_ARREADY,
      S00_AXI1_arvalid => Conn6_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn6_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn6_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn6_AWREADY,
      S00_AXI1_awvalid => Conn6_AWVALID,
      S00_AXI1_bready => Conn6_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn6_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn6_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn6_RDATA(31 downto 0),
      S00_AXI1_rready => Conn6_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn6_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn6_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn6_WDATA(31 downto 0),
      S00_AXI1_wready => Conn6_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn6_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn6_WVALID,
      S00_AXI2_araddr(39 downto 0) => Conn7_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => Conn7_ARPROT(2 downto 0),
      S00_AXI2_arready => Conn7_ARREADY,
      S00_AXI2_arvalid => Conn7_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => Conn7_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => Conn7_AWPROT(2 downto 0),
      S00_AXI2_awready => Conn7_AWREADY,
      S00_AXI2_awvalid => Conn7_AWVALID,
      S00_AXI2_bready => Conn7_BREADY,
      S00_AXI2_bresp(1 downto 0) => Conn7_BRESP(1 downto 0),
      S00_AXI2_bvalid => Conn7_BVALID,
      S00_AXI2_rdata(31 downto 0) => Conn7_RDATA(31 downto 0),
      S00_AXI2_rready => Conn7_RREADY,
      S00_AXI2_rresp(1 downto 0) => Conn7_RRESP(1 downto 0),
      S00_AXI2_rvalid => Conn7_RVALID,
      S00_AXI2_wdata(31 downto 0) => Conn7_WDATA(31 downto 0),
      S00_AXI2_wready => Conn7_WREADY,
      S00_AXI2_wstrb(3 downto 0) => Conn7_WSTRB(3 downto 0),
      S00_AXI2_wvalid => Conn7_WVALID,
      S01_AXI_araddr(39 downto 0) => Conn8_ARADDR(39 downto 0),
      S01_AXI_arprot(2 downto 0) => Conn8_ARPROT(2 downto 0),
      S01_AXI_arready => Conn8_ARREADY,
      S01_AXI_arvalid => Conn8_ARVALID,
      S01_AXI_awaddr(39 downto 0) => Conn8_AWADDR(39 downto 0),
      S01_AXI_awprot(2 downto 0) => Conn8_AWPROT(2 downto 0),
      S01_AXI_awready => Conn8_AWREADY,
      S01_AXI_awvalid => Conn8_AWVALID,
      S01_AXI_bready => Conn8_BREADY,
      S01_AXI_bresp(1 downto 0) => Conn8_BRESP(1 downto 0),
      S01_AXI_bvalid => Conn8_BVALID,
      S01_AXI_rdata(31 downto 0) => Conn8_RDATA(31 downto 0),
      S01_AXI_rready => Conn8_RREADY,
      S01_AXI_rresp(1 downto 0) => Conn8_RRESP(1 downto 0),
      S01_AXI_rvalid => Conn8_RVALID,
      S01_AXI_wdata(31 downto 0) => Conn8_WDATA(31 downto 0),
      S01_AXI_wready => Conn8_WREADY,
      S01_AXI_wstrb(3 downto 0) => Conn8_WSTRB(3 downto 0),
      S01_AXI_wvalid => Conn8_WVALID,
      S06_AXIS_tdata(127 downto 0) => S06_AXIS_1_TDATA(127 downto 0),
      S06_AXIS_tready => S06_AXIS_1_TREADY,
      S07_AXIS_tdata(127 downto 0) => S07_AXIS_1_TDATA(127 downto 0),
      S07_AXIS_tready => S07_AXIS_1_TREADY,
      aclk => aclk_1,
      adc_220_aclk => adc_220_aclk_1,
      adc_220_aresetn => adc_220_aresetn_1,
      adc_clk_soft_aresetn => soft_reset_dac_reset_soft(0),
      captur_ready => stream_3_captur_ready,
      ch_en(0) => Op16_1(0),
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axis_tvalid1 => s00_axis_tvalid1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity tx_datapath_imp_CKY28M is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_arready : out STD_LOGIC;
    S00_AXI4_arvalid : in STD_LOGIC;
    S00_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_awready : out STD_LOGIC;
    S00_AXI4_awvalid : in STD_LOGIC;
    S00_AXI4_bready : in STD_LOGIC;
    S00_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_bvalid : out STD_LOGIC;
    S00_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_rready : in STD_LOGIC;
    S00_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_rvalid : out STD_LOGIC;
    S00_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_wready : out STD_LOGIC;
    S00_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI4_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    dac_aclk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    send_pkt_i : in STD_LOGIC
  );
end tx_datapath_imp_CKY28M;

architecture STRUCTURE of tx_datapath_imp_CKY28M is
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_ARREADY : STD_LOGIC;
  signal Conn5_ARVALID : STD_LOGIC;
  signal Conn5_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn5_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn5_AWREADY : STD_LOGIC;
  signal Conn5_AWVALID : STD_LOGIC;
  signal Conn5_BREADY : STD_LOGIC;
  signal Conn5_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_BVALID : STD_LOGIC;
  signal Conn5_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_RREADY : STD_LOGIC;
  signal Conn5_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn5_RVALID : STD_LOGIC;
  signal Conn5_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_WREADY : STD_LOGIC;
  signal Conn5_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn5_WVALID : STD_LOGIC;
  signal Din_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_aclk_1 : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal macro_channel_0_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_0_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal macro_channel_0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_1_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_1_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal macro_channel_1_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_2_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_2_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal macro_channel_2_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_3_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal macro_channel_3_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal macro_channel_3_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal send_pkt_i_1 : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn3_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI2_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI2_awvalid;
  Conn3_BREADY <= S00_AXI2_bready;
  Conn3_RREADY <= S00_AXI2_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI2_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI3_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI3_awvalid;
  Conn4_BREADY <= S00_AXI3_bready;
  Conn4_RREADY <= S00_AXI3_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI3_wvalid;
  Conn5_ARADDR(39 downto 0) <= S00_AXI4_araddr(39 downto 0);
  Conn5_ARPROT(2 downto 0) <= S00_AXI4_arprot(2 downto 0);
  Conn5_ARVALID <= S00_AXI4_arvalid;
  Conn5_AWADDR(39 downto 0) <= S00_AXI4_awaddr(39 downto 0);
  Conn5_AWPROT(2 downto 0) <= S00_AXI4_awprot(2 downto 0);
  Conn5_AWVALID <= S00_AXI4_awvalid;
  Conn5_BREADY <= S00_AXI4_bready;
  Conn5_RREADY <= S00_AXI4_rready;
  Conn5_WDATA(31 downto 0) <= S00_AXI4_wdata(31 downto 0);
  Conn5_WSTRB(3 downto 0) <= S00_AXI4_wstrb(3 downto 0);
  Conn5_WVALID <= S00_AXI4_wvalid;
  Din_1(94 downto 0) <= Din(94 downto 0);
  S00_AXI2_arready <= Conn3_ARREADY;
  S00_AXI2_awready <= Conn3_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn3_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn3_RVALID;
  S00_AXI2_wready <= Conn3_WREADY;
  S00_AXI3_arready <= Conn4_ARREADY;
  S00_AXI3_awready <= Conn4_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn4_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn4_RVALID;
  S00_AXI3_wready <= Conn4_WREADY;
  S00_AXI4_arready <= Conn5_ARREADY;
  S00_AXI4_awready <= Conn5_AWREADY;
  S00_AXI4_bresp(1 downto 0) <= Conn5_BRESP(1 downto 0);
  S00_AXI4_bvalid <= Conn5_BVALID;
  S00_AXI4_rdata(31 downto 0) <= Conn5_RDATA(31 downto 0);
  S00_AXI4_rresp(1 downto 0) <= Conn5_RRESP(1 downto 0);
  S00_AXI4_rvalid <= Conn5_RVALID;
  S00_AXI4_wready <= Conn5_WREADY;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS1_tdata(255 downto 0) <= macro_channel_0_SLOT_0_AXIS1_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= macro_channel_0_SLOT_0_AXIS1_TVALID;
  SLOT_0_AXIS2_tdata(255 downto 0) <= macro_channel_1_SLOT_0_AXIS2_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= macro_channel_1_SLOT_0_AXIS2_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= macro_channel_1_SLOT_0_AXIS3_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= macro_channel_1_SLOT_0_AXIS3_TVALID;
  SLOT_0_AXIS4_tdata(255 downto 0) <= macro_channel_3_SLOT_0_AXIS4_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= macro_channel_3_SLOT_0_AXIS4_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= macro_channel_3_SLOT_0_AXIS5_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= macro_channel_3_SLOT_0_AXIS5_TVALID;
  SLOT_0_AXIS6_tdata(255 downto 0) <= macro_channel_2_SLOT_0_AXIS6_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= macro_channel_2_SLOT_0_AXIS6_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= macro_channel_2_SLOT_0_AXIS7_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= macro_channel_2_SLOT_0_AXIS7_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= macro_channel_0_SLOT_0_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= macro_channel_0_SLOT_0_AXIS_TVALID;
  dac_aclk_1 <= dac_aclk;
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  macro_channel_0_SLOT_0_AXIS1_TREADY <= SLOT_0_AXIS1_tready;
  macro_channel_0_SLOT_0_AXIS_TREADY <= SLOT_0_AXIS_tready;
  macro_channel_1_SLOT_0_AXIS2_TREADY <= SLOT_0_AXIS2_tready;
  macro_channel_1_SLOT_0_AXIS3_TREADY <= SLOT_0_AXIS3_tready;
  macro_channel_2_SLOT_0_AXIS6_TREADY <= SLOT_0_AXIS6_tready;
  macro_channel_2_SLOT_0_AXIS7_TREADY <= SLOT_0_AXIS7_tready;
  macro_channel_3_SLOT_0_AXIS4_TREADY <= SLOT_0_AXIS4_tready;
  macro_channel_3_SLOT_0_AXIS5_TREADY <= SLOT_0_AXIS5_tready;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  send_pkt_i_1 <= send_pkt_i;
macro_channel_0: entity work.macro_channel_0_imp_UL56PH
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn1_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      S00_AXI_arready => Conn1_ARREADY,
      S00_AXI_arvalid => Conn1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn1_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      S00_AXI_awready => Conn1_AWREADY,
      S00_AXI_awvalid => Conn1_AWVALID,
      S00_AXI_bready => Conn1_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn1_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      S00_AXI_rready => Conn1_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn1_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      S00_AXI_wready => Conn1_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn1_WVALID,
      SLOT_0_AXIS1_tdata(255 downto 0) => macro_channel_0_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => macro_channel_0_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => macro_channel_0_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => macro_channel_0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => macro_channel_0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => macro_channel_0_SLOT_0_AXIS_TVALID,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_1: entity work.macro_channel_1_imp_XND94M
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn3_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      S00_AXI_arready => Conn3_ARREADY,
      S00_AXI_arvalid => Conn3_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn3_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      S00_AXI_awready => Conn3_AWREADY,
      S00_AXI_awvalid => Conn3_AWVALID,
      S00_AXI_bready => Conn3_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn3_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      S00_AXI_rready => Conn3_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn3_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      S00_AXI_wready => Conn3_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn3_WVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => macro_channel_1_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => macro_channel_1_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => macro_channel_1_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => macro_channel_1_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => macro_channel_1_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => macro_channel_1_SLOT_0_AXIS3_TVALID,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_2: entity work.macro_channel_2_imp_HZ7GKZ
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI_arready => Conn4_ARREADY,
      S00_AXI_arvalid => Conn4_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI_awready => Conn4_AWREADY,
      S00_AXI_awvalid => Conn4_AWVALID,
      S00_AXI_bready => Conn4_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn4_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      S00_AXI_rready => Conn4_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn4_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      S00_AXI_wready => Conn4_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn4_WVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => macro_channel_2_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => macro_channel_2_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => macro_channel_2_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => macro_channel_2_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => macro_channel_2_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => macro_channel_2_SLOT_0_AXIS7_TVALID,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
macro_channel_3: entity work.macro_channel_3_imp_OBW35C
     port map (
      Din(94 downto 0) => Din_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn5_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn5_ARPROT(2 downto 0),
      S00_AXI_arready => Conn5_ARREADY,
      S00_AXI_arvalid => Conn5_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn5_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn5_AWPROT(2 downto 0),
      S00_AXI_awready => Conn5_AWREADY,
      S00_AXI_awvalid => Conn5_AWVALID,
      S00_AXI_bready => Conn5_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn5_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn5_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn5_RDATA(31 downto 0),
      S00_AXI_rready => Conn5_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn5_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn5_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn5_WDATA(31 downto 0),
      S00_AXI_wready => Conn5_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn5_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn5_WVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => macro_channel_3_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => macro_channel_3_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => macro_channel_3_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => macro_channel_3_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => macro_channel_3_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => macro_channel_3_SLOT_0_AXIS5_TVALID,
      dac_aclk => dac_aclk_1,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      send_pkt_i => send_pkt_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPI_MO : out STD_LOGIC;
    SPI_MO1 : out STD_LOGIC;
    SPI_SCLK : out STD_LOGIC;
    SPI_SCLK1 : out STD_LOGIC;
    SPI_SS0 : out STD_LOGIC;
    SPI_SS1 : out STD_LOGIC;
    SPI_SS2 : out STD_LOGIC;
    SPI_SS3 : out STD_LOGIC;
    adc0_clk_0_clk_n : in STD_LOGIC;
    adc0_clk_0_clk_p : in STD_LOGIC;
    adc1_clk_0_clk_n : in STD_LOGIC;
    adc1_clk_0_clk_p : in STD_LOGIC;
    adc2_clk_0_clk_n : in STD_LOGIC;
    adc2_clk_0_clk_p : in STD_LOGIC;
    adc3_clk_0_clk_n : in STD_LOGIC;
    adc3_clk_0_clk_p : in STD_LOGIC;
    dac0_clk_clk_n : in STD_LOGIC;
    dac0_clk_clk_p : in STD_LOGIC;
    dac1_clk_0_clk_n : in STD_LOGIC;
    dac1_clk_0_clk_p : in STD_LOGIC;
    o_INC_BP_0 : out STD_LOGIC;
    o_INC_BP_1 : out STD_LOGIC;
    o_INC_BP_2 : out STD_LOGIC;
    o_INC_BP_3 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    o_RTN_BP_1 : out STD_LOGIC;
    o_RTN_BP_2 : out STD_LOGIC;
    o_RTN_BP_3 : out STD_LOGIC;
    reset : in STD_LOGIC;
    sysref_in_diff_n : in STD_LOGIC;
    sysref_in_diff_p : in STD_LOGIC;
    vin0_01_0_v_n : in STD_LOGIC;
    vin0_01_0_v_p : in STD_LOGIC;
    vin0_23_0_v_n : in STD_LOGIC;
    vin0_23_0_v_p : in STD_LOGIC;
    vin1_01_0_v_n : in STD_LOGIC;
    vin1_01_0_v_p : in STD_LOGIC;
    vin1_23_0_v_n : in STD_LOGIC;
    vin1_23_0_v_p : in STD_LOGIC;
    vin2_01_0_v_n : in STD_LOGIC;
    vin2_01_0_v_p : in STD_LOGIC;
    vin2_23_0_v_n : in STD_LOGIC;
    vin2_23_0_v_p : in STD_LOGIC;
    vin3_01_0_v_n : in STD_LOGIC;
    vin3_01_0_v_p : in STD_LOGIC;
    vin3_23_0_v_n : in STD_LOGIC;
    vin3_23_0_v_p : in STD_LOGIC;
    vout00_0_v_n : out STD_LOGIC;
    vout00_0_v_p : out STD_LOGIC;
    vout01_0_v_n : out STD_LOGIC;
    vout01_0_v_p : out STD_LOGIC;
    vout02_0_v_n : out STD_LOGIC;
    vout02_0_v_p : out STD_LOGIC;
    vout03_0_v_n : out STD_LOGIC;
    vout03_0_v_p : out STD_LOGIC;
    vout10_0_v_n : out STD_LOGIC;
    vout10_0_v_p : out STD_LOGIC;
    vout11_0_v_n : out STD_LOGIC;
    vout11_0_v_p : out STD_LOGIC;
    vout12_0_v_n : out STD_LOGIC;
    vout12_0_v_p : out STD_LOGIC;
    vout13_0_v_n : out STD_LOGIC;
    vout13_0_v_p : out STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1 : entity is "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=142,numReposBlks=93,numNonXlnxBlks=13,numHierBlks=49,maxHierDepth=2,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=1,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=98,da_board_cnt=5,da_clkrst_cnt=26,da_zynq_ultra_ps_e_cnt=1,synth_mode=OOC_per_IP}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  component design_1_zynq_ultra_ps_e_0_0 is
  port (
    maxihpm1_fpd_aclk : in STD_LOGIC;
    maxigp1_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_awlock : out STD_LOGIC;
    maxigp1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awvalid : out STD_LOGIC;
    maxigp1_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awready : in STD_LOGIC;
    maxigp1_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_wlast : out STD_LOGIC;
    maxigp1_wvalid : out STD_LOGIC;
    maxigp1_wready : in STD_LOGIC;
    maxigp1_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_bvalid : in STD_LOGIC;
    maxigp1_bready : out STD_LOGIC;
    maxigp1_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_arlock : out STD_LOGIC;
    maxigp1_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arvalid : out STD_LOGIC;
    maxigp1_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_arready : in STD_LOGIC;
    maxigp1_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_rlast : in STD_LOGIC;
    maxigp1_rvalid : in STD_LOGIC;
    maxigp1_rready : out STD_LOGIC;
    maxigp1_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    emio_gpio_i : in STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_o : out STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_t : out STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_spi0_sclk_i : in STD_LOGIC;
    emio_spi0_sclk_o : out STD_LOGIC;
    emio_spi0_sclk_t : out STD_LOGIC;
    emio_spi0_m_i : in STD_LOGIC;
    emio_spi0_m_o : out STD_LOGIC;
    emio_spi0_mo_t : out STD_LOGIC;
    emio_spi0_s_i : in STD_LOGIC;
    emio_spi0_s_o : out STD_LOGIC;
    emio_spi0_so_t : out STD_LOGIC;
    emio_spi0_ss_i_n : in STD_LOGIC;
    emio_spi0_ss_o_n : out STD_LOGIC;
    emio_spi0_ss1_o_n : out STD_LOGIC;
    emio_spi0_ss_n_t : out STD_LOGIC;
    emio_spi1_sclk_i : in STD_LOGIC;
    emio_spi1_sclk_o : out STD_LOGIC;
    emio_spi1_sclk_t : out STD_LOGIC;
    emio_spi1_m_i : in STD_LOGIC;
    emio_spi1_m_o : out STD_LOGIC;
    emio_spi1_mo_t : out STD_LOGIC;
    emio_spi1_s_i : in STD_LOGIC;
    emio_spi1_s_o : out STD_LOGIC;
    emio_spi1_so_t : out STD_LOGIC;
    emio_spi1_ss_i_n : in STD_LOGIC;
    emio_spi1_ss_o_n : out STD_LOGIC;
    emio_spi1_ss1_o_n : out STD_LOGIC;
    emio_spi1_ss_n_t : out STD_LOGIC;
    pl_ps_irq0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pl_resetn0 : out STD_LOGIC;
    pl_clk0 : out STD_LOGIC
  );
  end component design_1_zynq_ultra_ps_e_0_0;
  component design_1_usp_rf_data_converter_0_0 is
  port (
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    adc2_clk_n : in STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    adc3_clk_n : in STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    dac1_clk_p : in STD_LOGIC;
    dac1_clk_n : in STD_LOGIC;
    clk_dac1 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    user_sysref_adc : in STD_LOGIC;
    user_sysref_dac : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    vout01_p : out STD_LOGIC;
    vout01_n : out STD_LOGIC;
    vout02_p : out STD_LOGIC;
    vout02_n : out STD_LOGIC;
    vout03_p : out STD_LOGIC;
    vout03_n : out STD_LOGIC;
    vout10_p : out STD_LOGIC;
    vout10_n : out STD_LOGIC;
    vout11_p : out STD_LOGIC;
    vout11_n : out STD_LOGIC;
    vout12_p : out STD_LOGIC;
    vout12_n : out STD_LOGIC;
    vout13_p : out STD_LOGIC;
    vout13_n : out STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m2_axis_aresetn : in STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m20_axis_tvalid : out STD_LOGIC;
    m20_axis_tready : in STD_LOGIC;
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tvalid : out STD_LOGIC;
    m22_axis_tready : in STD_LOGIC;
    m3_axis_aresetn : in STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m30_axis_tvalid : out STD_LOGIC;
    m30_axis_tready : in STD_LOGIC;
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tvalid : out STD_LOGIC;
    m32_axis_tready : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s02_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s02_axis_tvalid : in STD_LOGIC;
    s02_axis_tready : out STD_LOGIC;
    s03_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s03_axis_tvalid : in STD_LOGIC;
    s03_axis_tready : out STD_LOGIC;
    s1_axis_aresetn : in STD_LOGIC;
    s1_axis_aclk : in STD_LOGIC;
    s10_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s10_axis_tvalid : in STD_LOGIC;
    s10_axis_tready : out STD_LOGIC;
    s11_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s11_axis_tvalid : in STD_LOGIC;
    s11_axis_tready : out STD_LOGIC;
    s12_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s12_axis_tvalid : in STD_LOGIC;
    s12_axis_tready : out STD_LOGIC;
    s13_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s13_axis_tvalid : in STD_LOGIC;
    s13_axis_tready : out STD_LOGIC
  );
  end component design_1_usp_rf_data_converter_0_0;
  component design_1_intr_block_0_0 is
  port (
    bd_flag : in STD_LOGIC;
    irq : out STD_LOGIC
  );
  end component design_1_intr_block_0_0;
  signal CLK_DIFF_SYSREF_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_SYSREF_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MTS_Block_adc_clk : STD_LOGIC;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal MTS_Block_dac_clk1 : STD_LOGIC;
  signal MTS_Block_user_sysref_adc : STD_LOGIC;
  signal MTS_Block_user_sysref_dac : STD_LOGIC;
  signal S00_AXI17_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI17_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI17_1_ARREADY : STD_LOGIC;
  signal S00_AXI17_1_ARVALID : STD_LOGIC;
  signal S00_AXI17_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI17_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI17_1_AWREADY : STD_LOGIC;
  signal S00_AXI17_1_AWVALID : STD_LOGIC;
  signal S00_AXI17_1_BREADY : STD_LOGIC;
  signal S00_AXI17_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI17_1_BVALID : STD_LOGIC;
  signal S00_AXI17_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI17_1_RREADY : STD_LOGIC;
  signal S00_AXI17_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI17_1_RVALID : STD_LOGIC;
  signal S00_AXI17_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI17_1_WREADY : STD_LOGIC;
  signal S00_AXI17_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI17_1_WVALID : STD_LOGIC;
  signal S00_AXI2_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI2_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI2_1_ARREADY : STD_LOGIC;
  signal S00_AXI2_1_ARVALID : STD_LOGIC;
  signal S00_AXI2_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI2_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI2_1_AWREADY : STD_LOGIC;
  signal S00_AXI2_1_AWVALID : STD_LOGIC;
  signal S00_AXI2_1_BREADY : STD_LOGIC;
  signal S00_AXI2_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI2_1_BVALID : STD_LOGIC;
  signal S00_AXI2_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI2_1_RREADY : STD_LOGIC;
  signal S00_AXI2_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI2_1_RVALID : STD_LOGIC;
  signal S00_AXI2_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI2_1_WREADY : STD_LOGIC;
  signal S00_AXI2_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI2_1_WVALID : STD_LOGIC;
  signal S00_AXI3_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI3_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI3_1_ARREADY : STD_LOGIC;
  signal S00_AXI3_1_ARVALID : STD_LOGIC;
  signal S00_AXI3_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI3_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI3_1_AWREADY : STD_LOGIC;
  signal S00_AXI3_1_AWVALID : STD_LOGIC;
  signal S00_AXI3_1_BREADY : STD_LOGIC;
  signal S00_AXI3_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI3_1_BVALID : STD_LOGIC;
  signal S00_AXI3_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI3_1_RREADY : STD_LOGIC;
  signal S00_AXI3_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI3_1_RVALID : STD_LOGIC;
  signal S00_AXI3_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI3_1_WREADY : STD_LOGIC;
  signal S00_AXI3_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI3_1_WVALID : STD_LOGIC;
  signal S00_AXI4_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI4_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI4_2_ARREADY : STD_LOGIC;
  signal S00_AXI4_2_ARVALID : STD_LOGIC;
  signal S00_AXI4_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI4_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI4_2_AWREADY : STD_LOGIC;
  signal S00_AXI4_2_AWVALID : STD_LOGIC;
  signal S00_AXI4_2_BREADY : STD_LOGIC;
  signal S00_AXI4_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI4_2_BVALID : STD_LOGIC;
  signal S00_AXI4_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI4_2_RREADY : STD_LOGIC;
  signal S00_AXI4_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI4_2_RVALID : STD_LOGIC;
  signal S00_AXI4_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI4_2_WREADY : STD_LOGIC;
  signal S00_AXI4_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI4_2_WVALID : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC;
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC;
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S01_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S01_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_ARREADY : STD_LOGIC;
  signal S01_AXI_1_ARVALID : STD_LOGIC;
  signal S01_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S01_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_AWREADY : STD_LOGIC;
  signal S01_AXI_1_AWVALID : STD_LOGIC;
  signal S01_AXI_1_BREADY : STD_LOGIC;
  signal S01_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_BVALID : STD_LOGIC;
  signal S01_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_RREADY : STD_LOGIC;
  signal S01_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_RVALID : STD_LOGIC;
  signal S01_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_WREADY : STD_LOGIC;
  signal S01_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S01_AXI_1_WVALID : STD_LOGIC;
  signal SPB_blocks_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SPB_blocks_o_INC_BP_0 : STD_LOGIC;
  signal SPB_blocks_o_RTN_BP_0 : STD_LOGIC;
  signal adc0_clk_0_1_CLK_N : STD_LOGIC;
  signal adc0_clk_0_1_CLK_P : STD_LOGIC;
  signal adc1_clk_0_1_CLK_N : STD_LOGIC;
  signal adc1_clk_0_1_CLK_P : STD_LOGIC;
  signal adc2_clk_0_1_CLK_N : STD_LOGIC;
  signal adc2_clk_0_1_CLK_P : STD_LOGIC;
  signal adc3_clk_0_1_CLK_N : STD_LOGIC;
  signal adc3_clk_0_1_CLK_P : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M03_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M04_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M04_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M04_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M04_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M04_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M05_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M05_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M06_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M06_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M06_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M06_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M06_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M06_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M06_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M06_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M06_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M07_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M07_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M07_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M07_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M07_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M07_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M07_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M07_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M07_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M09_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M14_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M16_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M18_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M19_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M20_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M21_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M21_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M21_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M21_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M21_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M21_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M21_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M21_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M21_AXI_WVALID : STD_LOGIC;
  signal control_block_adc_control : STD_LOGIC;
  signal control_block_dac_control : STD_LOGIC;
  signal dac0_clk_0_1_CLK_N : STD_LOGIC;
  signal dac0_clk_0_1_CLK_P : STD_LOGIC;
  signal dac1_clk_0_1_CLK_N : STD_LOGIC;
  signal dac1_clk_0_1_CLK_P : STD_LOGIC;
  signal intr_block_0_irq : STD_LOGIC;
  signal reset_block_peripheral_aresetn1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_block_peripheral_aresetn3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk1_1 : STD_LOGIC;
  signal sysref_in_0_1_diff_n : STD_LOGIC;
  signal sysref_in_0_1_diff_p : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_datapath_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal tx_datapath_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal usp_rf_data_converter_0_m00_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m00_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m02_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m10_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m10_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m12_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m12_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m20_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m20_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m22_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m22_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m30_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m30_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m32_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m32_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_P : STD_LOGIC;
  signal vin0_01_0_1_V_N : STD_LOGIC;
  signal vin0_01_0_1_V_P : STD_LOGIC;
  signal vin0_23_0_1_V_N : STD_LOGIC;
  signal vin0_23_0_1_V_P : STD_LOGIC;
  signal vin1_01_0_1_V_N : STD_LOGIC;
  signal vin1_01_0_1_V_P : STD_LOGIC;
  signal vin1_23_0_1_V_N : STD_LOGIC;
  signal vin1_23_0_1_V_P : STD_LOGIC;
  signal vin2_01_0_1_V_N : STD_LOGIC;
  signal vin2_01_0_1_V_P : STD_LOGIC;
  signal vin2_23_0_1_V_N : STD_LOGIC;
  signal vin2_23_0_1_V_P : STD_LOGIC;
  signal vin3_01_0_1_V_N : STD_LOGIC;
  signal vin3_01_0_1_V_P : STD_LOGIC;
  signal vin3_23_0_1_V_N : STD_LOGIC;
  signal vin3_23_0_1_V_P : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_gpio_o : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal zynq_ultra_ps_e_0_emio_spi0_m_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_sclk_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_ss1_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi0_ss_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_m_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_sclk_o : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_ss1_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_spi1_ss_o_n : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M08_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M10_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M11_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_araddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_aruser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awaddr_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awburst_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awcache_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awlen_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awlock_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awprot_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awqos_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awregion_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awsize_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awuser_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_wdata_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_wstrb_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_interconnect_2_M15_AXI_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_irq_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_mo_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_s_o_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_sclk_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_so_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi0_ss_n_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_mo_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_s_o_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_sclk_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_so_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_spi1_ss_n_t_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED : STD_LOGIC_VECTOR ( 94 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of adc0_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of adc0_clk_0_clk_n : signal is "XIL_INTERFACENAME adc0_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc0_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc1_clk_0_clk_n : signal is "XIL_INTERFACENAME adc1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc2_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc2_clk_0_clk_n : signal is "XIL_INTERFACENAME adc2_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc2_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc3_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc3_clk_0_clk_n : signal is "XIL_INTERFACENAME adc3_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc3_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of dac0_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_N";
  attribute X_INTERFACE_PARAMETER of dac0_clk_clk_n : signal is "XIL_INTERFACENAME dac0_clk, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of dac0_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_P";
  attribute X_INTERFACE_INFO of dac1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of dac1_clk_0_clk_n : signal is "XIL_INTERFACENAME dac1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of dac1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of sysref_in_diff_n : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_n";
  attribute X_INTERFACE_INFO of sysref_in_diff_p : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_p";
  attribute X_INTERFACE_INFO of vin0_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_N";
  attribute X_INTERFACE_INFO of vin0_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_P";
  attribute X_INTERFACE_INFO of vin0_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_N";
  attribute X_INTERFACE_INFO of vin0_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_P";
  attribute X_INTERFACE_INFO of vin1_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_N";
  attribute X_INTERFACE_INFO of vin1_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_P";
  attribute X_INTERFACE_INFO of vin1_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_N";
  attribute X_INTERFACE_INFO of vin1_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_P";
  attribute X_INTERFACE_INFO of vin2_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_N";
  attribute X_INTERFACE_INFO of vin2_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_P";
  attribute X_INTERFACE_INFO of vin2_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_N";
  attribute X_INTERFACE_INFO of vin2_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_P";
  attribute X_INTERFACE_INFO of vin3_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_N";
  attribute X_INTERFACE_INFO of vin3_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_P";
  attribute X_INTERFACE_INFO of vin3_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_N";
  attribute X_INTERFACE_INFO of vin3_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_P";
  attribute X_INTERFACE_INFO of vout00_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_N";
  attribute X_INTERFACE_INFO of vout00_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_P";
  attribute X_INTERFACE_INFO of vout01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_N";
  attribute X_INTERFACE_INFO of vout01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_P";
  attribute X_INTERFACE_INFO of vout02_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_N";
  attribute X_INTERFACE_INFO of vout02_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_P";
  attribute X_INTERFACE_INFO of vout03_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_N";
  attribute X_INTERFACE_INFO of vout03_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_P";
  attribute X_INTERFACE_INFO of vout10_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_N";
  attribute X_INTERFACE_INFO of vout10_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_P";
  attribute X_INTERFACE_INFO of vout11_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_N";
  attribute X_INTERFACE_INFO of vout11_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_P";
  attribute X_INTERFACE_INFO of vout12_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_N";
  attribute X_INTERFACE_INFO of vout12_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_P";
  attribute X_INTERFACE_INFO of vout13_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_N";
  attribute X_INTERFACE_INFO of vout13_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_P";
  attribute X_INTERFACE_INFO of CLK_DIFF_PL_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK_DIFF_PL_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_PL_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute X_INTERFACE_INFO of CLK_DIFF_PL_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_P";
  attribute X_INTERFACE_INFO of CLK_DIFF_SYSREF_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK_DIFF_SYSREF_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_SYSREF_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute X_INTERFACE_INFO of CLK_DIFF_SYSREF_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_P";
begin
  CLK_DIFF_SYSREF_CLK_1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  CLK_DIFF_SYSREF_CLK_1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  CLK_IN_D_0_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_IN_D_0_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  SPI_MO <= zynq_ultra_ps_e_0_emio_spi0_m_o;
  SPI_MO1 <= zynq_ultra_ps_e_0_emio_spi1_m_o;
  SPI_SCLK <= zynq_ultra_ps_e_0_emio_spi0_sclk_o;
  SPI_SCLK1 <= zynq_ultra_ps_e_0_emio_spi1_sclk_o;
  SPI_SS0 <= zynq_ultra_ps_e_0_emio_spi0_ss_o_n;
  SPI_SS1 <= zynq_ultra_ps_e_0_emio_spi0_ss1_o_n;
  SPI_SS2 <= zynq_ultra_ps_e_0_emio_spi1_ss_o_n;
  SPI_SS3 <= zynq_ultra_ps_e_0_emio_spi1_ss1_o_n;
  adc0_clk_0_1_CLK_N <= adc0_clk_0_clk_n;
  adc0_clk_0_1_CLK_P <= adc0_clk_0_clk_p;
  adc1_clk_0_1_CLK_N <= adc1_clk_0_clk_n;
  adc1_clk_0_1_CLK_P <= adc1_clk_0_clk_p;
  adc2_clk_0_1_CLK_N <= adc2_clk_0_clk_n;
  adc2_clk_0_1_CLK_P <= adc2_clk_0_clk_p;
  adc3_clk_0_1_CLK_N <= adc3_clk_0_clk_n;
  adc3_clk_0_1_CLK_P <= adc3_clk_0_clk_p;
  dac0_clk_0_1_CLK_N <= dac0_clk_clk_n;
  dac0_clk_0_1_CLK_P <= dac0_clk_clk_p;
  dac1_clk_0_1_CLK_N <= dac1_clk_0_clk_n;
  dac1_clk_0_1_CLK_P <= dac1_clk_0_clk_p;
  o_INC_BP_0 <= SPB_blocks_o_INC_BP_0;
  o_INC_BP_1 <= SPB_blocks_o_INC_BP_0;
  o_INC_BP_2 <= SPB_blocks_o_INC_BP_0;
  o_INC_BP_3 <= SPB_blocks_o_INC_BP_0;
  o_RTN_BP_0 <= SPB_blocks_o_RTN_BP_0;
  o_RTN_BP_1 <= SPB_blocks_o_RTN_BP_0;
  o_RTN_BP_2 <= SPB_blocks_o_RTN_BP_0;
  o_RTN_BP_3 <= SPB_blocks_o_RTN_BP_0;
  sysref_in_0_1_diff_n <= sysref_in_diff_n;
  sysref_in_0_1_diff_p <= sysref_in_diff_p;
  vin0_01_0_1_V_N <= vin0_01_0_v_n;
  vin0_01_0_1_V_P <= vin0_01_0_v_p;
  vin0_23_0_1_V_N <= vin0_23_0_v_n;
  vin0_23_0_1_V_P <= vin0_23_0_v_p;
  vin1_01_0_1_V_N <= vin1_01_0_v_n;
  vin1_01_0_1_V_P <= vin1_01_0_v_p;
  vin1_23_0_1_V_N <= vin1_23_0_v_n;
  vin1_23_0_1_V_P <= vin1_23_0_v_p;
  vin2_01_0_1_V_N <= vin2_01_0_v_n;
  vin2_01_0_1_V_P <= vin2_01_0_v_p;
  vin2_23_0_1_V_N <= vin2_23_0_v_n;
  vin2_23_0_1_V_P <= vin2_23_0_v_p;
  vin3_01_0_1_V_N <= vin3_01_0_v_n;
  vin3_01_0_1_V_P <= vin3_01_0_v_p;
  vin3_23_0_1_V_N <= vin3_23_0_v_n;
  vin3_23_0_1_V_P <= vin3_23_0_v_p;
  vout00_0_v_n <= usp_rf_data_converter_0_vout00_V_N;
  vout00_0_v_p <= usp_rf_data_converter_0_vout00_V_P;
  vout01_0_v_n <= usp_rf_data_converter_0_vout01_V_N;
  vout01_0_v_p <= usp_rf_data_converter_0_vout01_V_P;
  vout02_0_v_n <= usp_rf_data_converter_0_vout02_V_N;
  vout02_0_v_p <= usp_rf_data_converter_0_vout02_V_P;
  vout03_0_v_n <= usp_rf_data_converter_0_vout03_V_N;
  vout03_0_v_p <= usp_rf_data_converter_0_vout03_V_P;
  vout10_0_v_n <= usp_rf_data_converter_0_vout10_V_N;
  vout10_0_v_p <= usp_rf_data_converter_0_vout10_V_P;
  vout11_0_v_n <= usp_rf_data_converter_0_vout11_V_N;
  vout11_0_v_p <= usp_rf_data_converter_0_vout11_V_P;
  vout12_0_v_n <= usp_rf_data_converter_0_vout12_V_N;
  vout12_0_v_p <= usp_rf_data_converter_0_vout12_V_P;
  vout13_0_v_n <= usp_rf_data_converter_0_vout13_V_N;
  vout13_0_v_p <= usp_rf_data_converter_0_vout13_V_P;
MTS_Block: entity work.MTS_Block_imp_1FQFZRG
     port map (
      CLK_DIFF_PL_CLK_clk_n(0) => CLK_IN_D_0_1_CLK_N(0),
      CLK_DIFF_PL_CLK_clk_p(0) => CLK_IN_D_0_1_CLK_P(0),
      CLK_DIFF_SYSREF_CLK_clk_n(0) => CLK_DIFF_SYSREF_CLK_1_CLK_N(0),
      CLK_DIFF_SYSREF_CLK_clk_p(0) => CLK_DIFF_SYSREF_CLK_1_CLK_P(0),
      adc45_clk => s_axis_aclk1_1,
      adc_clk => MTS_Block_adc_clk,
      dac45_clk => MTS_Block_dac_clk,
      dac_clk => MTS_Block_dac_clk1,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac
    );
SPB_blocks: entity work.SPB_blocks_imp_UQ6IDJ
     port map (
      Din(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      Res(0) => SPB_blocks_Res(0),
      S00_AXI10_araddr(39 downto 0) => axi_interconnect_2_M07_AXI_ARADDR(39 downto 0),
      S00_AXI10_arprot(2 downto 0) => axi_interconnect_2_M07_AXI_ARPROT(2 downto 0),
      S00_AXI10_arready => axi_interconnect_2_M07_AXI_ARREADY,
      S00_AXI10_arvalid => axi_interconnect_2_M07_AXI_ARVALID,
      S00_AXI10_awaddr(39 downto 0) => axi_interconnect_2_M07_AXI_AWADDR(39 downto 0),
      S00_AXI10_awprot(2 downto 0) => axi_interconnect_2_M07_AXI_AWPROT(2 downto 0),
      S00_AXI10_awready => axi_interconnect_2_M07_AXI_AWREADY,
      S00_AXI10_awvalid => axi_interconnect_2_M07_AXI_AWVALID,
      S00_AXI10_bready => axi_interconnect_2_M07_AXI_BREADY,
      S00_AXI10_bresp(1 downto 0) => axi_interconnect_2_M07_AXI_BRESP(1 downto 0),
      S00_AXI10_bvalid => axi_interconnect_2_M07_AXI_BVALID,
      S00_AXI10_rdata(31 downto 0) => axi_interconnect_2_M07_AXI_RDATA(31 downto 0),
      S00_AXI10_rready => axi_interconnect_2_M07_AXI_RREADY,
      S00_AXI10_rresp(1 downto 0) => axi_interconnect_2_M07_AXI_RRESP(1 downto 0),
      S00_AXI10_rvalid => axi_interconnect_2_M07_AXI_RVALID,
      S00_AXI10_wdata(31 downto 0) => axi_interconnect_2_M07_AXI_WDATA(31 downto 0),
      S00_AXI10_wready => axi_interconnect_2_M07_AXI_WREADY,
      S00_AXI10_wstrb(3 downto 0) => axi_interconnect_2_M07_AXI_WSTRB(3 downto 0),
      S00_AXI10_wvalid => axi_interconnect_2_M07_AXI_WVALID,
      S00_AXI17_araddr(39 downto 0) => S00_AXI17_1_ARADDR(39 downto 0),
      S00_AXI17_arprot(2 downto 0) => S00_AXI17_1_ARPROT(2 downto 0),
      S00_AXI17_arready => S00_AXI17_1_ARREADY,
      S00_AXI17_arvalid => S00_AXI17_1_ARVALID,
      S00_AXI17_awaddr(39 downto 0) => S00_AXI17_1_AWADDR(39 downto 0),
      S00_AXI17_awprot(2 downto 0) => S00_AXI17_1_AWPROT(2 downto 0),
      S00_AXI17_awready => S00_AXI17_1_AWREADY,
      S00_AXI17_awvalid => S00_AXI17_1_AWVALID,
      S00_AXI17_bready => S00_AXI17_1_BREADY,
      S00_AXI17_bresp(1 downto 0) => S00_AXI17_1_BRESP(1 downto 0),
      S00_AXI17_bvalid => S00_AXI17_1_BVALID,
      S00_AXI17_rdata(31 downto 0) => S00_AXI17_1_RDATA(31 downto 0),
      S00_AXI17_rready => S00_AXI17_1_RREADY,
      S00_AXI17_rresp(1 downto 0) => S00_AXI17_1_RRESP(1 downto 0),
      S00_AXI17_rvalid => S00_AXI17_1_RVALID,
      S00_AXI17_wdata(31 downto 0) => S00_AXI17_1_WDATA(31 downto 0),
      S00_AXI17_wready => S00_AXI17_1_WREADY,
      S00_AXI17_wstrb(3 downto 0) => S00_AXI17_1_WSTRB(3 downto 0),
      S00_AXI17_wvalid => S00_AXI17_1_WVALID,
      S00_AXI1_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      S00_AXI1_arready => axi_interconnect_2_M18_AXI_ARREADY,
      S00_AXI1_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      S00_AXI1_awready => axi_interconnect_2_M18_AXI_AWREADY,
      S00_AXI1_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      S00_AXI1_bready => axi_interconnect_2_M18_AXI_BREADY,
      S00_AXI1_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      S00_AXI1_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      S00_AXI1_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      S00_AXI1_rready => axi_interconnect_2_M18_AXI_RREADY,
      S00_AXI1_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      S00_AXI1_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      S00_AXI1_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      S00_AXI1_wready => axi_interconnect_2_M18_AXI_WREADY,
      S00_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      S00_AXI1_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      S00_AXI3_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      S00_AXI3_arready => axi_interconnect_2_M19_AXI_ARREADY,
      S00_AXI3_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      S00_AXI3_awready => axi_interconnect_2_M19_AXI_AWREADY,
      S00_AXI3_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      S00_AXI3_bready => axi_interconnect_2_M19_AXI_BREADY,
      S00_AXI3_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      S00_AXI3_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      S00_AXI3_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      S00_AXI3_rready => axi_interconnect_2_M19_AXI_RREADY,
      S00_AXI3_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      S00_AXI3_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      S00_AXI3_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      S00_AXI3_wready => axi_interconnect_2_M19_AXI_WREADY,
      S00_AXI3_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      S00_AXI3_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      S00_AXI4_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      S00_AXI4_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      S00_AXI4_arready => axi_interconnect_2_M03_AXI_ARREADY,
      S00_AXI4_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      S00_AXI4_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      S00_AXI4_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      S00_AXI4_awready => axi_interconnect_2_M03_AXI_AWREADY,
      S00_AXI4_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      S00_AXI4_bready => axi_interconnect_2_M03_AXI_BREADY,
      S00_AXI4_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      S00_AXI4_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      S00_AXI4_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      S00_AXI4_rready => axi_interconnect_2_M03_AXI_RREADY,
      S00_AXI4_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      S00_AXI4_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      S00_AXI4_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      S00_AXI4_wready => axi_interconnect_2_M03_AXI_WREADY,
      S00_AXI4_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      S00_AXI4_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      S00_AXI6_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      S00_AXI6_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      S00_AXI6_arready => axi_interconnect_2_M20_AXI_ARREADY,
      S00_AXI6_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      S00_AXI6_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      S00_AXI6_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      S00_AXI6_awready => axi_interconnect_2_M20_AXI_AWREADY,
      S00_AXI6_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      S00_AXI6_bready => axi_interconnect_2_M20_AXI_BREADY,
      S00_AXI6_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      S00_AXI6_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      S00_AXI6_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      S00_AXI6_rready => axi_interconnect_2_M20_AXI_RREADY,
      S00_AXI6_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      S00_AXI6_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      S00_AXI6_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      S00_AXI6_wready => axi_interconnect_2_M20_AXI_WREADY,
      S00_AXI6_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      S00_AXI6_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      S00_AXI7_araddr(39 downto 0) => axi_interconnect_2_M21_AXI_ARADDR(39 downto 0),
      S00_AXI7_arprot(2 downto 0) => axi_interconnect_2_M21_AXI_ARPROT(2 downto 0),
      S00_AXI7_arready => axi_interconnect_2_M21_AXI_ARREADY,
      S00_AXI7_arvalid => axi_interconnect_2_M21_AXI_ARVALID,
      S00_AXI7_awaddr(39 downto 0) => axi_interconnect_2_M21_AXI_AWADDR(39 downto 0),
      S00_AXI7_awprot(2 downto 0) => axi_interconnect_2_M21_AXI_AWPROT(2 downto 0),
      S00_AXI7_awready => axi_interconnect_2_M21_AXI_AWREADY,
      S00_AXI7_awvalid => axi_interconnect_2_M21_AXI_AWVALID,
      S00_AXI7_bready => axi_interconnect_2_M21_AXI_BREADY,
      S00_AXI7_bresp(1 downto 0) => axi_interconnect_2_M21_AXI_BRESP(1 downto 0),
      S00_AXI7_bvalid => axi_interconnect_2_M21_AXI_BVALID,
      S00_AXI7_rdata(31 downto 0) => axi_interconnect_2_M21_AXI_RDATA(31 downto 0),
      S00_AXI7_rready => axi_interconnect_2_M21_AXI_RREADY,
      S00_AXI7_rresp(1 downto 0) => axi_interconnect_2_M21_AXI_RRESP(1 downto 0),
      S00_AXI7_rvalid => axi_interconnect_2_M21_AXI_RVALID,
      S00_AXI7_wdata(31 downto 0) => axi_interconnect_2_M21_AXI_WDATA(31 downto 0),
      S00_AXI7_wready => axi_interconnect_2_M21_AXI_WREADY,
      S00_AXI7_wstrb(3 downto 0) => axi_interconnect_2_M21_AXI_WSTRB(3 downto 0),
      S00_AXI7_wvalid => axi_interconnect_2_M21_AXI_WVALID,
      S00_AXI9_araddr(39 downto 0) => axi_interconnect_2_M05_AXI_ARADDR(39 downto 0),
      S00_AXI9_arprot(2 downto 0) => axi_interconnect_2_M05_AXI_ARPROT(2 downto 0),
      S00_AXI9_arready => axi_interconnect_2_M05_AXI_ARREADY,
      S00_AXI9_arvalid => axi_interconnect_2_M05_AXI_ARVALID,
      S00_AXI9_awaddr(39 downto 0) => axi_interconnect_2_M05_AXI_AWADDR(39 downto 0),
      S00_AXI9_awprot(2 downto 0) => axi_interconnect_2_M05_AXI_AWPROT(2 downto 0),
      S00_AXI9_awready => axi_interconnect_2_M05_AXI_AWREADY,
      S00_AXI9_awvalid => axi_interconnect_2_M05_AXI_AWVALID,
      S00_AXI9_bready => axi_interconnect_2_M05_AXI_BREADY,
      S00_AXI9_bresp(1 downto 0) => axi_interconnect_2_M05_AXI_BRESP(1 downto 0),
      S00_AXI9_bvalid => axi_interconnect_2_M05_AXI_BVALID,
      S00_AXI9_rdata(31 downto 0) => axi_interconnect_2_M05_AXI_RDATA(31 downto 0),
      S00_AXI9_rready => axi_interconnect_2_M05_AXI_RREADY,
      S00_AXI9_rresp(1 downto 0) => axi_interconnect_2_M05_AXI_RRESP(1 downto 0),
      S00_AXI9_rvalid => axi_interconnect_2_M05_AXI_RVALID,
      S00_AXI9_wdata(31 downto 0) => axi_interconnect_2_M05_AXI_WDATA(31 downto 0),
      S00_AXI9_wready => axi_interconnect_2_M05_AXI_WREADY,
      S00_AXI9_wstrb(3 downto 0) => axi_interconnect_2_M05_AXI_WSTRB(3 downto 0),
      S00_AXI9_wvalid => axi_interconnect_2_M05_AXI_WVALID,
      S00_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      S00_AXIS_tready => usp_rf_data_converter_0_m00_axis_TREADY,
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M14_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M14_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M14_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M14_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M14_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      S01_AXI1_araddr(39 downto 0) => axi_interconnect_2_M04_AXI_ARADDR(39 downto 0),
      S01_AXI1_arprot(2 downto 0) => axi_interconnect_2_M04_AXI_ARPROT(2 downto 0),
      S01_AXI1_arready => axi_interconnect_2_M04_AXI_ARREADY,
      S01_AXI1_arvalid => axi_interconnect_2_M04_AXI_ARVALID,
      S01_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M04_AXI_AWADDR(39 downto 0),
      S01_AXI1_awprot(2 downto 0) => axi_interconnect_2_M04_AXI_AWPROT(2 downto 0),
      S01_AXI1_awready => axi_interconnect_2_M04_AXI_AWREADY,
      S01_AXI1_awvalid => axi_interconnect_2_M04_AXI_AWVALID,
      S01_AXI1_bready => axi_interconnect_2_M04_AXI_BREADY,
      S01_AXI1_bresp(1 downto 0) => axi_interconnect_2_M04_AXI_BRESP(1 downto 0),
      S01_AXI1_bvalid => axi_interconnect_2_M04_AXI_BVALID,
      S01_AXI1_rdata(31 downto 0) => axi_interconnect_2_M04_AXI_RDATA(31 downto 0),
      S01_AXI1_rready => axi_interconnect_2_M04_AXI_RREADY,
      S01_AXI1_rresp(1 downto 0) => axi_interconnect_2_M04_AXI_RRESP(1 downto 0),
      S01_AXI1_rvalid => axi_interconnect_2_M04_AXI_RVALID,
      S01_AXI1_wdata(31 downto 0) => axi_interconnect_2_M04_AXI_WDATA(31 downto 0),
      S01_AXI1_wready => axi_interconnect_2_M04_AXI_WREADY,
      S01_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M04_AXI_WSTRB(3 downto 0),
      S01_AXI1_wvalid => axi_interconnect_2_M04_AXI_WVALID,
      S01_AXI2_araddr(39 downto 0) => axi_interconnect_2_M06_AXI_ARADDR(39 downto 0),
      S01_AXI2_arprot(2 downto 0) => axi_interconnect_2_M06_AXI_ARPROT(2 downto 0),
      S01_AXI2_arready => axi_interconnect_2_M06_AXI_ARREADY,
      S01_AXI2_arvalid => axi_interconnect_2_M06_AXI_ARVALID,
      S01_AXI2_awaddr(39 downto 0) => axi_interconnect_2_M06_AXI_AWADDR(39 downto 0),
      S01_AXI2_awprot(2 downto 0) => axi_interconnect_2_M06_AXI_AWPROT(2 downto 0),
      S01_AXI2_awready => axi_interconnect_2_M06_AXI_AWREADY,
      S01_AXI2_awvalid => axi_interconnect_2_M06_AXI_AWVALID,
      S01_AXI2_bready => axi_interconnect_2_M06_AXI_BREADY,
      S01_AXI2_bresp(1 downto 0) => axi_interconnect_2_M06_AXI_BRESP(1 downto 0),
      S01_AXI2_bvalid => axi_interconnect_2_M06_AXI_BVALID,
      S01_AXI2_rdata(31 downto 0) => axi_interconnect_2_M06_AXI_RDATA(31 downto 0),
      S01_AXI2_rready => axi_interconnect_2_M06_AXI_RREADY,
      S01_AXI2_rresp(1 downto 0) => axi_interconnect_2_M06_AXI_RRESP(1 downto 0),
      S01_AXI2_rvalid => axi_interconnect_2_M06_AXI_RVALID,
      S01_AXI2_wdata(31 downto 0) => axi_interconnect_2_M06_AXI_WDATA(31 downto 0),
      S01_AXI2_wready => axi_interconnect_2_M06_AXI_WREADY,
      S01_AXI2_wstrb(3 downto 0) => axi_interconnect_2_M06_AXI_WSTRB(3 downto 0),
      S01_AXI2_wvalid => axi_interconnect_2_M06_AXI_WVALID,
      S01_AXI4_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      S01_AXI4_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      S01_AXI4_arready => axi_interconnect_2_M09_AXI_ARREADY,
      S01_AXI4_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      S01_AXI4_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      S01_AXI4_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      S01_AXI4_awready => axi_interconnect_2_M09_AXI_AWREADY,
      S01_AXI4_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      S01_AXI4_bready => axi_interconnect_2_M09_AXI_BREADY,
      S01_AXI4_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      S01_AXI4_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      S01_AXI4_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      S01_AXI4_rready => axi_interconnect_2_M09_AXI_RREADY,
      S01_AXI4_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      S01_AXI4_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      S01_AXI4_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      S01_AXI4_wready => axi_interconnect_2_M09_AXI_WREADY,
      S01_AXI4_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      S01_AXI4_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      S01_AXIS1_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      S01_AXIS1_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      S01_AXI_araddr(39 downto 0) => S01_AXI_1_ARADDR(39 downto 0),
      S01_AXI_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      S01_AXI_arready => S01_AXI_1_ARREADY,
      S01_AXI_arvalid => S01_AXI_1_ARVALID,
      S01_AXI_awaddr(39 downto 0) => S01_AXI_1_AWADDR(39 downto 0),
      S01_AXI_awprot(2 downto 0) => S01_AXI_1_AWPROT(2 downto 0),
      S01_AXI_awready => S01_AXI_1_AWREADY,
      S01_AXI_awvalid => S01_AXI_1_AWVALID,
      S01_AXI_bready => S01_AXI_1_BREADY,
      S01_AXI_bresp(1 downto 0) => S01_AXI_1_BRESP(1 downto 0),
      S01_AXI_bvalid => S01_AXI_1_BVALID,
      S01_AXI_rdata(31 downto 0) => S01_AXI_1_RDATA(31 downto 0),
      S01_AXI_rready => S01_AXI_1_RREADY,
      S01_AXI_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      S01_AXI_rvalid => S01_AXI_1_RVALID,
      S01_AXI_wdata(31 downto 0) => S01_AXI_1_WDATA(31 downto 0),
      S01_AXI_wready => S01_AXI_1_WREADY,
      S01_AXI_wstrb(3 downto 0) => S01_AXI_1_WSTRB(3 downto 0),
      S01_AXI_wvalid => S01_AXI_1_WVALID,
      S02_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      S02_AXIS_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      S03_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      S03_AXIS_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      S04_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      S04_AXIS_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      S05_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      S05_AXIS_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      S06_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      S06_AXIS_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      S07_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      S07_AXIS_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      aclk => s_axis_aclk1_1,
      adc_220_aclk => MTS_Block_dac_clk,
      adc_220_aresetn => reset_block_peripheral_aresetn1(0),
      adc_clk_soft_aresetn(0) => reset_block_peripheral_aresetn3(0),
      o_INC_BP_0 => SPB_blocks_o_INC_BP_0,
      o_RTN_BP_0 => SPB_blocks_o_RTN_BP_0,
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s00_axis_tvalid1 => control_block_adc_control
    );
axi_interconnect_2: entity work.design_1_axi_interconnect_2_0
     port map (
      ACLK => zynq_ultra_ps_e_0_pl_clk0,
      ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => S01_AXI_1_ARADDR(39 downto 0),
      M00_AXI_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      M00_AXI_arready => S01_AXI_1_ARREADY,
      M00_AXI_arvalid => S01_AXI_1_ARVALID,
      M00_AXI_awaddr(39 downto 0) => S01_AXI_1_AWADDR(39 downto 0),
      M00_AXI_awprot(2 downto 0) => S01_AXI_1_AWPROT(2 downto 0),
      M00_AXI_awready => S01_AXI_1_AWREADY,
      M00_AXI_awvalid => S01_AXI_1_AWVALID,
      M00_AXI_bready => S01_AXI_1_BREADY,
      M00_AXI_bresp(1 downto 0) => S01_AXI_1_BRESP(1 downto 0),
      M00_AXI_bvalid => S01_AXI_1_BVALID,
      M00_AXI_rdata(31 downto 0) => S01_AXI_1_RDATA(31 downto 0),
      M00_AXI_rready => S01_AXI_1_RREADY,
      M00_AXI_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      M00_AXI_rvalid => S01_AXI_1_RVALID,
      M00_AXI_wdata(31 downto 0) => S01_AXI_1_WDATA(31 downto 0),
      M00_AXI_wready => S01_AXI_1_WREADY,
      M00_AXI_wstrb(3 downto 0) => S01_AXI_1_WSTRB(3 downto 0),
      M00_AXI_wvalid => S01_AXI_1_WVALID,
      M01_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M01_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M01_AXI_araddr(39 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(39 downto 0),
      M01_AXI_arready(0) => axi_interconnect_2_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => axi_interconnect_2_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(39 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(39 downto 0),
      M01_AXI_awready(0) => axi_interconnect_2_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => axi_interconnect_2_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_2_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_2_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_2_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_2_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_2_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_2_M01_AXI_WVALID(0),
      M02_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M02_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M02_AXI_araddr(39 downto 0) => S00_AXI17_1_ARADDR(39 downto 0),
      M02_AXI_arprot(2 downto 0) => S00_AXI17_1_ARPROT(2 downto 0),
      M02_AXI_arready => S00_AXI17_1_ARREADY,
      M02_AXI_arvalid => S00_AXI17_1_ARVALID,
      M02_AXI_awaddr(39 downto 0) => S00_AXI17_1_AWADDR(39 downto 0),
      M02_AXI_awprot(2 downto 0) => S00_AXI17_1_AWPROT(2 downto 0),
      M02_AXI_awready => S00_AXI17_1_AWREADY,
      M02_AXI_awvalid => S00_AXI17_1_AWVALID,
      M02_AXI_bready => S00_AXI17_1_BREADY,
      M02_AXI_bresp(1 downto 0) => S00_AXI17_1_BRESP(1 downto 0),
      M02_AXI_bvalid => S00_AXI17_1_BVALID,
      M02_AXI_rdata(31 downto 0) => S00_AXI17_1_RDATA(31 downto 0),
      M02_AXI_rready => S00_AXI17_1_RREADY,
      M02_AXI_rresp(1 downto 0) => S00_AXI17_1_RRESP(1 downto 0),
      M02_AXI_rvalid => S00_AXI17_1_RVALID,
      M02_AXI_wdata(31 downto 0) => S00_AXI17_1_WDATA(31 downto 0),
      M02_AXI_wready => S00_AXI17_1_WREADY,
      M02_AXI_wstrb(3 downto 0) => S00_AXI17_1_WSTRB(3 downto 0),
      M02_AXI_wvalid => S00_AXI17_1_WVALID,
      M03_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M03_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M03_AXI_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => axi_interconnect_2_M03_AXI_ARREADY,
      M03_AXI_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      M03_AXI_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => axi_interconnect_2_M03_AXI_AWREADY,
      M03_AXI_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      M03_AXI_bready => axi_interconnect_2_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => axi_interconnect_2_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => axi_interconnect_2_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      M04_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M04_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M04_AXI_araddr(39 downto 0) => axi_interconnect_2_M04_AXI_ARADDR(39 downto 0),
      M04_AXI_arprot(2 downto 0) => axi_interconnect_2_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => axi_interconnect_2_M04_AXI_ARREADY,
      M04_AXI_arvalid => axi_interconnect_2_M04_AXI_ARVALID,
      M04_AXI_awaddr(39 downto 0) => axi_interconnect_2_M04_AXI_AWADDR(39 downto 0),
      M04_AXI_awprot(2 downto 0) => axi_interconnect_2_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => axi_interconnect_2_M04_AXI_AWREADY,
      M04_AXI_awvalid => axi_interconnect_2_M04_AXI_AWVALID,
      M04_AXI_bready => axi_interconnect_2_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => axi_interconnect_2_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => axi_interconnect_2_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_interconnect_2_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => axi_interconnect_2_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => axi_interconnect_2_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => axi_interconnect_2_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_interconnect_2_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => axi_interconnect_2_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_interconnect_2_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => axi_interconnect_2_M04_AXI_WVALID,
      M05_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M05_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M05_AXI_araddr(39 downto 0) => axi_interconnect_2_M05_AXI_ARADDR(39 downto 0),
      M05_AXI_arprot(2 downto 0) => axi_interconnect_2_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready => axi_interconnect_2_M05_AXI_ARREADY,
      M05_AXI_arvalid => axi_interconnect_2_M05_AXI_ARVALID,
      M05_AXI_awaddr(39 downto 0) => axi_interconnect_2_M05_AXI_AWADDR(39 downto 0),
      M05_AXI_awprot(2 downto 0) => axi_interconnect_2_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready => axi_interconnect_2_M05_AXI_AWREADY,
      M05_AXI_awvalid => axi_interconnect_2_M05_AXI_AWVALID,
      M05_AXI_bready => axi_interconnect_2_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => axi_interconnect_2_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => axi_interconnect_2_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => axi_interconnect_2_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => axi_interconnect_2_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => axi_interconnect_2_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => axi_interconnect_2_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => axi_interconnect_2_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => axi_interconnect_2_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => axi_interconnect_2_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => axi_interconnect_2_M05_AXI_WVALID,
      M06_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M06_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M06_AXI_araddr(39 downto 0) => axi_interconnect_2_M06_AXI_ARADDR(39 downto 0),
      M06_AXI_arprot(2 downto 0) => axi_interconnect_2_M06_AXI_ARPROT(2 downto 0),
      M06_AXI_arready => axi_interconnect_2_M06_AXI_ARREADY,
      M06_AXI_arvalid => axi_interconnect_2_M06_AXI_ARVALID,
      M06_AXI_awaddr(39 downto 0) => axi_interconnect_2_M06_AXI_AWADDR(39 downto 0),
      M06_AXI_awprot(2 downto 0) => axi_interconnect_2_M06_AXI_AWPROT(2 downto 0),
      M06_AXI_awready => axi_interconnect_2_M06_AXI_AWREADY,
      M06_AXI_awvalid => axi_interconnect_2_M06_AXI_AWVALID,
      M06_AXI_bready => axi_interconnect_2_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => axi_interconnect_2_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => axi_interconnect_2_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => axi_interconnect_2_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => axi_interconnect_2_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => axi_interconnect_2_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => axi_interconnect_2_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => axi_interconnect_2_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => axi_interconnect_2_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => axi_interconnect_2_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => axi_interconnect_2_M06_AXI_WVALID,
      M07_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M07_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M07_AXI_araddr(39 downto 0) => axi_interconnect_2_M07_AXI_ARADDR(39 downto 0),
      M07_AXI_arprot(2 downto 0) => axi_interconnect_2_M07_AXI_ARPROT(2 downto 0),
      M07_AXI_arready => axi_interconnect_2_M07_AXI_ARREADY,
      M07_AXI_arvalid => axi_interconnect_2_M07_AXI_ARVALID,
      M07_AXI_awaddr(39 downto 0) => axi_interconnect_2_M07_AXI_AWADDR(39 downto 0),
      M07_AXI_awprot(2 downto 0) => axi_interconnect_2_M07_AXI_AWPROT(2 downto 0),
      M07_AXI_awready => axi_interconnect_2_M07_AXI_AWREADY,
      M07_AXI_awvalid => axi_interconnect_2_M07_AXI_AWVALID,
      M07_AXI_bready => axi_interconnect_2_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => axi_interconnect_2_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => axi_interconnect_2_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => axi_interconnect_2_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready => axi_interconnect_2_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => axi_interconnect_2_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => axi_interconnect_2_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => axi_interconnect_2_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready => axi_interconnect_2_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => axi_interconnect_2_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid => axi_interconnect_2_M07_AXI_WVALID,
      M08_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M08_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M08_AXI_araddr => NLW_axi_interconnect_2_M08_AXI_araddr_UNCONNECTED,
      M08_AXI_arburst => NLW_axi_interconnect_2_M08_AXI_arburst_UNCONNECTED,
      M08_AXI_arcache => NLW_axi_interconnect_2_M08_AXI_arcache_UNCONNECTED,
      M08_AXI_arlen => NLW_axi_interconnect_2_M08_AXI_arlen_UNCONNECTED,
      M08_AXI_arlock => NLW_axi_interconnect_2_M08_AXI_arlock_UNCONNECTED,
      M08_AXI_arprot => NLW_axi_interconnect_2_M08_AXI_arprot_UNCONNECTED,
      M08_AXI_arqos => NLW_axi_interconnect_2_M08_AXI_arqos_UNCONNECTED,
      M08_AXI_arready => '0',
      M08_AXI_arregion => NLW_axi_interconnect_2_M08_AXI_arregion_UNCONNECTED,
      M08_AXI_arsize => NLW_axi_interconnect_2_M08_AXI_arsize_UNCONNECTED,
      M08_AXI_aruser => NLW_axi_interconnect_2_M08_AXI_aruser_UNCONNECTED,
      M08_AXI_arvalid => NLW_axi_interconnect_2_M08_AXI_arvalid_UNCONNECTED,
      M08_AXI_awaddr => NLW_axi_interconnect_2_M08_AXI_awaddr_UNCONNECTED,
      M08_AXI_awburst => NLW_axi_interconnect_2_M08_AXI_awburst_UNCONNECTED,
      M08_AXI_awcache => NLW_axi_interconnect_2_M08_AXI_awcache_UNCONNECTED,
      M08_AXI_awlen => NLW_axi_interconnect_2_M08_AXI_awlen_UNCONNECTED,
      M08_AXI_awlock => NLW_axi_interconnect_2_M08_AXI_awlock_UNCONNECTED,
      M08_AXI_awprot => NLW_axi_interconnect_2_M08_AXI_awprot_UNCONNECTED,
      M08_AXI_awqos => NLW_axi_interconnect_2_M08_AXI_awqos_UNCONNECTED,
      M08_AXI_awready => '0',
      M08_AXI_awregion => NLW_axi_interconnect_2_M08_AXI_awregion_UNCONNECTED,
      M08_AXI_awsize => NLW_axi_interconnect_2_M08_AXI_awsize_UNCONNECTED,
      M08_AXI_awuser => NLW_axi_interconnect_2_M08_AXI_awuser_UNCONNECTED,
      M08_AXI_awvalid => NLW_axi_interconnect_2_M08_AXI_awvalid_UNCONNECTED,
      M08_AXI_bready => NLW_axi_interconnect_2_M08_AXI_bready_UNCONNECTED,
      M08_AXI_bresp => '0',
      M08_AXI_bvalid => '0',
      M08_AXI_rdata => '0',
      M08_AXI_rlast => '0',
      M08_AXI_rready => NLW_axi_interconnect_2_M08_AXI_rready_UNCONNECTED,
      M08_AXI_rresp => '0',
      M08_AXI_rvalid => '0',
      M08_AXI_wdata => NLW_axi_interconnect_2_M08_AXI_wdata_UNCONNECTED,
      M08_AXI_wlast => NLW_axi_interconnect_2_M08_AXI_wlast_UNCONNECTED,
      M08_AXI_wready => '0',
      M08_AXI_wstrb => NLW_axi_interconnect_2_M08_AXI_wstrb_UNCONNECTED,
      M08_AXI_wvalid => NLW_axi_interconnect_2_M08_AXI_wvalid_UNCONNECTED,
      M09_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M09_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M09_AXI_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      M09_AXI_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready => axi_interconnect_2_M09_AXI_ARREADY,
      M09_AXI_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      M09_AXI_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      M09_AXI_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready => axi_interconnect_2_M09_AXI_AWREADY,
      M09_AXI_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      M09_AXI_bready => axi_interconnect_2_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => axi_interconnect_2_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => axi_interconnect_2_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      M10_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M10_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M10_AXI_araddr => NLW_axi_interconnect_2_M10_AXI_araddr_UNCONNECTED,
      M10_AXI_arburst => NLW_axi_interconnect_2_M10_AXI_arburst_UNCONNECTED,
      M10_AXI_arcache => NLW_axi_interconnect_2_M10_AXI_arcache_UNCONNECTED,
      M10_AXI_arlen => NLW_axi_interconnect_2_M10_AXI_arlen_UNCONNECTED,
      M10_AXI_arlock => NLW_axi_interconnect_2_M10_AXI_arlock_UNCONNECTED,
      M10_AXI_arprot => NLW_axi_interconnect_2_M10_AXI_arprot_UNCONNECTED,
      M10_AXI_arqos => NLW_axi_interconnect_2_M10_AXI_arqos_UNCONNECTED,
      M10_AXI_arready => '0',
      M10_AXI_arregion => NLW_axi_interconnect_2_M10_AXI_arregion_UNCONNECTED,
      M10_AXI_arsize => NLW_axi_interconnect_2_M10_AXI_arsize_UNCONNECTED,
      M10_AXI_aruser => NLW_axi_interconnect_2_M10_AXI_aruser_UNCONNECTED,
      M10_AXI_arvalid => NLW_axi_interconnect_2_M10_AXI_arvalid_UNCONNECTED,
      M10_AXI_awaddr => NLW_axi_interconnect_2_M10_AXI_awaddr_UNCONNECTED,
      M10_AXI_awburst => NLW_axi_interconnect_2_M10_AXI_awburst_UNCONNECTED,
      M10_AXI_awcache => NLW_axi_interconnect_2_M10_AXI_awcache_UNCONNECTED,
      M10_AXI_awlen => NLW_axi_interconnect_2_M10_AXI_awlen_UNCONNECTED,
      M10_AXI_awlock => NLW_axi_interconnect_2_M10_AXI_awlock_UNCONNECTED,
      M10_AXI_awprot => NLW_axi_interconnect_2_M10_AXI_awprot_UNCONNECTED,
      M10_AXI_awqos => NLW_axi_interconnect_2_M10_AXI_awqos_UNCONNECTED,
      M10_AXI_awready => '0',
      M10_AXI_awregion => NLW_axi_interconnect_2_M10_AXI_awregion_UNCONNECTED,
      M10_AXI_awsize => NLW_axi_interconnect_2_M10_AXI_awsize_UNCONNECTED,
      M10_AXI_awuser => NLW_axi_interconnect_2_M10_AXI_awuser_UNCONNECTED,
      M10_AXI_awvalid => NLW_axi_interconnect_2_M10_AXI_awvalid_UNCONNECTED,
      M10_AXI_bready => NLW_axi_interconnect_2_M10_AXI_bready_UNCONNECTED,
      M10_AXI_bresp => '0',
      M10_AXI_bvalid => '0',
      M10_AXI_rdata => '0',
      M10_AXI_rlast => '0',
      M10_AXI_rready => NLW_axi_interconnect_2_M10_AXI_rready_UNCONNECTED,
      M10_AXI_rresp => '0',
      M10_AXI_rvalid => '0',
      M10_AXI_wdata => NLW_axi_interconnect_2_M10_AXI_wdata_UNCONNECTED,
      M10_AXI_wlast => NLW_axi_interconnect_2_M10_AXI_wlast_UNCONNECTED,
      M10_AXI_wready => '0',
      M10_AXI_wstrb => NLW_axi_interconnect_2_M10_AXI_wstrb_UNCONNECTED,
      M10_AXI_wvalid => NLW_axi_interconnect_2_M10_AXI_wvalid_UNCONNECTED,
      M11_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M11_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M11_AXI_araddr => NLW_axi_interconnect_2_M11_AXI_araddr_UNCONNECTED,
      M11_AXI_arburst => NLW_axi_interconnect_2_M11_AXI_arburst_UNCONNECTED,
      M11_AXI_arcache => NLW_axi_interconnect_2_M11_AXI_arcache_UNCONNECTED,
      M11_AXI_arlen => NLW_axi_interconnect_2_M11_AXI_arlen_UNCONNECTED,
      M11_AXI_arlock => NLW_axi_interconnect_2_M11_AXI_arlock_UNCONNECTED,
      M11_AXI_arprot => NLW_axi_interconnect_2_M11_AXI_arprot_UNCONNECTED,
      M11_AXI_arqos => NLW_axi_interconnect_2_M11_AXI_arqos_UNCONNECTED,
      M11_AXI_arready => '0',
      M11_AXI_arregion => NLW_axi_interconnect_2_M11_AXI_arregion_UNCONNECTED,
      M11_AXI_arsize => NLW_axi_interconnect_2_M11_AXI_arsize_UNCONNECTED,
      M11_AXI_aruser => NLW_axi_interconnect_2_M11_AXI_aruser_UNCONNECTED,
      M11_AXI_arvalid => NLW_axi_interconnect_2_M11_AXI_arvalid_UNCONNECTED,
      M11_AXI_awaddr => NLW_axi_interconnect_2_M11_AXI_awaddr_UNCONNECTED,
      M11_AXI_awburst => NLW_axi_interconnect_2_M11_AXI_awburst_UNCONNECTED,
      M11_AXI_awcache => NLW_axi_interconnect_2_M11_AXI_awcache_UNCONNECTED,
      M11_AXI_awlen => NLW_axi_interconnect_2_M11_AXI_awlen_UNCONNECTED,
      M11_AXI_awlock => NLW_axi_interconnect_2_M11_AXI_awlock_UNCONNECTED,
      M11_AXI_awprot => NLW_axi_interconnect_2_M11_AXI_awprot_UNCONNECTED,
      M11_AXI_awqos => NLW_axi_interconnect_2_M11_AXI_awqos_UNCONNECTED,
      M11_AXI_awready => '0',
      M11_AXI_awregion => NLW_axi_interconnect_2_M11_AXI_awregion_UNCONNECTED,
      M11_AXI_awsize => NLW_axi_interconnect_2_M11_AXI_awsize_UNCONNECTED,
      M11_AXI_awuser => NLW_axi_interconnect_2_M11_AXI_awuser_UNCONNECTED,
      M11_AXI_awvalid => NLW_axi_interconnect_2_M11_AXI_awvalid_UNCONNECTED,
      M11_AXI_bready => NLW_axi_interconnect_2_M11_AXI_bready_UNCONNECTED,
      M11_AXI_bresp => '0',
      M11_AXI_bvalid => '0',
      M11_AXI_rdata => '0',
      M11_AXI_rlast => '0',
      M11_AXI_rready => NLW_axi_interconnect_2_M11_AXI_rready_UNCONNECTED,
      M11_AXI_rresp => '0',
      M11_AXI_rvalid => '0',
      M11_AXI_wdata => NLW_axi_interconnect_2_M11_AXI_wdata_UNCONNECTED,
      M11_AXI_wlast => NLW_axi_interconnect_2_M11_AXI_wlast_UNCONNECTED,
      M11_AXI_wready => '0',
      M11_AXI_wstrb => NLW_axi_interconnect_2_M11_AXI_wstrb_UNCONNECTED,
      M11_AXI_wvalid => NLW_axi_interconnect_2_M11_AXI_wvalid_UNCONNECTED,
      M12_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M12_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M12_AXI_araddr(39 downto 0) => S00_AXI4_2_ARADDR(39 downto 0),
      M12_AXI_arprot(2 downto 0) => S00_AXI4_2_ARPROT(2 downto 0),
      M12_AXI_arready => S00_AXI4_2_ARREADY,
      M12_AXI_arvalid => S00_AXI4_2_ARVALID,
      M12_AXI_awaddr(39 downto 0) => S00_AXI4_2_AWADDR(39 downto 0),
      M12_AXI_awprot(2 downto 0) => S00_AXI4_2_AWPROT(2 downto 0),
      M12_AXI_awready => S00_AXI4_2_AWREADY,
      M12_AXI_awvalid => S00_AXI4_2_AWVALID,
      M12_AXI_bready => S00_AXI4_2_BREADY,
      M12_AXI_bresp(1 downto 0) => S00_AXI4_2_BRESP(1 downto 0),
      M12_AXI_bvalid => S00_AXI4_2_BVALID,
      M12_AXI_rdata(31 downto 0) => S00_AXI4_2_RDATA(31 downto 0),
      M12_AXI_rready => S00_AXI4_2_RREADY,
      M12_AXI_rresp(1 downto 0) => S00_AXI4_2_RRESP(1 downto 0),
      M12_AXI_rvalid => S00_AXI4_2_RVALID,
      M12_AXI_wdata(31 downto 0) => S00_AXI4_2_WDATA(31 downto 0),
      M12_AXI_wready => S00_AXI4_2_WREADY,
      M12_AXI_wstrb(3 downto 0) => S00_AXI4_2_WSTRB(3 downto 0),
      M12_AXI_wvalid => S00_AXI4_2_WVALID,
      M13_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M13_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M13_AXI_araddr(39 downto 0) => S00_AXI3_1_ARADDR(39 downto 0),
      M13_AXI_arprot(2 downto 0) => S00_AXI3_1_ARPROT(2 downto 0),
      M13_AXI_arready => S00_AXI3_1_ARREADY,
      M13_AXI_arvalid => S00_AXI3_1_ARVALID,
      M13_AXI_awaddr(39 downto 0) => S00_AXI3_1_AWADDR(39 downto 0),
      M13_AXI_awprot(2 downto 0) => S00_AXI3_1_AWPROT(2 downto 0),
      M13_AXI_awready => S00_AXI3_1_AWREADY,
      M13_AXI_awvalid => S00_AXI3_1_AWVALID,
      M13_AXI_bready => S00_AXI3_1_BREADY,
      M13_AXI_bresp(1 downto 0) => S00_AXI3_1_BRESP(1 downto 0),
      M13_AXI_bvalid => S00_AXI3_1_BVALID,
      M13_AXI_rdata(31 downto 0) => S00_AXI3_1_RDATA(31 downto 0),
      M13_AXI_rready => S00_AXI3_1_RREADY,
      M13_AXI_rresp(1 downto 0) => S00_AXI3_1_RRESP(1 downto 0),
      M13_AXI_rvalid => S00_AXI3_1_RVALID,
      M13_AXI_wdata(31 downto 0) => S00_AXI3_1_WDATA(31 downto 0),
      M13_AXI_wready => S00_AXI3_1_WREADY,
      M13_AXI_wstrb(3 downto 0) => S00_AXI3_1_WSTRB(3 downto 0),
      M13_AXI_wvalid => S00_AXI3_1_WVALID,
      M14_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M14_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M14_AXI_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready => axi_interconnect_2_M14_AXI_ARREADY,
      M14_AXI_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      M14_AXI_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready => axi_interconnect_2_M14_AXI_AWREADY,
      M14_AXI_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      M14_AXI_bready => axi_interconnect_2_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => axi_interconnect_2_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => axi_interconnect_2_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      M15_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M15_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M15_AXI_araddr => NLW_axi_interconnect_2_M15_AXI_araddr_UNCONNECTED,
      M15_AXI_arburst => NLW_axi_interconnect_2_M15_AXI_arburst_UNCONNECTED,
      M15_AXI_arcache => NLW_axi_interconnect_2_M15_AXI_arcache_UNCONNECTED,
      M15_AXI_arlen => NLW_axi_interconnect_2_M15_AXI_arlen_UNCONNECTED,
      M15_AXI_arlock => NLW_axi_interconnect_2_M15_AXI_arlock_UNCONNECTED,
      M15_AXI_arprot => NLW_axi_interconnect_2_M15_AXI_arprot_UNCONNECTED,
      M15_AXI_arqos => NLW_axi_interconnect_2_M15_AXI_arqos_UNCONNECTED,
      M15_AXI_arready => '0',
      M15_AXI_arregion => NLW_axi_interconnect_2_M15_AXI_arregion_UNCONNECTED,
      M15_AXI_arsize => NLW_axi_interconnect_2_M15_AXI_arsize_UNCONNECTED,
      M15_AXI_aruser => NLW_axi_interconnect_2_M15_AXI_aruser_UNCONNECTED,
      M15_AXI_arvalid => NLW_axi_interconnect_2_M15_AXI_arvalid_UNCONNECTED,
      M15_AXI_awaddr => NLW_axi_interconnect_2_M15_AXI_awaddr_UNCONNECTED,
      M15_AXI_awburst => NLW_axi_interconnect_2_M15_AXI_awburst_UNCONNECTED,
      M15_AXI_awcache => NLW_axi_interconnect_2_M15_AXI_awcache_UNCONNECTED,
      M15_AXI_awlen => NLW_axi_interconnect_2_M15_AXI_awlen_UNCONNECTED,
      M15_AXI_awlock => NLW_axi_interconnect_2_M15_AXI_awlock_UNCONNECTED,
      M15_AXI_awprot => NLW_axi_interconnect_2_M15_AXI_awprot_UNCONNECTED,
      M15_AXI_awqos => NLW_axi_interconnect_2_M15_AXI_awqos_UNCONNECTED,
      M15_AXI_awready => '0',
      M15_AXI_awregion => NLW_axi_interconnect_2_M15_AXI_awregion_UNCONNECTED,
      M15_AXI_awsize => NLW_axi_interconnect_2_M15_AXI_awsize_UNCONNECTED,
      M15_AXI_awuser => NLW_axi_interconnect_2_M15_AXI_awuser_UNCONNECTED,
      M15_AXI_awvalid => NLW_axi_interconnect_2_M15_AXI_awvalid_UNCONNECTED,
      M15_AXI_bready => NLW_axi_interconnect_2_M15_AXI_bready_UNCONNECTED,
      M15_AXI_bresp => '0',
      M15_AXI_bvalid => '0',
      M15_AXI_rdata => '0',
      M15_AXI_rlast => '0',
      M15_AXI_rready => NLW_axi_interconnect_2_M15_AXI_rready_UNCONNECTED,
      M15_AXI_rresp => '0',
      M15_AXI_rvalid => '0',
      M15_AXI_wdata => NLW_axi_interconnect_2_M15_AXI_wdata_UNCONNECTED,
      M15_AXI_wlast => NLW_axi_interconnect_2_M15_AXI_wlast_UNCONNECTED,
      M15_AXI_wready => '0',
      M15_AXI_wstrb => NLW_axi_interconnect_2_M15_AXI_wstrb_UNCONNECTED,
      M15_AXI_wvalid => NLW_axi_interconnect_2_M15_AXI_wvalid_UNCONNECTED,
      M16_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M16_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M16_AXI_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      M16_AXI_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      M16_AXI_arready => axi_interconnect_2_M16_AXI_ARREADY,
      M16_AXI_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      M16_AXI_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      M16_AXI_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      M16_AXI_awready => axi_interconnect_2_M16_AXI_AWREADY,
      M16_AXI_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      M16_AXI_bready => axi_interconnect_2_M16_AXI_BREADY,
      M16_AXI_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      M16_AXI_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready => axi_interconnect_2_M16_AXI_RREADY,
      M16_AXI_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      M16_AXI_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready => axi_interconnect_2_M16_AXI_WREADY,
      M16_AXI_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      M17_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M17_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M17_AXI_araddr(39 downto 0) => S00_AXI2_1_ARADDR(39 downto 0),
      M17_AXI_arprot(2 downto 0) => S00_AXI2_1_ARPROT(2 downto 0),
      M17_AXI_arready => S00_AXI2_1_ARREADY,
      M17_AXI_arvalid => S00_AXI2_1_ARVALID,
      M17_AXI_awaddr(39 downto 0) => S00_AXI2_1_AWADDR(39 downto 0),
      M17_AXI_awprot(2 downto 0) => S00_AXI2_1_AWPROT(2 downto 0),
      M17_AXI_awready => S00_AXI2_1_AWREADY,
      M17_AXI_awvalid => S00_AXI2_1_AWVALID,
      M17_AXI_bready => S00_AXI2_1_BREADY,
      M17_AXI_bresp(1 downto 0) => S00_AXI2_1_BRESP(1 downto 0),
      M17_AXI_bvalid => S00_AXI2_1_BVALID,
      M17_AXI_rdata(31 downto 0) => S00_AXI2_1_RDATA(31 downto 0),
      M17_AXI_rready => S00_AXI2_1_RREADY,
      M17_AXI_rresp(1 downto 0) => S00_AXI2_1_RRESP(1 downto 0),
      M17_AXI_rvalid => S00_AXI2_1_RVALID,
      M17_AXI_wdata(31 downto 0) => S00_AXI2_1_WDATA(31 downto 0),
      M17_AXI_wready => S00_AXI2_1_WREADY,
      M17_AXI_wstrb(3 downto 0) => S00_AXI2_1_WSTRB(3 downto 0),
      M17_AXI_wvalid => S00_AXI2_1_WVALID,
      M18_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M18_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M18_AXI_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      M18_AXI_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready => axi_interconnect_2_M18_AXI_ARREADY,
      M18_AXI_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      M18_AXI_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      M18_AXI_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready => axi_interconnect_2_M18_AXI_AWREADY,
      M18_AXI_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      M18_AXI_bready => axi_interconnect_2_M18_AXI_BREADY,
      M18_AXI_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      M18_AXI_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready => axi_interconnect_2_M18_AXI_RREADY,
      M18_AXI_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      M18_AXI_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready => axi_interconnect_2_M18_AXI_WREADY,
      M18_AXI_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      M19_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M19_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M19_AXI_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      M19_AXI_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      M19_AXI_arready => axi_interconnect_2_M19_AXI_ARREADY,
      M19_AXI_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      M19_AXI_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      M19_AXI_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      M19_AXI_awready => axi_interconnect_2_M19_AXI_AWREADY,
      M19_AXI_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      M19_AXI_bready => axi_interconnect_2_M19_AXI_BREADY,
      M19_AXI_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      M19_AXI_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready => axi_interconnect_2_M19_AXI_RREADY,
      M19_AXI_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      M19_AXI_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready => axi_interconnect_2_M19_AXI_WREADY,
      M19_AXI_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      M20_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M20_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M20_AXI_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      M20_AXI_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      M20_AXI_arready => axi_interconnect_2_M20_AXI_ARREADY,
      M20_AXI_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      M20_AXI_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      M20_AXI_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      M20_AXI_awready => axi_interconnect_2_M20_AXI_AWREADY,
      M20_AXI_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      M20_AXI_bready => axi_interconnect_2_M20_AXI_BREADY,
      M20_AXI_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      M20_AXI_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready => axi_interconnect_2_M20_AXI_RREADY,
      M20_AXI_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      M20_AXI_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready => axi_interconnect_2_M20_AXI_WREADY,
      M20_AXI_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      M21_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M21_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M21_AXI_araddr(39 downto 0) => axi_interconnect_2_M21_AXI_ARADDR(39 downto 0),
      M21_AXI_arprot(2 downto 0) => axi_interconnect_2_M21_AXI_ARPROT(2 downto 0),
      M21_AXI_arready => axi_interconnect_2_M21_AXI_ARREADY,
      M21_AXI_arvalid => axi_interconnect_2_M21_AXI_ARVALID,
      M21_AXI_awaddr(39 downto 0) => axi_interconnect_2_M21_AXI_AWADDR(39 downto 0),
      M21_AXI_awprot(2 downto 0) => axi_interconnect_2_M21_AXI_AWPROT(2 downto 0),
      M21_AXI_awready => axi_interconnect_2_M21_AXI_AWREADY,
      M21_AXI_awvalid => axi_interconnect_2_M21_AXI_AWVALID,
      M21_AXI_bready => axi_interconnect_2_M21_AXI_BREADY,
      M21_AXI_bresp(1 downto 0) => axi_interconnect_2_M21_AXI_BRESP(1 downto 0),
      M21_AXI_bvalid => axi_interconnect_2_M21_AXI_BVALID,
      M21_AXI_rdata(31 downto 0) => axi_interconnect_2_M21_AXI_RDATA(31 downto 0),
      M21_AXI_rready => axi_interconnect_2_M21_AXI_RREADY,
      M21_AXI_rresp(1 downto 0) => axi_interconnect_2_M21_AXI_RRESP(1 downto 0),
      M21_AXI_rvalid => axi_interconnect_2_M21_AXI_RVALID,
      M21_AXI_wdata(31 downto 0) => axi_interconnect_2_M21_AXI_WDATA(31 downto 0),
      M21_AXI_wready => axi_interconnect_2_M21_AXI_WREADY,
      M21_AXI_wstrb(3 downto 0) => axi_interconnect_2_M21_AXI_WSTRB(3 downto 0),
      M21_AXI_wvalid => axi_interconnect_2_M21_AXI_WVALID,
      S00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      S00_AXI_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => S00_AXI_1_ARLOCK,
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      S00_AXI_arready(0) => S00_AXI_1_ARREADY(0),
      S00_AXI_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      S00_AXI_arvalid(0) => S00_AXI_1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => S00_AXI_1_AWLOCK,
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      S00_AXI_awready(0) => S00_AXI_1_AWREADY(0),
      S00_AXI_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      S00_AXI_awvalid(0) => S00_AXI_1_AWVALID,
      S00_AXI_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      S00_AXI_bready(0) => S00_AXI_1_BREADY,
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => S00_AXI_1_BVALID(0),
      S00_AXI_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      S00_AXI_rlast(0) => S00_AXI_1_RLAST(0),
      S00_AXI_rready(0) => S00_AXI_1_RREADY,
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => S00_AXI_1_RVALID(0),
      S00_AXI_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      S00_AXI_wlast(0) => S00_AXI_1_WLAST,
      S00_AXI_wready(0) => S00_AXI_1_WREADY(0),
      S00_AXI_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      S00_AXI_wvalid(0) => S00_AXI_1_WVALID
    );
control_block: entity work.control_block_imp_10CR7DP
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      adc_clk => MTS_Block_adc_clk,
      adc_control => control_block_adc_control,
      dac_control => control_block_dac_control,
      dest_clk => MTS_Block_dac_clk1
    );
intr_block_0: component design_1_intr_block_0_0
     port map (
      bd_flag => SPB_blocks_Res(0),
      irq => intr_block_0_irq
    );
reset_block: entity work.reset_block_imp_163H2QK
     port map (
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_aresetn1(0) => reset_block_peripheral_aresetn1(0),
      peripheral_aresetn3(0) => reset_block_peripheral_aresetn3(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0,
      slowest_sync_clk1 => MTS_Block_dac_clk,
      slowest_sync_clk3 => s_axis_aclk1_1
    );
tx_datapath: entity work.tx_datapath_imp_CKY28M
     port map (
      Din(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      S00_AXI2_araddr(39 downto 0) => S00_AXI2_1_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => S00_AXI2_1_ARPROT(2 downto 0),
      S00_AXI2_arready => S00_AXI2_1_ARREADY,
      S00_AXI2_arvalid => S00_AXI2_1_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => S00_AXI2_1_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => S00_AXI2_1_AWPROT(2 downto 0),
      S00_AXI2_awready => S00_AXI2_1_AWREADY,
      S00_AXI2_awvalid => S00_AXI2_1_AWVALID,
      S00_AXI2_bready => S00_AXI2_1_BREADY,
      S00_AXI2_bresp(1 downto 0) => S00_AXI2_1_BRESP(1 downto 0),
      S00_AXI2_bvalid => S00_AXI2_1_BVALID,
      S00_AXI2_rdata(31 downto 0) => S00_AXI2_1_RDATA(31 downto 0),
      S00_AXI2_rready => S00_AXI2_1_RREADY,
      S00_AXI2_rresp(1 downto 0) => S00_AXI2_1_RRESP(1 downto 0),
      S00_AXI2_rvalid => S00_AXI2_1_RVALID,
      S00_AXI2_wdata(31 downto 0) => S00_AXI2_1_WDATA(31 downto 0),
      S00_AXI2_wready => S00_AXI2_1_WREADY,
      S00_AXI2_wstrb(3 downto 0) => S00_AXI2_1_WSTRB(3 downto 0),
      S00_AXI2_wvalid => S00_AXI2_1_WVALID,
      S00_AXI3_araddr(39 downto 0) => S00_AXI3_1_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => S00_AXI3_1_ARPROT(2 downto 0),
      S00_AXI3_arready => S00_AXI3_1_ARREADY,
      S00_AXI3_arvalid => S00_AXI3_1_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => S00_AXI3_1_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => S00_AXI3_1_AWPROT(2 downto 0),
      S00_AXI3_awready => S00_AXI3_1_AWREADY,
      S00_AXI3_awvalid => S00_AXI3_1_AWVALID,
      S00_AXI3_bready => S00_AXI3_1_BREADY,
      S00_AXI3_bresp(1 downto 0) => S00_AXI3_1_BRESP(1 downto 0),
      S00_AXI3_bvalid => S00_AXI3_1_BVALID,
      S00_AXI3_rdata(31 downto 0) => S00_AXI3_1_RDATA(31 downto 0),
      S00_AXI3_rready => S00_AXI3_1_RREADY,
      S00_AXI3_rresp(1 downto 0) => S00_AXI3_1_RRESP(1 downto 0),
      S00_AXI3_rvalid => S00_AXI3_1_RVALID,
      S00_AXI3_wdata(31 downto 0) => S00_AXI3_1_WDATA(31 downto 0),
      S00_AXI3_wready => S00_AXI3_1_WREADY,
      S00_AXI3_wstrb(3 downto 0) => S00_AXI3_1_WSTRB(3 downto 0),
      S00_AXI3_wvalid => S00_AXI3_1_WVALID,
      S00_AXI4_araddr(39 downto 0) => S00_AXI4_2_ARADDR(39 downto 0),
      S00_AXI4_arprot(2 downto 0) => S00_AXI4_2_ARPROT(2 downto 0),
      S00_AXI4_arready => S00_AXI4_2_ARREADY,
      S00_AXI4_arvalid => S00_AXI4_2_ARVALID,
      S00_AXI4_awaddr(39 downto 0) => S00_AXI4_2_AWADDR(39 downto 0),
      S00_AXI4_awprot(2 downto 0) => S00_AXI4_2_AWPROT(2 downto 0),
      S00_AXI4_awready => S00_AXI4_2_AWREADY,
      S00_AXI4_awvalid => S00_AXI4_2_AWVALID,
      S00_AXI4_bready => S00_AXI4_2_BREADY,
      S00_AXI4_bresp(1 downto 0) => S00_AXI4_2_BRESP(1 downto 0),
      S00_AXI4_bvalid => S00_AXI4_2_BVALID,
      S00_AXI4_rdata(31 downto 0) => S00_AXI4_2_RDATA(31 downto 0),
      S00_AXI4_rready => S00_AXI4_2_RREADY,
      S00_AXI4_rresp(1 downto 0) => S00_AXI4_2_RRESP(1 downto 0),
      S00_AXI4_rvalid => S00_AXI4_2_RVALID,
      S00_AXI4_wdata(31 downto 0) => S00_AXI4_2_WDATA(31 downto 0),
      S00_AXI4_wready => S00_AXI4_2_WREADY,
      S00_AXI4_wstrb(3 downto 0) => S00_AXI4_2_WSTRB(3 downto 0),
      S00_AXI4_wvalid => S00_AXI4_2_WVALID,
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M16_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M16_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M16_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M16_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M16_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      SLOT_0_AXIS1_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => tx_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => tx_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => tx_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => tx_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => tx_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => tx_SLOT_0_AXIS3_TVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => tx_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => tx_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => tx_datapath_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => tx_datapath_SLOT_0_AXIS5_TVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => tx_datapath_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => tx_datapath_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => tx_datapath_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => tx_datapath_SLOT_0_AXIS7_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => tx_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => tx_SLOT_0_AXIS_TVALID,
      dac_aclk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => reset_block_peripheral_aresetn1(0),
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      send_pkt_i => control_block_dac_control
    );
usp_rf_data_converter_0: component design_1_usp_rf_data_converter_0_0
     port map (
      adc0_clk_n => adc0_clk_0_1_CLK_N,
      adc0_clk_p => adc0_clk_0_1_CLK_P,
      adc1_clk_n => adc1_clk_0_1_CLK_N,
      adc1_clk_p => adc1_clk_0_1_CLK_P,
      adc2_clk_n => adc2_clk_0_1_CLK_N,
      adc2_clk_p => adc2_clk_0_1_CLK_P,
      adc3_clk_n => adc3_clk_0_1_CLK_N,
      adc3_clk_p => adc3_clk_0_1_CLK_P,
      clk_adc0 => NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED,
      clk_adc1 => NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED,
      clk_adc2 => NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED,
      clk_adc3 => NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED,
      clk_dac0 => NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED,
      clk_dac1 => NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED,
      dac0_clk_n => dac0_clk_0_1_CLK_N,
      dac0_clk_p => dac0_clk_0_1_CLK_P,
      dac1_clk_n => dac1_clk_0_1_CLK_N,
      dac1_clk_p => dac1_clk_0_1_CLK_P,
      irq => NLW_usp_rf_data_converter_0_irq_UNCONNECTED,
      m00_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      m00_axis_tready => usp_rf_data_converter_0_m00_axis_TREADY,
      m00_axis_tvalid => NLW_usp_rf_data_converter_0_m00_axis_tvalid_UNCONNECTED,
      m02_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      m02_axis_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      m02_axis_tvalid => NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED,
      m0_axis_aclk => s_axis_aclk1_1,
      m0_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m10_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      m10_axis_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      m10_axis_tvalid => NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED,
      m12_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      m12_axis_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      m12_axis_tvalid => NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED,
      m1_axis_aclk => s_axis_aclk1_1,
      m1_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m20_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      m20_axis_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      m20_axis_tvalid => NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED,
      m22_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      m22_axis_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      m22_axis_tvalid => NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED,
      m2_axis_aclk => s_axis_aclk1_1,
      m2_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m30_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      m30_axis_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      m30_axis_tvalid => NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED,
      m32_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      m32_axis_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      m32_axis_tvalid => NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED,
      m3_axis_aclk => s_axis_aclk1_1,
      m3_axis_aresetn => reset_block_peripheral_aresetn3(0),
      s00_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      s00_axis_tready => tx_SLOT_0_AXIS_TREADY,
      s00_axis_tvalid => tx_SLOT_0_AXIS_TVALID,
      s01_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      s01_axis_tready => tx_SLOT_0_AXIS1_TREADY,
      s01_axis_tvalid => tx_SLOT_0_AXIS1_TVALID,
      s02_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      s02_axis_tready => tx_SLOT_0_AXIS2_TREADY,
      s02_axis_tvalid => tx_SLOT_0_AXIS2_TVALID,
      s03_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      s03_axis_tready => tx_SLOT_0_AXIS3_TREADY,
      s03_axis_tvalid => tx_SLOT_0_AXIS3_TVALID,
      s0_axis_aclk => MTS_Block_dac_clk,
      s0_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s10_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS6_TDATA(255 downto 0),
      s10_axis_tready => tx_datapath_SLOT_0_AXIS6_TREADY,
      s10_axis_tvalid => tx_datapath_SLOT_0_AXIS6_TVALID,
      s11_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS7_TDATA(255 downto 0),
      s11_axis_tready => tx_datapath_SLOT_0_AXIS7_TREADY,
      s11_axis_tvalid => tx_datapath_SLOT_0_AXIS7_TVALID,
      s12_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      s12_axis_tready => tx_SLOT_0_AXIS4_TREADY,
      s12_axis_tvalid => tx_SLOT_0_AXIS4_TVALID,
      s13_axis_tdata(255 downto 0) => tx_datapath_SLOT_0_AXIS5_TDATA(255 downto 0),
      s13_axis_tready => tx_datapath_SLOT_0_AXIS5_TREADY,
      s13_axis_tvalid => tx_datapath_SLOT_0_AXIS5_TVALID,
      s1_axis_aclk => MTS_Block_dac_clk,
      s1_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(17 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(17 downto 0),
      s_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_2_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_2_M01_AXI_ARVALID(0),
      s_axi_awaddr(17 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(17 downto 0),
      s_axi_awready => axi_interconnect_2_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_2_M01_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_2_M01_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_2_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_2_M01_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_2_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_2_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_2_M01_AXI_WVALID(0),
      sysref_in_n => sysref_in_0_1_diff_n,
      sysref_in_p => sysref_in_0_1_diff_p,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac,
      vin0_01_n => vin0_01_0_1_V_N,
      vin0_01_p => vin0_01_0_1_V_P,
      vin0_23_n => vin0_23_0_1_V_N,
      vin0_23_p => vin0_23_0_1_V_P,
      vin1_01_n => vin1_01_0_1_V_N,
      vin1_01_p => vin1_01_0_1_V_P,
      vin1_23_n => vin1_23_0_1_V_N,
      vin1_23_p => vin1_23_0_1_V_P,
      vin2_01_n => vin2_01_0_1_V_N,
      vin2_01_p => vin2_01_0_1_V_P,
      vin2_23_n => vin2_23_0_1_V_N,
      vin2_23_p => vin2_23_0_1_V_P,
      vin3_01_n => vin3_01_0_1_V_N,
      vin3_01_p => vin3_01_0_1_V_P,
      vin3_23_n => vin3_23_0_1_V_N,
      vin3_23_p => vin3_23_0_1_V_P,
      vout00_n => usp_rf_data_converter_0_vout00_V_N,
      vout00_p => usp_rf_data_converter_0_vout00_V_P,
      vout01_n => usp_rf_data_converter_0_vout01_V_N,
      vout01_p => usp_rf_data_converter_0_vout01_V_P,
      vout02_n => usp_rf_data_converter_0_vout02_V_N,
      vout02_p => usp_rf_data_converter_0_vout02_V_P,
      vout03_n => usp_rf_data_converter_0_vout03_V_N,
      vout03_p => usp_rf_data_converter_0_vout03_V_P,
      vout10_n => usp_rf_data_converter_0_vout10_V_N,
      vout10_p => usp_rf_data_converter_0_vout10_V_P,
      vout11_n => usp_rf_data_converter_0_vout11_V_N,
      vout11_p => usp_rf_data_converter_0_vout11_V_P,
      vout12_n => usp_rf_data_converter_0_vout12_V_N,
      vout12_p => usp_rf_data_converter_0_vout12_V_P,
      vout13_n => usp_rf_data_converter_0_vout13_V_N,
      vout13_p => usp_rf_data_converter_0_vout13_V_P
    );
zynq_ultra_ps_e_0: component design_1_zynq_ultra_ps_e_0_0
     port map (
      emio_gpio_i(94 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      emio_gpio_o(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      emio_gpio_t(94 downto 0) => NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED(94 downto 0),
      emio_spi0_m_i => '0',
      emio_spi0_m_o => zynq_ultra_ps_e_0_emio_spi0_m_o,
      emio_spi0_mo_t => NLW_zynq_ultra_ps_e_0_emio_spi0_mo_t_UNCONNECTED,
      emio_spi0_s_i => '0',
      emio_spi0_s_o => NLW_zynq_ultra_ps_e_0_emio_spi0_s_o_UNCONNECTED,
      emio_spi0_sclk_i => '0',
      emio_spi0_sclk_o => zynq_ultra_ps_e_0_emio_spi0_sclk_o,
      emio_spi0_sclk_t => NLW_zynq_ultra_ps_e_0_emio_spi0_sclk_t_UNCONNECTED,
      emio_spi0_so_t => NLW_zynq_ultra_ps_e_0_emio_spi0_so_t_UNCONNECTED,
      emio_spi0_ss1_o_n => zynq_ultra_ps_e_0_emio_spi0_ss1_o_n,
      emio_spi0_ss_i_n => '1',
      emio_spi0_ss_n_t => NLW_zynq_ultra_ps_e_0_emio_spi0_ss_n_t_UNCONNECTED,
      emio_spi0_ss_o_n => zynq_ultra_ps_e_0_emio_spi0_ss_o_n,
      emio_spi1_m_i => '0',
      emio_spi1_m_o => zynq_ultra_ps_e_0_emio_spi1_m_o,
      emio_spi1_mo_t => NLW_zynq_ultra_ps_e_0_emio_spi1_mo_t_UNCONNECTED,
      emio_spi1_s_i => '0',
      emio_spi1_s_o => NLW_zynq_ultra_ps_e_0_emio_spi1_s_o_UNCONNECTED,
      emio_spi1_sclk_i => '0',
      emio_spi1_sclk_o => zynq_ultra_ps_e_0_emio_spi1_sclk_o,
      emio_spi1_sclk_t => NLW_zynq_ultra_ps_e_0_emio_spi1_sclk_t_UNCONNECTED,
      emio_spi1_so_t => NLW_zynq_ultra_ps_e_0_emio_spi1_so_t_UNCONNECTED,
      emio_spi1_ss1_o_n => zynq_ultra_ps_e_0_emio_spi1_ss1_o_n,
      emio_spi1_ss_i_n => '1',
      emio_spi1_ss_n_t => NLW_zynq_ultra_ps_e_0_emio_spi1_ss_n_t_UNCONNECTED,
      emio_spi1_ss_o_n => zynq_ultra_ps_e_0_emio_spi1_ss_o_n,
      maxigp1_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      maxigp1_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      maxigp1_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      maxigp1_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      maxigp1_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      maxigp1_arlock => S00_AXI_1_ARLOCK,
      maxigp1_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      maxigp1_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      maxigp1_arready => S00_AXI_1_ARREADY(0),
      maxigp1_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      maxigp1_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      maxigp1_arvalid => S00_AXI_1_ARVALID,
      maxigp1_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      maxigp1_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      maxigp1_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      maxigp1_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      maxigp1_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      maxigp1_awlock => S00_AXI_1_AWLOCK,
      maxigp1_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      maxigp1_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      maxigp1_awready => S00_AXI_1_AWREADY(0),
      maxigp1_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      maxigp1_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      maxigp1_awvalid => S00_AXI_1_AWVALID,
      maxigp1_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      maxigp1_bready => S00_AXI_1_BREADY,
      maxigp1_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      maxigp1_bvalid => S00_AXI_1_BVALID(0),
      maxigp1_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      maxigp1_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      maxigp1_rlast => S00_AXI_1_RLAST(0),
      maxigp1_rready => S00_AXI_1_RREADY,
      maxigp1_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      maxigp1_rvalid => S00_AXI_1_RVALID(0),
      maxigp1_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      maxigp1_wlast => S00_AXI_1_WLAST,
      maxigp1_wready => S00_AXI_1_WREADY(0),
      maxigp1_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      maxigp1_wvalid => S00_AXI_1_WVALID,
      maxihpm1_fpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      pl_clk0 => zynq_ultra_ps_e_0_pl_clk0,
      pl_ps_irq0(0) => intr_block_0_irq,
      pl_resetn0 => zynq_ultra_ps_e_0_pl_resetn0
    );
end STRUCTURE;
