// Seed: 601083767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = id_10;
  logic id_11, id_12, id_13;
  parameter id_14 = 1;
  assign id_5 = id_13;
  wire id_15;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input wor id_8,
    inout supply0 id_9,
    input supply0 id_10
);
  assign id_9 = -1;
  id_12 :
  assert property (@(id_3) id_4)
  else;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
