verilog work "eports_trig.v"
verilog work "../clkDiv/example_design/clkDiv_exdes.v"
