#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Aug  6 01:59:13 2023
# Process ID: 58804
# Current directory: D:/Git/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1
# Command line: vivado.exe -log design_1_simple_fifo_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_simple_fifo_0_0.tcl
# Log file: D:/Git/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/design_1_simple_fifo_0_0.vds
# Journal file: D:/Git/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1\vivado.jou
# Running On: Thuong-Nguyen-PC, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17073 MB
#-----------------------------------------------------------
source design_1_simple_fifo_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1637.152 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/Git/radio_periph_lab/ip_repo/simple_fifo_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/radio_periph_lab/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx2022/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_simple_fifo_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58720
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx2022/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1637.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_simple_fifo_0_0' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/synth/design_1_simple_fifo_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'simple_fifo_v1_0' declared at 'd:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0.vhd:5' bound to instance 'U0' of component 'simple_fifo_v1_0' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/synth/design_1_simple_fifo_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'simple_fifo_v1_0' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0.vhd:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'simple_fifo_v1_0_S00_AXI' declared at 'd:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:5' bound to instance 'simple_fifo_v1_0_S00_AXI_inst' of component 'simple_fifo_v1_0_S00_AXI' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'simple_fifo_v1_0_S00_AXI' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-226] default block is never used [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:248]
INFO: [Synth 8-226] default block is never used [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:378]
WARNING: [Synth 8-614] signal 'm_axis_tdata' is read in the process but is not in the sensitivity list [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:373]
WARNING: [Synth 8-614] signal 'axis_rd_data_count' is read in the process but is not in the sensitivity list [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:373]
INFO: [Synth 8-637] synthesizing blackbox instance 'axis_data_fifo' of component 'axis_data_fifo_0' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'simple_fifo_v1_0_S00_AXI' (0#1) [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'simple_fifo_v1_0' (0#1) [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_simple_fifo_0_0' (0#1) [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_simple_fifo_0_0/synth/design_1_simple_fifo_0_0.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:241]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:242]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module simple_fifo_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1660.195 ; gain = 23.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1660.195 ; gain = 23.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1660.195 ; gain = 23.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1660.195 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1725.570 ; gain = 0.012
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'm_axis_tready_reg' [d:/Git/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ipshared/e2fd/hdl/simple_fifo_v1_0_S00_AXI.vhd:382]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_simple_fifo_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_simple_fifo_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_simple_fifo_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_simple_fifo_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_simple_fifo_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_simple_fifo_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |axis_data_fifo_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_data_fifo_0_bbox |     1|
|2     |LUT1                  |     1|
|3     |LUT2                  |     1|
|4     |LUT3                  |     1|
|5     |LUT4                  |    14|
|6     |LUT5                  |     1|
|7     |LUT6                  |    36|
|8     |FDRE                  |   103|
|9     |FDSE                  |     3|
|10    |LD                    |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:07 . Memory (MB): peak = 1725.570 ; gain = 88.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:55 . Memory (MB): peak = 1725.570 ; gain = 23.043
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 1725.570 ; gain = 88.418
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1725.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete, checksum: ac5d5923
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:22 . Memory (MB): peak = 1725.570 ; gain = 88.418
INFO: [Common 17-1381] The checkpoint 'D:/Git/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/design_1_simple_fifo_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_simple_fifo_0_0, cache-ID = 5bdfa32c616cc92f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Git/radio_periph_lab/vivado/radio_periph_lab.runs/design_1_simple_fifo_0_0_synth_1/design_1_simple_fifo_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_simple_fifo_0_0_utilization_synth.rpt -pb design_1_simple_fifo_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  6 02:02:10 2023...
