INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/sim/scpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/DataPath_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/MUX4T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/SCPU_ctrl_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ipshared/7490/src/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.ip_user_files/bd/scpu_sim/ip/scpu_sim_SCPU_0_0/sim/scpu_sim_SCPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_SCPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/hdl/scpu_sim_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scpu_sim_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ISE/vivado/OExp04/OExp04-ExtSCPU/OExp04-ExtSCPU.srcs/sim_1/imports/sim/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
