#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\SPINAL~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\SPINAL~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\SPINAL~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\SPINAL~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\SPINAL~1\iverilog\lib\ivl\va_math.vpi";
S_00000245d63dbd70 .scope module, "tb_fixed_add_pipeline" "tb_fixed_add_pipeline" 2 50;
 .timescale -9 -12;
P_00000245d62d3080 .param/l "FRAC_BITS" 0 2 52, +C4<00000000000000000000000000001000>;
P_00000245d62d30b8 .param/l "WIDTH" 0 2 51, +C4<00000000000000000000000000010000>;
v00000245d63716c0_0 .var/s "a", 15 0;
v00000245d6371da0_0 .var/s "b", 15 0;
v00000245d63718a0_0 .var "clk", 0 0;
v00000245d6371620_0 .net "overflow", 0 0, v00000245d6301000_0;  1 drivers
v00000245d6371760_0 .var "rst_n", 0 0;
v00000245d6371300_0 .net/s "sum", 15 0, v00000245d63011e0_0;  1 drivers
S_00000245d63db340 .scope function.real, "fixed_to_real" "fixed_to_real" 2 77, 2 77 0, S_00000245d63dbd70;
 .timescale -9 -12;
; Variable fixed_to_real is REAL return value of scope S_00000245d63db340
v00000245d63dbf00_0 .var/s "fixed_val", 15 0;
TD_tb_fixed_add_pipeline.fixed_to_real ;
    %vpi_func/r 2 80 "$itor", v00000245d63dbf00_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %cvt/rv/s;
    %div/wr;
    %ret/real 0; Assign to fixed_to_real
    %end;
S_00000245d63db4d0 .scope function.vec4.u16, "real_to_fixed" "real_to_fixed" 2 85, 2 85 0, S_00000245d63dbd70;
 .timescale -9 -12;
; Variable real_to_fixed is vec4 return value of scope S_00000245d63db4d0
v00000245d63dbaf0_0 .var/real "real_val", 0 0;
TD_tb_fixed_add_pipeline.real_to_fixed ;
    %load/real v00000245d63dbaf0_0;
    %pushi/vec4 256, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %vpi_func 2 88 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to real_to_fixed (store_vec4_to_lval)
    %end;
S_00000245d62d29c0 .scope module, "uut" "fixed_add_pipeline" 2 64, 3 138 0, S_00000245d63dbd70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 16 "sum";
    .port_info 5 /OUTPUT 1 "overflow";
P_00000245d62d2b50 .param/l "FRAC_BITS" 0 3 140, +C4<00000000000000000000000000001000>;
P_00000245d62d2b88 .param/l "MAX_VAL" 1 3 162, +C4<0111111111111111>;
P_00000245d62d2bc0 .param/l "MIN_VAL" 1 3 163, +C4<1000000000000000>;
P_00000245d62d2bf8 .param/l "WIDTH" 0 3 139, +C4<00000000000000000000000000010000>;
v00000245d63dbb90_0 .net/s "a", 15 0, v00000245d63716c0_0;  1 drivers
v00000245d62d2c40_0 .var/s "a_r1", 15 0;
v00000245d62d2ce0_0 .net/s "b", 15 0, v00000245d6371da0_0;  1 drivers
v00000245d62d2d80_0 .var/s "b_r1", 15 0;
v00000245d6300ec0_0 .net "clk", 0 0, v00000245d63718a0_0;  1 drivers
v00000245d6300f60_0 .var/s "final_sum_r3", 15 0;
v00000245d6301000_0 .var "overflow", 0 0;
v00000245d63010a0_0 .var "overflow_r3", 0 0;
v00000245d6301140_0 .net "rst_n", 0 0, v00000245d6371760_0;  1 drivers
v00000245d63011e0_0 .var/s "sum", 15 0;
v00000245d6301280_0 .var/s "tmp_sum_r2", 16 0;
E_00000245d63021f0/0 .event negedge, v00000245d6301140_0;
E_00000245d63021f0/1 .event posedge, v00000245d6300ec0_0;
E_00000245d63021f0 .event/or E_00000245d63021f0/0, E_00000245d63021f0/1;
    .scope S_00000245d62d29c0;
T_2 ;
    %wait E_00000245d63021f0;
    %load/vec4 v00000245d6301140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000245d62d2c40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000245d62d2d80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000245d63dbb90_0;
    %assign/vec4 v00000245d62d2c40_0, 0;
    %load/vec4 v00000245d62d2ce0_0;
    %assign/vec4 v00000245d62d2d80_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000245d62d29c0;
T_3 ;
    %wait E_00000245d63021f0;
    %load/vec4 v00000245d6301140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v00000245d6301280_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000245d62d2c40_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000245d62d2c40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000245d62d2d80_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000245d62d2d80_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v00000245d6301280_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000245d62d29c0;
T_4 ;
    %wait E_00000245d63021f0;
    %load/vec4 v00000245d6301140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000245d6300f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245d63010a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000245d6301280_0;
    %parti/s 1, 16, 6;
    %load/vec4 v00000245d6301280_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000245d63010a0_0, 0;
    %load/vec4 v00000245d6301280_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v00000245d6300f60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v00000245d6300f60_0, 0;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245d63010a0_0, 0;
    %load/vec4 v00000245d6301280_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v00000245d6300f60_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000245d62d29c0;
T_5 ;
    %wait E_00000245d63021f0;
    %load/vec4 v00000245d6301140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000245d63011e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000245d6301000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000245d6300f60_0;
    %assign/vec4 v00000245d63011e0_0, 0;
    %load/vec4 v00000245d63010a0_0;
    %assign/vec4 v00000245d6301000_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000245d63dbd70;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000245d63718a0_0;
    %inv;
    %store/vec4 v00000245d63718a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000245d63dbd70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245d63718a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245d6371760_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245d6371760_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 103 "$display", "=== Q7.8 Fixed-Point Adder Test ===" {0 0 0};
    %vpi_call 2 104 "$display", "Time\011\011A(decimal)\011A(hex)\011\011B(decimal)\011B(hex)\011\011Sum(decimal)\011Sum(hex)\011Overflow" {0 0 0};
    %pushi/real 1711276032, 4070; load=25.5000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1375731712, 4069; load=10.2500
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 111 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %pushi/real 2113929216, 20453; load=-15.7500
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1140850688, 20453; load=-8.50000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 120 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %pushi/real 2013265920, 4070; load=30.0000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1644167168, 20453; load=-12.2500
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 129 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %pushi/real 1677721600, 4072; load=100.000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1677721600, 4071; load=50.0000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 138 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %pushi/real 1677721600, 20456; load=-100.000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1677721600, 20455; load=-50.0000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 147 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %pushi/real 1073741824, 4063; load=0.125000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d63716c0_0, 0, 16;
    %pushi/real 1610612736, 4064; load=0.375000
    %store/real v00000245d63dbaf0_0;
    %callf/vec4 TD_tb_fixed_add_pipeline.real_to_fixed, S_00000245d63db4d0;
    %store/vec4 v00000245d6371da0_0, 0, 16;
    %delay 10000, 0;
    %delay 30000, 0;
    %load/vec4 v00000245d63716c0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371da0_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %load/vec4 v00000245d6371300_0;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 156 "$display", "%0t\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%.3f\011\0110x%04h\011\011%b", $time, W<2,r>, v00000245d63716c0_0, W<1,r>, v00000245d6371da0_0, W<0,r>, v00000245d6371300_0, v00000245d6371620_0 {0 3 0};
    %vpi_call 2 160 "$display", "\012=== Format Information ===" {0 0 0};
    %vpi_call 2 161 "$display", "Q7.8 format: 1 sign bit + 7 integer bits + 8 fractional bits" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v00000245d63dbf00_0, 0, 16;
    %callf/real TD_tb_fixed_add_pipeline.fixed_to_real, S_00000245d63db340;
    %vpi_call 2 162 "$display", "Value range: %.3f to %.3f", W<1,r>, W<0,r> {0 2 0};
    %pushi/real 1073741824, 4058; load=0.00390625
    %vpi_call 2 163 "$display", "Precision: %.6f", W<0,r> {0 1 0};
    %delay 50000, 0;
    %vpi_call 2 166 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fxp_adder.v";
    "./fxp_adder.v";
