v1
GXB_MERGING,PLL Output Counter,132363,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll6~PLL_OUTPUT_COUNTER,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER,
GXB_MERGING,PLL Output Counter,132364,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll1~PLL_OUTPUT_COUNTER,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,131652,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf,top_LPC_FPGA:LPC_FPGA|top_LPC_FPGA_DDR3_interface:ddr3_interface|top_LPC_FPGA_DDR3_interface_p0:p0|top_LPC_FPGA_DDR3_interface_p0_acv_hard_memphy:umemphy|top_LPC_FPGA_DDR3_interface_p0_acv_hard_io_pads:uio_pads|top_LPC_FPGA_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|top_LPC_FPGA_DDR3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,PASS,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,PASS,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,0 such failures found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,PASS,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,INAPPLICABLE,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,No Clamping Diode assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,PASS,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 0 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_MEMORY_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000003;IO_000001;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000022;IO_000021;IO_000046;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000047;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000034,
IO_RULES_MATRIX,Total Pass,0;52;52;0;17;56;52;0;0;0;0;0;24;47;0;0;0;0;24;23;0;0;0;24;23;56;56;11,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,56;4;4;56;39;0;4;56;56;56;56;56;32;9;56;56;56;56;32;33;56;56;56;32;33;0;0;45,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,memory_mem_a[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[3],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[4],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[5],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[6],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[7],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[8],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[9],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[10],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[11],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_a[12],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_ba[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_ba[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_ba[2],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_ck[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_ck_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_cke[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_cs_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dm[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dm[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_ras_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_cas_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_we_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_reset_n,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_odt[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,status_local_init_done,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,status_local_cal_success,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,status_local_cal_fail,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_dq[0],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[1],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[2],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[3],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[4],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[5],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[6],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[7],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[8],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[9],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[10],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[11],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[12],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[13],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[14],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dq[15],Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,memory_mem_dqs[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_dqs[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_dqs_n[0],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,memory_mem_dqs_n[1],Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass,
IO_RULES_MATRIX,oct_rzqin,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,clk_clk,Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass,
IO_RULES_SUMMARY,Total I/O Rules,28,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,14,
