GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\busy_wait.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\init.v'
Analyzing Verilog file 'C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v'
Compiling module 'spi'("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":1)
Extracting RAM for identifier 'image_mem'("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":48)
Compiling module 'init'("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\init.v":2)
Compiling module 'busy_wait(TIMEOUT=32'b00000010111110101111000010000000)'("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\busy_wait.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":124)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":209)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":217)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":243)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":251)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":259)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":262)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":269)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":278)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":286)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":295)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":298)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":346)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":379)
NOTE  (EX0101) : Current top module is "spi"
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "dc" initial values do not match with the Gowin library, simulation mismatch possible("C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\src\spi.v":512)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\impl\gwsynthesis\epaper_spi_3.vg" completed
[100%] Generate report file "C:\tm1638-verilog-master\Epaper_module_test\epaper_spi_3\impl\gwsynthesis\epaper_spi_3_syn.rpt.html" completed
GowinSynthesis finish
