$date
	Tue Apr 11 20:40:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module D $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var reg 2 ( ns [1:0] $end
$var reg 1 ! out $end
$var reg 2 ) ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
b0 (
1$
0#
0"
0!
$end
#3
0$
#5
1"
#10
b1 (
0"
1#
#15
b1 )
1"
#20
b10 (
0"
0#
#25
b0 (
b10 )
1"
#30
b1 (
1!
0"
1#
#35
0!
b1 )
1"
#40
b10 (
0"
0#
#45
b0 (
b10 )
1"
#50
b1 (
1!
0"
1#
#55
0!
b1 )
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
b10 (
0"
0#
#85
b0 (
b10 )
1"
#90
b1 (
1!
0"
1#
#95
0!
b1 )
1"
#100
b10 (
0"
0#
#105
b0 (
b10 )
1"
#110
b1 (
1!
0"
1#
#115
0!
b1 )
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
b10 (
0"
0#
#145
b0 (
b10 )
1"
#150
b1 (
1!
0"
1#
#155
0!
b1 )
1"
#160
0"
#165
1"
#170
b10 (
0"
0#
#175
b0 (
b10 )
1"
#180
b1 (
1!
0"
1#
#181
