// Seed: 3815139090
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6
);
  type_12(
      1, 1
  );
  logic id_7;
  logic id_8;
endmodule
