{
   "primary_design_constraints" : [
       "des.algo_top.a1_loop.algo.assume_select_addr_range",
       "des.algo_top.a1_loop.algo.assume_select_addr_stable",
       "des.algo_top.a1_loop.algo.assume_select_bit_range",
       "des.algo_top.a1_loop.algo.assume_select_bit_stable",
       "des.algo_top.assume_select_addr_range",
       "des.algo_top.assume_select_addr_stable",
       "des.algo_top.assume_select_bit_range",
       "des.algo_top.assume_select_bit_stable",
       "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.assume_select_addr_range",
       "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.assume_select_addr_stable",
       "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.ip_top_sva.assume_mem_derr_check",
       "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.ip_top_sva.assume_mem_nerr_check",
       "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.ip_top_sva.assume_mem_serr_check",
       "des.algo_top.t1r_loop.*.t1b_loop.*.stack_loop.infra.assume_select_addr_range",
       "des.algo_top.t1r_loop.*.t1b_loop.*.stack_loop.infra.assume_select_addr_stable",
       "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.ip_top_sva.assume_mem_derr_check",
       "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.ip_top_sva.assume_mem_nerr_check",
       "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.ip_top_sva.assume_mem_serr_check",
       "des.algo_top.t2r_loop.*.t2b_loop.*.stack_loop.infra.assume_select_addr_range",
       "des.algo_top.t2r_loop.*.t2b_loop.*.stack_loop.infra.assume_select_addr_stable",
       "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.assume_select_addr_range",
       "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.assume_select_addr_stable",
       "des.algo_top.t3r_loop.*.t3b_loop.*.align_loop.infra.ip_top_sva.assume_mem_derr_check",
       "des.algo_top.t3r_loop.*.t3b_loop.*.align_loop.infra.ip_top_sva.assume_mem_nerr_check",
       "des.algo_top.t3r_loop.*.t3b_loop.*.align_loop.infra.ip_top_sva.assume_mem_serr_check",
       "des.algo_top.t3r_loop.*.t3b_loop.*.align_loop.infra.assume_select_addr_range",
       "des.algo_top.t3r_loop.*.t3b_loop.*.align_loop.infra.assume_select_addr_stable",
       "des.algo_top.t3r_loop.*.t3b_loop.*.stack_loop.infra.assume_select_addr_range",
       "des.algo_top.t3r_loop.*.t3b_loop.*.stack_loop.infra.assume_select_addr_stable",
      "des.algo_top.a1_loop.algo.ip_top_sva_2.rd_loop.*.assert_rd_range_check",
      "des.algo_top.t1r_loop.*.t1b_loop.*.stack_loop.infra.ip_top_sva.assert_mem_check",
      "des.algo_top.t2r_loop.*.t2b_loop.*.stack_loop.infra.ip_top_sva.assert_mem_check",
      "des.algo_top.t3r_loop.*.t3b_loop.*.stack_loop.infra.ip_top_sva.assert_mem_check",
      "des.algo_top.a1_loop.algo.ip_top_sva_2.assert_rd_bank_check",
      "des.algo_top.a1_loop.algo.ip_top_sva.assume_wr_err_check"
        ],
   "conditional_properties" : {
      "ALWAYS" : [
         {
            "expected" : "Pass_Trigger_Fail",
            "regexp" : [
               "des.algo_top.a1_loop.algo.ip_top_sva_2.t1_loop.*.assert_t1_rw_psuedo_check",
               "des.algo_top.a1_loop.algo.ip_top_sva_2.t2_loop.*.assert_t2_rw_psuedo_check",
               "des.algo_top.a1_loop.algo.ip_top_sva_2.t3_loop.*.assert_t3_rw_psuedo_check"
            ]
         }
      ],
      "ECC_NONE" : [
         {
            "expected" : "Pass_Trigger_Fail",
            "regexp" : [
               "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.ip_top_sva.assert_dout_derr_check",
               "des.algo_top.t1r_loop.*.t1b_loop.*.align_loop.infra.ip_top_sva.assert_dout_serr_check",
               "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.ip_top_sva.assert_dout_derr_check",
               "des.algo_top.t2r_loop.*.t2b_loop.*.align_loop.infra.ip_top_sva.assert_dout_serr_check"
            ]            
         }
      ]
   }
}
