// Seed: 2171596786
module module_0 (
    input uwire id_0
    , id_22,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input wand id_10,
    input wire id_11,
    input supply0 id_12,
    output wor id_13,
    input supply1 id_14,
    output wire id_15,
    output wor id_16,
    input wor id_17,
    input tri0 id_18,
    input tri id_19,
    input wire id_20
);
  logic [1 : 1] id_23 = id_23;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd67
) (
    input  wand  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    input  tri1  _id_4
);
  not primCall (id_2, id_3);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_1
  );
  wire [id_4 : -1] id_7;
endmodule
