
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d40  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08006ef0  08006ef0  00007ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f74  08006f74  00008070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f74  08006f74  00007f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f7c  08006f7c  00008070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006f7c  08006f7c  00007f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08006f84  08006f84  00007f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08006f8c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008070  2**0
                  CONTENTS
 10 .bss          00001dc0  20000070  20000070  00008070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001e30  20001e30  00008070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ba40  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039ae  00000000  00000000  00023ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001548  00000000  00000000  00027490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001097  00000000  00000000  000289d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b152  00000000  00000000  00029a6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000193ab  00000000  00000000  00054bc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f94c1  00000000  00000000  0006df6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016742d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000061b0  00000000  00000000  00167470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0016d620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006ed8 	.word	0x08006ed8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08006ed8 	.word	0x08006ed8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 b988 	b.w	8000990 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f806 	bl	8000698 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__udivmoddi4>:
 8000698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800069c:	9d08      	ldr	r5, [sp, #32]
 800069e:	468e      	mov	lr, r1
 80006a0:	4604      	mov	r4, r0
 80006a2:	4688      	mov	r8, r1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d14a      	bne.n	800073e <__udivmoddi4+0xa6>
 80006a8:	428a      	cmp	r2, r1
 80006aa:	4617      	mov	r7, r2
 80006ac:	d962      	bls.n	8000774 <__udivmoddi4+0xdc>
 80006ae:	fab2 f682 	clz	r6, r2
 80006b2:	b14e      	cbz	r6, 80006c8 <__udivmoddi4+0x30>
 80006b4:	f1c6 0320 	rsb	r3, r6, #32
 80006b8:	fa01 f806 	lsl.w	r8, r1, r6
 80006bc:	fa20 f303 	lsr.w	r3, r0, r3
 80006c0:	40b7      	lsls	r7, r6
 80006c2:	ea43 0808 	orr.w	r8, r3, r8
 80006c6:	40b4      	lsls	r4, r6
 80006c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006cc:	fa1f fc87 	uxth.w	ip, r7
 80006d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006d4:	0c23      	lsrs	r3, r4, #16
 80006d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006de:	fb01 f20c 	mul.w	r2, r1, ip
 80006e2:	429a      	cmp	r2, r3
 80006e4:	d909      	bls.n	80006fa <__udivmoddi4+0x62>
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80006ec:	f080 80ea 	bcs.w	80008c4 <__udivmoddi4+0x22c>
 80006f0:	429a      	cmp	r2, r3
 80006f2:	f240 80e7 	bls.w	80008c4 <__udivmoddi4+0x22c>
 80006f6:	3902      	subs	r1, #2
 80006f8:	443b      	add	r3, r7
 80006fa:	1a9a      	subs	r2, r3, r2
 80006fc:	b2a3      	uxth	r3, r4
 80006fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000702:	fb0e 2210 	mls	r2, lr, r0, r2
 8000706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800070a:	fb00 fc0c 	mul.w	ip, r0, ip
 800070e:	459c      	cmp	ip, r3
 8000710:	d909      	bls.n	8000726 <__udivmoddi4+0x8e>
 8000712:	18fb      	adds	r3, r7, r3
 8000714:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000718:	f080 80d6 	bcs.w	80008c8 <__udivmoddi4+0x230>
 800071c:	459c      	cmp	ip, r3
 800071e:	f240 80d3 	bls.w	80008c8 <__udivmoddi4+0x230>
 8000722:	443b      	add	r3, r7
 8000724:	3802      	subs	r0, #2
 8000726:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800072a:	eba3 030c 	sub.w	r3, r3, ip
 800072e:	2100      	movs	r1, #0
 8000730:	b11d      	cbz	r5, 800073a <__udivmoddi4+0xa2>
 8000732:	40f3      	lsrs	r3, r6
 8000734:	2200      	movs	r2, #0
 8000736:	e9c5 3200 	strd	r3, r2, [r5]
 800073a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800073e:	428b      	cmp	r3, r1
 8000740:	d905      	bls.n	800074e <__udivmoddi4+0xb6>
 8000742:	b10d      	cbz	r5, 8000748 <__udivmoddi4+0xb0>
 8000744:	e9c5 0100 	strd	r0, r1, [r5]
 8000748:	2100      	movs	r1, #0
 800074a:	4608      	mov	r0, r1
 800074c:	e7f5      	b.n	800073a <__udivmoddi4+0xa2>
 800074e:	fab3 f183 	clz	r1, r3
 8000752:	2900      	cmp	r1, #0
 8000754:	d146      	bne.n	80007e4 <__udivmoddi4+0x14c>
 8000756:	4573      	cmp	r3, lr
 8000758:	d302      	bcc.n	8000760 <__udivmoddi4+0xc8>
 800075a:	4282      	cmp	r2, r0
 800075c:	f200 8105 	bhi.w	800096a <__udivmoddi4+0x2d2>
 8000760:	1a84      	subs	r4, r0, r2
 8000762:	eb6e 0203 	sbc.w	r2, lr, r3
 8000766:	2001      	movs	r0, #1
 8000768:	4690      	mov	r8, r2
 800076a:	2d00      	cmp	r5, #0
 800076c:	d0e5      	beq.n	800073a <__udivmoddi4+0xa2>
 800076e:	e9c5 4800 	strd	r4, r8, [r5]
 8000772:	e7e2      	b.n	800073a <__udivmoddi4+0xa2>
 8000774:	2a00      	cmp	r2, #0
 8000776:	f000 8090 	beq.w	800089a <__udivmoddi4+0x202>
 800077a:	fab2 f682 	clz	r6, r2
 800077e:	2e00      	cmp	r6, #0
 8000780:	f040 80a4 	bne.w	80008cc <__udivmoddi4+0x234>
 8000784:	1a8a      	subs	r2, r1, r2
 8000786:	0c03      	lsrs	r3, r0, #16
 8000788:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800078c:	b280      	uxth	r0, r0
 800078e:	b2bc      	uxth	r4, r7
 8000790:	2101      	movs	r1, #1
 8000792:	fbb2 fcfe 	udiv	ip, r2, lr
 8000796:	fb0e 221c 	mls	r2, lr, ip, r2
 800079a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800079e:	fb04 f20c 	mul.w	r2, r4, ip
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d907      	bls.n	80007b6 <__udivmoddi4+0x11e>
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80007ac:	d202      	bcs.n	80007b4 <__udivmoddi4+0x11c>
 80007ae:	429a      	cmp	r2, r3
 80007b0:	f200 80e0 	bhi.w	8000974 <__udivmoddi4+0x2dc>
 80007b4:	46c4      	mov	ip, r8
 80007b6:	1a9b      	subs	r3, r3, r2
 80007b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007c4:	fb02 f404 	mul.w	r4, r2, r4
 80007c8:	429c      	cmp	r4, r3
 80007ca:	d907      	bls.n	80007dc <__udivmoddi4+0x144>
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80007d2:	d202      	bcs.n	80007da <__udivmoddi4+0x142>
 80007d4:	429c      	cmp	r4, r3
 80007d6:	f200 80ca 	bhi.w	800096e <__udivmoddi4+0x2d6>
 80007da:	4602      	mov	r2, r0
 80007dc:	1b1b      	subs	r3, r3, r4
 80007de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007e2:	e7a5      	b.n	8000730 <__udivmoddi4+0x98>
 80007e4:	f1c1 0620 	rsb	r6, r1, #32
 80007e8:	408b      	lsls	r3, r1
 80007ea:	fa22 f706 	lsr.w	r7, r2, r6
 80007ee:	431f      	orrs	r7, r3
 80007f0:	fa0e f401 	lsl.w	r4, lr, r1
 80007f4:	fa20 f306 	lsr.w	r3, r0, r6
 80007f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000800:	4323      	orrs	r3, r4
 8000802:	fa00 f801 	lsl.w	r8, r0, r1
 8000806:	fa1f fc87 	uxth.w	ip, r7
 800080a:	fbbe f0f9 	udiv	r0, lr, r9
 800080e:	0c1c      	lsrs	r4, r3, #16
 8000810:	fb09 ee10 	mls	lr, r9, r0, lr
 8000814:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000818:	fb00 fe0c 	mul.w	lr, r0, ip
 800081c:	45a6      	cmp	lr, r4
 800081e:	fa02 f201 	lsl.w	r2, r2, r1
 8000822:	d909      	bls.n	8000838 <__udivmoddi4+0x1a0>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800082a:	f080 809c 	bcs.w	8000966 <__udivmoddi4+0x2ce>
 800082e:	45a6      	cmp	lr, r4
 8000830:	f240 8099 	bls.w	8000966 <__udivmoddi4+0x2ce>
 8000834:	3802      	subs	r0, #2
 8000836:	443c      	add	r4, r7
 8000838:	eba4 040e 	sub.w	r4, r4, lr
 800083c:	fa1f fe83 	uxth.w	lr, r3
 8000840:	fbb4 f3f9 	udiv	r3, r4, r9
 8000844:	fb09 4413 	mls	r4, r9, r3, r4
 8000848:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800084c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000850:	45a4      	cmp	ip, r4
 8000852:	d908      	bls.n	8000866 <__udivmoddi4+0x1ce>
 8000854:	193c      	adds	r4, r7, r4
 8000856:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800085a:	f080 8082 	bcs.w	8000962 <__udivmoddi4+0x2ca>
 800085e:	45a4      	cmp	ip, r4
 8000860:	d97f      	bls.n	8000962 <__udivmoddi4+0x2ca>
 8000862:	3b02      	subs	r3, #2
 8000864:	443c      	add	r4, r7
 8000866:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800086a:	eba4 040c 	sub.w	r4, r4, ip
 800086e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000872:	4564      	cmp	r4, ip
 8000874:	4673      	mov	r3, lr
 8000876:	46e1      	mov	r9, ip
 8000878:	d362      	bcc.n	8000940 <__udivmoddi4+0x2a8>
 800087a:	d05f      	beq.n	800093c <__udivmoddi4+0x2a4>
 800087c:	b15d      	cbz	r5, 8000896 <__udivmoddi4+0x1fe>
 800087e:	ebb8 0203 	subs.w	r2, r8, r3
 8000882:	eb64 0409 	sbc.w	r4, r4, r9
 8000886:	fa04 f606 	lsl.w	r6, r4, r6
 800088a:	fa22 f301 	lsr.w	r3, r2, r1
 800088e:	431e      	orrs	r6, r3
 8000890:	40cc      	lsrs	r4, r1
 8000892:	e9c5 6400 	strd	r6, r4, [r5]
 8000896:	2100      	movs	r1, #0
 8000898:	e74f      	b.n	800073a <__udivmoddi4+0xa2>
 800089a:	fbb1 fcf2 	udiv	ip, r1, r2
 800089e:	0c01      	lsrs	r1, r0, #16
 80008a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008a4:	b280      	uxth	r0, r0
 80008a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008aa:	463b      	mov	r3, r7
 80008ac:	4638      	mov	r0, r7
 80008ae:	463c      	mov	r4, r7
 80008b0:	46b8      	mov	r8, r7
 80008b2:	46be      	mov	lr, r7
 80008b4:	2620      	movs	r6, #32
 80008b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ba:	eba2 0208 	sub.w	r2, r2, r8
 80008be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008c2:	e766      	b.n	8000792 <__udivmoddi4+0xfa>
 80008c4:	4601      	mov	r1, r0
 80008c6:	e718      	b.n	80006fa <__udivmoddi4+0x62>
 80008c8:	4610      	mov	r0, r2
 80008ca:	e72c      	b.n	8000726 <__udivmoddi4+0x8e>
 80008cc:	f1c6 0220 	rsb	r2, r6, #32
 80008d0:	fa2e f302 	lsr.w	r3, lr, r2
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	40b1      	lsls	r1, r6
 80008d8:	fa20 f202 	lsr.w	r2, r0, r2
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	430a      	orrs	r2, r1
 80008e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008e6:	b2bc      	uxth	r4, r7
 80008e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008ec:	0c11      	lsrs	r1, r2, #16
 80008ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008f2:	fb08 f904 	mul.w	r9, r8, r4
 80008f6:	40b0      	lsls	r0, r6
 80008f8:	4589      	cmp	r9, r1
 80008fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008fe:	b280      	uxth	r0, r0
 8000900:	d93e      	bls.n	8000980 <__udivmoddi4+0x2e8>
 8000902:	1879      	adds	r1, r7, r1
 8000904:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000908:	d201      	bcs.n	800090e <__udivmoddi4+0x276>
 800090a:	4589      	cmp	r9, r1
 800090c:	d81f      	bhi.n	800094e <__udivmoddi4+0x2b6>
 800090e:	eba1 0109 	sub.w	r1, r1, r9
 8000912:	fbb1 f9fe 	udiv	r9, r1, lr
 8000916:	fb09 f804 	mul.w	r8, r9, r4
 800091a:	fb0e 1119 	mls	r1, lr, r9, r1
 800091e:	b292      	uxth	r2, r2
 8000920:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000924:	4542      	cmp	r2, r8
 8000926:	d229      	bcs.n	800097c <__udivmoddi4+0x2e4>
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800092e:	d2c4      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000930:	4542      	cmp	r2, r8
 8000932:	d2c2      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000934:	f1a9 0102 	sub.w	r1, r9, #2
 8000938:	443a      	add	r2, r7
 800093a:	e7be      	b.n	80008ba <__udivmoddi4+0x222>
 800093c:	45f0      	cmp	r8, lr
 800093e:	d29d      	bcs.n	800087c <__udivmoddi4+0x1e4>
 8000940:	ebbe 0302 	subs.w	r3, lr, r2
 8000944:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000948:	3801      	subs	r0, #1
 800094a:	46e1      	mov	r9, ip
 800094c:	e796      	b.n	800087c <__udivmoddi4+0x1e4>
 800094e:	eba7 0909 	sub.w	r9, r7, r9
 8000952:	4449      	add	r1, r9
 8000954:	f1a8 0c02 	sub.w	ip, r8, #2
 8000958:	fbb1 f9fe 	udiv	r9, r1, lr
 800095c:	fb09 f804 	mul.w	r8, r9, r4
 8000960:	e7db      	b.n	800091a <__udivmoddi4+0x282>
 8000962:	4673      	mov	r3, lr
 8000964:	e77f      	b.n	8000866 <__udivmoddi4+0x1ce>
 8000966:	4650      	mov	r0, sl
 8000968:	e766      	b.n	8000838 <__udivmoddi4+0x1a0>
 800096a:	4608      	mov	r0, r1
 800096c:	e6fd      	b.n	800076a <__udivmoddi4+0xd2>
 800096e:	443b      	add	r3, r7
 8000970:	3a02      	subs	r2, #2
 8000972:	e733      	b.n	80007dc <__udivmoddi4+0x144>
 8000974:	f1ac 0c02 	sub.w	ip, ip, #2
 8000978:	443b      	add	r3, r7
 800097a:	e71c      	b.n	80007b6 <__udivmoddi4+0x11e>
 800097c:	4649      	mov	r1, r9
 800097e:	e79c      	b.n	80008ba <__udivmoddi4+0x222>
 8000980:	eba1 0109 	sub.w	r1, r1, r9
 8000984:	46c4      	mov	ip, r8
 8000986:	fbb1 f9fe 	udiv	r9, r1, lr
 800098a:	fb09 f804 	mul.w	r8, r9, r4
 800098e:	e7c4      	b.n	800091a <__udivmoddi4+0x282>

08000990 <__aeabi_idiv0>:
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8000994:	b480      	push	{r7}
 8000996:	b087      	sub	sp, #28
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	70fb      	strb	r3, [r7, #3]
 80009a2:	4a12      	ldr	r2, [pc, #72]	@ (80009ec <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009ae:	78fa      	ldrb	r2, [r7, #3]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00d      	b.n	80009d6 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	3301      	adds	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	78fb      	ldrb	r3, [r7, #3]
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	429a      	cmp	r2, r3
 80009dc:	dbed      	blt.n	80009ba <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	4618      	mov	r0, r3
 80009e2:	371c      	adds	r7, #28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	08006f08 	.word	0x08006f08

080009f0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	683a      	ldr	r2, [r7, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dd02      	ble.n	8000a0a <_ZN8LEDArray8setnledsEi+0x1a>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a08:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	e00e      	b.n	8000a2e <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	2200      	movs	r2, #0
 8000a22:	4619      	mov	r1, r3
 8000a24:	f002 fda0 	bl	8003568 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbeb      	blt.n	8000a10 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	e00e      	b.n	8000a5c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a42:	687a      	ldr	r2, [r7, #4]
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	4413      	add	r3, r2
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4619      	mov	r1, r3
 8000a52:	f002 fd89 	bl	8003568 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68ba      	ldr	r2, [r7, #8]
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	dbec      	blt.n	8000a3e <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	4a04      	ldr	r2, [pc, #16]	@ (8000a8c <_ZN8LEDArrayD1Ev+0x1c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4618      	mov	r0, r3
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	08006f08 	.word	0x08006f08

08000a90 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
}
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ffe9 	bl	8000a70 <_ZN8LEDArrayD1Ev>
 8000a9e:	2134      	movs	r1, #52	@ 0x34
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f005 fd59 	bl	8006558 <_ZdlPvj>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <_ZN13funkSteckdose17delayMicrosecondsEm>:





	void delayMicroseconds(uint32_t us)
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
	{
	    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2200      	movs	r2, #0
 8000ac0:	625a      	str	r2, [r3, #36]	@ 0x24
	    HAL_TIM_Base_Start(&htim2);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f004 fb22 	bl	8005110 <HAL_TIM_Base_Start>

	    while (__HAL_TIM_GET_COUNTER(&htim2) < us) {
 8000acc:	bf00      	nop
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	bf8c      	ite	hi
 8000ada:	2301      	movhi	r3, #1
 8000adc:	2300      	movls	r3, #0
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f4      	bne.n	8000ace <_ZN13funkSteckdose17delayMicrosecondsEm+0x1e>

	    }

	    HAL_TIM_Base_Stop(&htim2);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f004 fb79 	bl	80051e0 <HAL_TIM_Base_Stop>
	}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>:
	void delay350Microseconds(int n){
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b082      	sub	sp, #8
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	6078      	str	r0, [r7, #4]
 8000afe:	6039      	str	r1, [r7, #0]
		delayMicroseconds(n*350U);
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8000b06:	fb02 f303 	mul.w	r3, r2, r3
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff ffcf 	bl	8000ab0 <_ZN13funkSteckdose17delayMicrosecondsEm>
	}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <_ZN13funkSteckdose8transmitEii>:
	void transmit(int numberHighPulses,int numberLowPulses){
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60f8      	str	r0, [r7, #12]
 8000b24:	60b9      	str	r1, [r7, #8]
 8000b26:	607a      	str	r2, [r7, #4]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	4809      	ldr	r0, [pc, #36]	@ (8000b54 <_ZN13funkSteckdose8transmitEii+0x38>)
 8000b2e:	f002 fd1b 	bl	8003568 <HAL_GPIO_WritePin>
		delay350Microseconds(numberHighPulses);
 8000b32:	68b9      	ldr	r1, [r7, #8]
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f7ff ffde 	bl	8000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4805      	ldr	r0, [pc, #20]	@ (8000b54 <_ZN13funkSteckdose8transmitEii+0x38>)
 8000b40:	f002 fd12 	bl	8003568 <HAL_GPIO_WritePin>
		delay350Microseconds(numberLowPulses);
 8000b44:	6879      	ldr	r1, [r7, #4]
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f7ff ffd5 	bl	8000af6 <_ZN13funkSteckdose20delay350MicrosecondsEi>

	}
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	40020800 	.word	0x40020800

08000b58 <_ZN13funkSteckdose12sendSequenceEth>:

	void sendSequence(uint16_t bits, uint8_t length){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]
 8000b64:	4613      	mov	r3, r2
 8000b66:	707b      	strb	r3, [r7, #1]
		for(int i=0;i<10;++i){
 8000b68:	2300      	movs	r3, #0
 8000b6a:	617b      	str	r3, [r7, #20]
 8000b6c:	e02c      	b.n	8000bc8 <_ZN13funkSteckdose12sendSequenceEth+0x70>
			for(int j=length-1;j>=0;--j){
 8000b6e:	787b      	ldrb	r3, [r7, #1]
 8000b70:	3b01      	subs	r3, #1
 8000b72:	613b      	str	r3, [r7, #16]
 8000b74:	e01d      	b.n	8000bb2 <_ZN13funkSteckdose12sendSequenceEth+0x5a>
				transmit(1, 3);
 8000b76:	2203      	movs	r2, #3
 8000b78:	2101      	movs	r1, #1
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff ffce 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
				 uint8_t isOne = (bits >> j) & 1;
 8000b80:	887a      	ldrh	r2, [r7, #2]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	fa42 f303 	asr.w	r3, r2, r3
 8000b88:	b2db      	uxtb	r3, r3
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
				if(isOne==1)
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d105      	bne.n	8000ba2 <_ZN13funkSteckdose12sendSequenceEth+0x4a>
					transmit(1, 3);
 8000b96:	2203      	movs	r2, #3
 8000b98:	2101      	movs	r1, #1
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff ffbe 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
 8000ba0:	e004      	b.n	8000bac <_ZN13funkSteckdose12sendSequenceEth+0x54>
				else transmit(3,1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2103      	movs	r1, #3
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff ffb8 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
			for(int j=length-1;j>=0;--j){
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	3b01      	subs	r3, #1
 8000bb0:	613b      	str	r3, [r7, #16]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	dade      	bge.n	8000b76 <_ZN13funkSteckdose12sendSequenceEth+0x1e>
			}
			transmit(1,31);
 8000bb8:	221f      	movs	r2, #31
 8000bba:	2101      	movs	r1, #1
 8000bbc:	6878      	ldr	r0, [r7, #4]
 8000bbe:	f7ff ffad 	bl	8000b1c <_ZN13funkSteckdose8transmitEii>
		for(int i=0;i<10;++i){
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	617b      	str	r3, [r7, #20]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	2b09      	cmp	r3, #9
 8000bcc:	ddcf      	ble.n	8000b6e <_ZN13funkSteckdose12sendSequenceEth+0x16>
		}
	}
 8000bce:	bf00      	nop
 8000bd0:	bf00      	nop
 8000bd2:	3718      	adds	r7, #24
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>:
 *      Author: daniel
 */

#include "funkSteckdose.h"

funkSteckdose::funkSteckdose(TIM_HandleTypeDef htim2_):htim2(htim2_) {
 8000bd8:	b084      	sub	sp, #16
 8000bda:	b580      	push	{r7, lr}
 8000bdc:	b082      	sub	sp, #8
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
 8000be2:	f107 0014 	add.w	r0, r7, #20
 8000be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000bea:	4a09      	ldr	r2, [pc, #36]	@ (8000c10 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef+0x38>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	f107 0114 	add.w	r1, r7, #20
 8000bf8:	2248      	movs	r2, #72	@ 0x48
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f005 fde0 	bl	80067c0 <memcpy>
	// TODO Auto-generated constructor stub

}
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4618      	mov	r0, r3
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr
 8000c10:	08006f18 	.word	0x08006f18

08000c14 <_ZN13funkSteckdoseD1Ev>:

funkSteckdose::~funkSteckdose() {
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	4a04      	ldr	r2, [pc, #16]	@ (8000c30 <_ZN13funkSteckdoseD1Ev+0x1c>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4618      	mov	r0, r3
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	08006f18 	.word	0x08006f18

08000c34 <_ZN13funkSteckdoseD0Ev>:
funkSteckdose::~funkSteckdose() {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
}
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ffe9 	bl	8000c14 <_ZN13funkSteckdoseD1Ev>
 8000c42:	214c      	movs	r1, #76	@ 0x4c
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f005 fc87 	bl	8006558 <_ZdlPvj>
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <_ZN13funkSteckdose3einEv>:

void funkSteckdose::ein(){
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	sendSequence(0b111111000010, 12);
 8000c5c:	220c      	movs	r2, #12
 8000c5e:	f640 71c2 	movw	r1, #4034	@ 0xfc2
 8000c62:	6878      	ldr	r0, [r7, #4]
 8000c64:	f7ff ff78 	bl	8000b58 <_ZN13funkSteckdose12sendSequenceEth>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <_Z19testSteckdoseEinAusv>:
//bar.restleds();

HAL_Delay(100);

}
void testSteckdoseEinAus(){
 8000c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c72:	b0a5      	sub	sp, #148	@ 0x94
 8000c74:	af10      	add	r7, sp, #64	@ 0x40
funkSteckdose Steckdose(htim2);
 8000c76:	4e10      	ldr	r6, [pc, #64]	@ (8000cb8 <_Z19testSteckdoseEinAusv+0x48>)
 8000c78:	f107 0c04 	add.w	ip, r7, #4
 8000c7c:	466d      	mov	r5, sp
 8000c7e:	f106 040c 	add.w	r4, r6, #12
 8000c82:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c88:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c8e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c92:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000c96:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000c9a:	4660      	mov	r0, ip
 8000c9c:	f7ff ff9c 	bl	8000bd8 <_ZN13funkSteckdoseC1E17TIM_HandleTypeDef>
Steckdose.ein();
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ffd6 	bl	8000c54 <_ZN13funkSteckdose3einEv>
}
 8000ca8:	1d3b      	adds	r3, r7, #4
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ffb2 	bl	8000c14 <_ZN13funkSteckdoseD1Ev>
 8000cb0:	3754      	adds	r7, #84	@ 0x54
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	20001764 	.word	0x20001764

08000cbc <_Z17processHalfBufferPt>:

void processHalfBuffer(uint16_t* buf)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b089      	sub	sp, #36	@ 0x24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	61fb      	str	r3, [r7, #28]
 8000cc8:	e01e      	b.n	8000d08 <_Z17processHalfBufferPt+0x4c>
        uint32_t hi = buf[4*i];
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	687a      	ldr	r2, [r7, #4]
 8000cd0:	4413      	add	r3, r2
 8000cd2:	881b      	ldrh	r3, [r3, #0]
 8000cd4:	61bb      	str	r3, [r7, #24]
        uint32_t lo = buf[4*i + 1];
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	3302      	adds	r3, #2
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	617b      	str	r3, [r7, #20]

        uint32_t raw32 = (hi << 16) | lo;
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	041b      	lsls	r3, r3, #16
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	4313      	orrs	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        int32_t signed32 = (int32_t)raw32;
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	60fb      	str	r3, [r7, #12]
        int32_t pcm = signed32 >> 14;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	139b      	asrs	r3, r3, #14
 8000cf6:	60bb      	str	r3, [r7, #8]

        mergedFrame[i] = pcm; // oder mergedFrame[offset + i] bei Streaming
 8000cf8:	4908      	ldr	r1, [pc, #32]	@ (8000d1c <_Z17processHalfBufferPt+0x60>)
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	68ba      	ldr	r2, [r7, #8]
 8000cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < I2S_BUF_SIZE/4; ++i) {
 8000d02:	69fb      	ldr	r3, [r7, #28]
 8000d04:	3301      	adds	r3, #1
 8000d06:	61fb      	str	r3, [r7, #28]
 8000d08:	69fb      	ldr	r3, [r7, #28]
 8000d0a:	2bf9      	cmp	r3, #249	@ 0xf9
 8000d0c:	dddd      	ble.n	8000cca <_Z17processHalfBufferPt+0xe>
    }
}
 8000d0e:	bf00      	nop
 8000d10:	bf00      	nop
 8000d12:	3724      	adds	r7, #36	@ 0x24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	20001030 	.word	0x20001030

08000d20 <HAL_I2S_RxHalfCpltCallback>:


void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a06      	ldr	r2, [pc, #24]	@ (8000d48 <HAL_I2S_RxHalfCpltCallback+0x28>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d105      	bne.n	8000d3e <HAL_I2S_RxHalfCpltCallback+0x1e>
		audioHalf = 1;
 8000d32:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <HAL_I2S_RxHalfCpltCallback+0x2c>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[0]);
 8000d38:	4805      	ldr	r0, [pc, #20]	@ (8000d50 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8000d3a:	f7ff ffbf 	bl	8000cbc <_Z17processHalfBufferPt>

	}
}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40003800 	.word	0x40003800
 8000d4c:	2000008d 	.word	0x2000008d
 8000d50:	20000090 	.word	0x20000090

08000d54 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance==SPI2){
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a06      	ldr	r2, [pc, #24]	@ (8000d7c <HAL_I2S_RxCpltCallback+0x28>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d105      	bne.n	8000d72 <HAL_I2S_RxCpltCallback+0x1e>
		audioReady=1;
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <HAL_I2S_RxCpltCallback+0x2c>)
 8000d68:	2201      	movs	r2, #1
 8000d6a:	701a      	strb	r2, [r3, #0]
        processHalfBuffer(&inputBuffer[I2S_BUF_SIZE]);
 8000d6c:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <HAL_I2S_RxCpltCallback+0x30>)
 8000d6e:	f7ff ffa5 	bl	8000cbc <_Z17processHalfBufferPt>

	}
}
 8000d72:	bf00      	nop
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40003800 	.word	0x40003800
 8000d80:	2000008c 	.word	0x2000008c
 8000d84:	20000860 	.word	0x20000860

08000d88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b098      	sub	sp, #96	@ 0x60
 8000d8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d8e:	f000 ff65 	bl	8001c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d92:	f000 f8c1 	bl	8000f18 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d96:	f000 faef 	bl	8001378 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000d9a:	f000 facd 	bl	8001338 <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 8000d9e:	f000 f98b 	bl	80010b8 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 8000da2:	f000 fa69 	bl	8001278 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8000da6:	f000 fa95 	bl	80012d4 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 8000daa:	f000 f929 	bl	8001000 <_ZL12MX_ADC1_Initv>
  MX_TIM2_Init();
 8000dae:	f000 fa07 	bl	80011c0 <_ZL12MX_TIM2_Initv>
  MX_I2S2_Init();
 8000db2:	f000 f9d3 	bl	800115c <_ZL12MX_I2S2_Initv>
  /* USER CODE BEGIN 2 */




	  testSteckdoseEinAus();
 8000db6:	f7ff ff5b 	bl	8000c70 <_Z19testSteckdoseEinAusv>
	  HAL_I2S_Receive_DMA(&hi2s2, &inputBuffer[0], I2S_BUF_SIZE);
 8000dba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000dbe:	494e      	ldr	r1, [pc, #312]	@ (8000ef8 <main+0x170>)
 8000dc0:	484e      	ldr	r0, [pc, #312]	@ (8000efc <main+0x174>)
 8000dc2:	f002 fd2b 	bl	800381c <HAL_I2S_Receive_DMA>
	  while (!audioReady) {
 8000dc6:	bf00      	nop
 8000dc8:	4b4d      	ldr	r3, [pc, #308]	@ (8000f00 <main+0x178>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	bf0c      	ite	eq
 8000dd2:	2301      	moveq	r3, #1
 8000dd4:	2300      	movne	r3, #0
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d1f5      	bne.n	8000dc8 <main+0x40>

	  }
	  int16_t minVal = 32767;
 8000ddc:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8000de0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	  int16_t maxVal = -32768;
 8000de4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000de8:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8000dec:	2300      	movs	r3, #0
 8000dee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000df0:	e020      	b.n	8000e34 <main+0xac>
	      if (inputBuffer[i] < minVal) minVal = inputBuffer[i];
 8000df2:	4a41      	ldr	r2, [pc, #260]	@ (8000ef8 <main+0x170>)
 8000df4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000df6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	@ 0x5e
 8000e00:	429a      	cmp	r2, r3
 8000e02:	da05      	bge.n	8000e10 <main+0x88>
 8000e04:	4a3c      	ldr	r2, [pc, #240]	@ (8000ef8 <main+0x170>)
 8000e06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e0c:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
	      if (inputBuffer[i] > maxVal) maxVal = inputBuffer[i];
 8000e10:	4a39      	ldr	r2, [pc, #228]	@ (8000ef8 <main+0x170>)
 8000e12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	f9b7 305c 	ldrsh.w	r3, [r7, #92]	@ 0x5c
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	dd05      	ble.n	8000e2e <main+0xa6>
 8000e22:	4a35      	ldr	r2, [pc, #212]	@ (8000ef8 <main+0x170>)
 8000e24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e2a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	  for (int i = 0; i < I2S_BUF_SIZE; ++i) {
 8000e2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e30:	3301      	adds	r3, #1
 8000e32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e36:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e3a:	dbda      	blt.n	8000df2 <main+0x6a>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char msg[64];
	  int32_t minVal =  std::numeric_limits<int>::max();
 8000e3c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8000e40:	657b      	str	r3, [r7, #84]	@ 0x54
	  int32_t maxVal = std::numeric_limits<int>::min();
 8000e42:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000e46:	653b      	str	r3, [r7, #80]	@ 0x50
	  int32_t peak;

	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8000e48:	2300      	movs	r3, #0
 8000e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000e4c:	e013      	b.n	8000e76 <main+0xee>
	  {
	      int32_t v = mergedFrame[i];
 8000e4e:	4a2d      	ldr	r2, [pc, #180]	@ (8000f04 <main+0x17c>)
 8000e50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e56:	643b      	str	r3, [r7, #64]	@ 0x40
	      if (v < minVal) minVal = v;
 8000e58:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	da01      	bge.n	8000e64 <main+0xdc>
 8000e60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e62:	657b      	str	r3, [r7, #84]	@ 0x54
	      if (v > maxVal) maxVal = v;
 8000e64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000e66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	dd01      	ble.n	8000e70 <main+0xe8>
 8000e6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000e6e:	653b      	str	r3, [r7, #80]	@ 0x50
	  for (int i = 0; i < I2S_BUF_SIZE/4; ++i)
 8000e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e72:	3301      	adds	r3, #1
 8000e74:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000e78:	2bf9      	cmp	r3, #249	@ 0xf9
 8000e7a:	dde8      	ble.n	8000e4e <main+0xc6>

	  }

	  peak = maxVal - minVal; //amplitude
 8000e7c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak < 0) peak = 0;
 8000e84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	da01      	bge.n	8000e8e <main+0x106>
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  if (peak > 10000) peak = 10000; //can be optimized
 8000e8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e90:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000e94:	4293      	cmp	r3, r2
 8000e96:	dd02      	ble.n	8000e9e <main+0x116>
 8000e98:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c


	  int leds = round( peak / 1000);             // 010 LEDs   1500
 8000e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ea0:	4a19      	ldr	r2, [pc, #100]	@ (8000f08 <main+0x180>)
 8000ea2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ea6:	1192      	asrs	r2, r2, #6
 8000ea8:	17db      	asrs	r3, r3, #31
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fb29 	bl	8001504 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000eb2:	ec53 2b10 	vmov	r2, r3, d0
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fbad 	bl	8000618 <__aeabi_d2iz>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	647b      	str	r3, [r7, #68]	@ 0x44

	  bar.setnleds(leds);
 8000ec2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000ec4:	4811      	ldr	r0, [pc, #68]	@ (8000f0c <main+0x184>)
 8000ec6:	f7ff fd93 	bl	80009f0 <_ZN8LEDArray8setnledsEi>

	  snprintf(msg, sizeof(msg), "pcm: pk=%ld \r\n", peak);
 8000eca:	4638      	mov	r0, r7
 8000ecc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ece:	4a10      	ldr	r2, [pc, #64]	@ (8000f10 <main+0x188>)
 8000ed0:	2140      	movs	r1, #64	@ 0x40
 8000ed2:	f005 fbfb 	bl	80066cc <sniprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff f989 	bl	80001f0 <strlen>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	b29a      	uxth	r2, r3
 8000ee2:	4639      	mov	r1, r7
 8000ee4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ee8:	480a      	ldr	r0, [pc, #40]	@ (8000f14 <main+0x18c>)
 8000eea:	f004 fc73 	bl	80057d4 <HAL_UART_Transmit>
	  HAL_Delay(50);
 8000eee:	2032      	movs	r0, #50	@ 0x32
 8000ef0:	f000 ff26 	bl	8001d40 <HAL_Delay>
//	      HAL_Delay(500);

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000ef4:	e7a2      	b.n	8000e3c <main+0xb4>
 8000ef6:	bf00      	nop
 8000ef8:	20000090 	.word	0x20000090
 8000efc:	200016bc 	.word	0x200016bc
 8000f00:	2000008c 	.word	0x2000008c
 8000f04:	20001030 	.word	0x20001030
 8000f08:	10624dd3 	.word	0x10624dd3
 8000f0c:	20001418 	.word	0x20001418
 8000f10:	08006ef0 	.word	0x08006ef0
 8000f14:	200017ac 	.word	0x200017ac

08000f18 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b094      	sub	sp, #80	@ 0x50
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0320 	add.w	r3, r7, #32
 8000f22:	2230      	movs	r2, #48	@ 0x30
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 fc06 	bl	8006738 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff8 <_Z18SystemClock_Configv+0xe0>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f44:	4a2c      	ldr	r2, [pc, #176]	@ (8000ff8 <_Z18SystemClock_Configv+0xe0>)
 8000f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff8 <_Z18SystemClock_Configv+0xe0>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	4b27      	ldr	r3, [pc, #156]	@ (8000ffc <_Z18SystemClock_Configv+0xe4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a26      	ldr	r2, [pc, #152]	@ (8000ffc <_Z18SystemClock_Configv+0xe4>)
 8000f62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b24      	ldr	r3, [pc, #144]	@ (8000ffc <_Z18SystemClock_Configv+0xe4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f74:	2301      	movs	r3, #1
 8000f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f78:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f7e:	2302      	movs	r3, #2
 8000f80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f82:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f88:	2304      	movs	r3, #4
 8000f8a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f8c:	23a8      	movs	r3, #168	@ 0xa8
 8000f8e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f90:	2302      	movs	r3, #2
 8000f92:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f94:	2307      	movs	r3, #7
 8000f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f98:	f107 0320 	add.w	r3, r7, #32
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 f9af 	bl	8004300 <HAL_RCC_OscConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	bf14      	ite	ne
 8000fa8:	2301      	movne	r3, #1
 8000faa:	2300      	moveq	r3, #0
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8000fb2:	f000 faa1 	bl	80014f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fc2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fc6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fcc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	2105      	movs	r1, #5
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f003 fc0b 	bl	80047f0 <HAL_RCC_ClockConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	bf14      	ite	ne
 8000fe0:	2301      	movne	r3, #1
 8000fe2:	2300      	moveq	r3, #0
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8000fea:	f000 fa85 	bl	80014f8 <Error_Handler>
  }
}
 8000fee:	bf00      	nop
 8000ff0:	3750      	adds	r7, #80	@ 0x50
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	463b      	mov	r3, r7
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001012:	4b26      	ldr	r3, [pc, #152]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001014:	4a26      	ldr	r2, [pc, #152]	@ (80010b0 <_ZL12MX_ADC1_Initv+0xb0>)
 8001016:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001018:	4b24      	ldr	r3, [pc, #144]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800101a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800101e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001020:	4b22      	ldr	r3, [pc, #136]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001026:	4b21      	ldr	r3, [pc, #132]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800102c:	4b1f      	ldr	r3, [pc, #124]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800102e:	2200      	movs	r2, #0
 8001030:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001032:	4b1e      	ldr	r3, [pc, #120]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800103a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800103c:	2200      	movs	r2, #0
 800103e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001042:	4a1c      	ldr	r2, [pc, #112]	@ (80010b4 <_ZL12MX_ADC1_Initv+0xb4>)
 8001044:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001046:	4b19      	ldr	r3, [pc, #100]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800104c:	4b17      	ldr	r3, [pc, #92]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800104e:	2201      	movs	r2, #1
 8001050:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001052:	4b16      	ldr	r3, [pc, #88]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001054:	2200      	movs	r2, #0
 8001056:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800105a:	4b14      	ldr	r3, [pc, #80]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800105c:	2201      	movs	r2, #1
 800105e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001060:	4812      	ldr	r0, [pc, #72]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 8001062:	f000 fe91 	bl	8001d88 <HAL_ADC_Init>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	bf14      	ite	ne
 800106c:	2301      	movne	r3, #1
 800106e:	2300      	moveq	r3, #0
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 8001076:	f000 fa3f 	bl	80014f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800107a:	2303      	movs	r3, #3
 800107c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800107e:	2301      	movs	r3, #1
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001082:	2300      	movs	r3, #0
 8001084:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001086:	463b      	mov	r3, r7
 8001088:	4619      	mov	r1, r3
 800108a:	4808      	ldr	r0, [pc, #32]	@ (80010ac <_ZL12MX_ADC1_Initv+0xac>)
 800108c:	f000 fec0 	bl	8001e10 <HAL_ADC_ConfigChannel>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	bf14      	ite	ne
 8001096:	2301      	movne	r3, #1
 8001098:	2300      	moveq	r3, #0
 800109a:	b2db      	uxtb	r3, r3
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 80010a0:	f000 fa2a 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200015c4 	.word	0x200015c4
 80010b0:	40012000 	.word	0x40012000
 80010b4:	0f000001 	.word	0x0f000001

080010b8 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80010bc:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 80010be:	4a22      	ldr	r2, [pc, #136]	@ (8001148 <_ZL11MX_ETH_Initv+0x90>)
 80010c0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80010c2:	4b22      	ldr	r3, [pc, #136]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80010c8:	4b20      	ldr	r3, [pc, #128]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010ca:	2280      	movs	r2, #128	@ 0x80
 80010cc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80010ce:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010d0:	22e1      	movs	r2, #225	@ 0xe1
 80010d2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80010d4:	4b1d      	ldr	r3, [pc, #116]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80010da:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010dc:	2200      	movs	r2, #0
 80010de:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80010e0:	4b1a      	ldr	r3, [pc, #104]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80010e6:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 80010e8:	4a18      	ldr	r2, [pc, #96]	@ (800114c <_ZL11MX_ETH_Initv+0x94>)
 80010ea:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80010ec:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 80010ee:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80010f2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80010f4:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <_ZL11MX_ETH_Initv+0x98>)
 80010f8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80010fa:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 80010fc:	4a15      	ldr	r2, [pc, #84]	@ (8001154 <_ZL11MX_ETH_Initv+0x9c>)
 80010fe:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001100:	4b10      	ldr	r3, [pc, #64]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 8001102:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8001106:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001108:	480e      	ldr	r0, [pc, #56]	@ (8001144 <_ZL11MX_ETH_Initv+0x8c>)
 800110a:	f001 fd31 	bl	8002b70 <HAL_ETH_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	bf14      	ite	ne
 8001114:	2301      	movne	r3, #1
 8001116:	2300      	moveq	r3, #0
 8001118:	b2db      	uxtb	r3, r3
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 800111e:	f000 f9eb 	bl	80014f8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001122:	2238      	movs	r2, #56	@ 0x38
 8001124:	2100      	movs	r1, #0
 8001126:	480c      	ldr	r0, [pc, #48]	@ (8001158 <_ZL11MX_ETH_Initv+0xa0>)
 8001128:	f005 fb06 	bl	8006738 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <_ZL11MX_ETH_Initv+0xa0>)
 800112e:	2221      	movs	r2, #33	@ 0x21
 8001130:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001132:	4b09      	ldr	r3, [pc, #36]	@ (8001158 <_ZL11MX_ETH_Initv+0xa0>)
 8001134:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001138:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800113a:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <_ZL11MX_ETH_Initv+0xa0>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001140:	bf00      	nop
 8001142:	bd80      	pop	{r7, pc}
 8001144:	2000160c 	.word	0x2000160c
 8001148:	40028000 	.word	0x40028000
 800114c:	20001cd8 	.word	0x20001cd8
 8001150:	20001524 	.word	0x20001524
 8001154:	20001484 	.word	0x20001484
 8001158:	2000144c 	.word	0x2000144c

0800115c <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001160:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001162:	4a16      	ldr	r2, [pc, #88]	@ (80011bc <_ZL12MX_I2S2_Initv+0x60>)
 8001164:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8001166:	4b14      	ldr	r3, [pc, #80]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001168:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800116c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001174:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001176:	2203      	movs	r2, #3
 8001178:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800117a:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001180:	4b0d      	ldr	r3, [pc, #52]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001182:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001186:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800118e:	4b0a      	ldr	r3, [pc, #40]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001190:	2200      	movs	r2, #0
 8001192:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 8001196:	2200      	movs	r2, #0
 8001198:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800119a:	4807      	ldr	r0, [pc, #28]	@ (80011b8 <_ZL12MX_I2S2_Initv+0x5c>)
 800119c:	f002 f9fe 	bl	800359c <HAL_I2S_Init>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	bf14      	ite	ne
 80011a6:	2301      	movne	r3, #1
 80011a8:	2300      	moveq	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <_ZL12MX_I2S2_Initv+0x58>
  {
    Error_Handler();
 80011b0:	f000 f9a2 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200016bc 	.word	0x200016bc
 80011bc:	40003800 	.word	0x40003800

080011c0 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c6:	f107 0308 	add.w	r3, r7, #8
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d4:	463b      	mov	r3, r7
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011dc:	4b25      	ldr	r3, [pc, #148]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 80011de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80011e4:	4b23      	ldr	r3, [pc, #140]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 80011e6:	2253      	movs	r2, #83	@ 0x53
 80011e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b22      	ldr	r3, [pc, #136]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80011f0:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 80011f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001204:	481b      	ldr	r0, [pc, #108]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 8001206:	f003 ff33 	bl	8005070 <HAL_TIM_Base_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	bf14      	ite	ne
 8001210:	2301      	movne	r3, #1
 8001212:	2300      	moveq	r3, #0
 8001214:	b2db      	uxtb	r3, r3
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 800121a:	f000 f96d 	bl	80014f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800121e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001222:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	4619      	mov	r1, r3
 800122a:	4812      	ldr	r0, [pc, #72]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 800122c:	f003 ffff 	bl	800522e <HAL_TIM_ConfigClockSource>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	bf14      	ite	ne
 8001236:	2301      	movne	r3, #1
 8001238:	2300      	moveq	r3, #0
 800123a:	b2db      	uxtb	r3, r3
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001240:	f000 f95a 	bl	80014f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001244:	2300      	movs	r3, #0
 8001246:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800124c:	463b      	mov	r3, r7
 800124e:	4619      	mov	r1, r3
 8001250:	4808      	ldr	r0, [pc, #32]	@ (8001274 <_ZL12MX_TIM2_Initv+0xb4>)
 8001252:	f004 f9f3 	bl	800563c <HAL_TIMEx_MasterConfigSynchronization>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	bf14      	ite	ne
 800125c:	2301      	movne	r3, #1
 800125e:	2300      	moveq	r3, #0
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001266:	f000 f947 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20001764 	.word	0x20001764

08001278 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 800127e:	4a14      	ldr	r2, [pc, #80]	@ (80012d0 <_ZL19MX_USART3_UART_Initv+0x58>)
 8001280:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001282:	4b12      	ldr	r3, [pc, #72]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 8001284:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001288:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001290:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 8001292:	2200      	movs	r2, #0
 8001294:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800129c:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 800129e:	220c      	movs	r2, #12
 80012a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012a2:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a8:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <_ZL19MX_USART3_UART_Initv+0x54>)
 80012b0:	f004 fa40 	bl	8005734 <HAL_UART_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	bf14      	ite	ne
 80012ba:	2301      	movne	r3, #1
 80012bc:	2300      	moveq	r3, #0
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 80012c4:	f000 f918 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200017ac 	.word	0x200017ac
 80012d0:	40004800 	.word	0x40004800

080012d4 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012d8:	4b16      	ldr	r3, [pc, #88]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012da:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012de:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80012e0:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012e2:	2204      	movs	r2, #4
 80012e4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012e6:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012e8:	2202      	movs	r2, #2
 80012ea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012f4:	2202      	movs	r2, #2
 80012f6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80012f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001300:	2200      	movs	r2, #0
 8001302:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001304:	4b0b      	ldr	r3, [pc, #44]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001306:	2200      	movs	r2, #0
 8001308:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800130a:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800130c:	2201      	movs	r2, #1
 800130e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001312:	2200      	movs	r2, #0
 8001314:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001316:	4807      	ldr	r0, [pc, #28]	@ (8001334 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8001318:	f002 fee2 	bl	80040e0 <HAL_PCD_Init>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	bf14      	ite	ne
 8001322:	2301      	movne	r3, #1
 8001324:	2300      	moveq	r3, #0
 8001326:	b2db      	uxtb	r3, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 800132c:	f000 f8e4 	bl	80014f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	200017f4 	.word	0x200017f4

08001338 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b0c      	ldr	r3, [pc, #48]	@ (8001374 <_ZL11MX_DMA_Initv+0x3c>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	4a0b      	ldr	r2, [pc, #44]	@ (8001374 <_ZL11MX_DMA_Initv+0x3c>)
 8001348:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800134c:	6313      	str	r3, [r2, #48]	@ 0x30
 800134e:	4b09      	ldr	r3, [pc, #36]	@ (8001374 <_ZL11MX_DMA_Initv+0x3c>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800135a:	2200      	movs	r2, #0
 800135c:	2100      	movs	r1, #0
 800135e:	200e      	movs	r0, #14
 8001360:	f001 f85f 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001364:	200e      	movs	r0, #14
 8001366:	f001 f878 	bl	800245a <HAL_NVIC_EnableIRQ>

}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800

08001378 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b08c      	sub	sp, #48	@ 0x30
 800137c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	2200      	movs	r2, #0
 8001384:	601a      	str	r2, [r3, #0]
 8001386:	605a      	str	r2, [r3, #4]
 8001388:	609a      	str	r2, [r3, #8]
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
 8001392:	4b55      	ldr	r3, [pc, #340]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001396:	4a54      	ldr	r2, [pc, #336]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	6313      	str	r3, [r2, #48]	@ 0x30
 800139e:	4b52      	ldr	r3, [pc, #328]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	61bb      	str	r3, [r7, #24]
 80013a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	4b4e      	ldr	r3, [pc, #312]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b2:	4a4d      	ldr	r2, [pc, #308]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ba:	4b4b      	ldr	r3, [pc, #300]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
 80013ca:	4b47      	ldr	r3, [pc, #284]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a46      	ldr	r2, [pc, #280]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b44      	ldr	r3, [pc, #272]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	60fb      	str	r3, [r7, #12]
 80013e6:	4b40      	ldr	r3, [pc, #256]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ea:	4a3f      	ldr	r2, [pc, #252]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013ec:	f043 0302 	orr.w	r3, r3, #2
 80013f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80013f2:	4b3d      	ldr	r3, [pc, #244]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	60fb      	str	r3, [r7, #12]
 80013fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	4b39      	ldr	r3, [pc, #228]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001406:	4a38      	ldr	r2, [pc, #224]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001408:	f043 0308 	orr.w	r3, r3, #8
 800140c:	6313      	str	r3, [r2, #48]	@ 0x30
 800140e:	4b36      	ldr	r3, [pc, #216]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	4b32      	ldr	r3, [pc, #200]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	4a31      	ldr	r2, [pc, #196]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 8001424:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001428:	6313      	str	r3, [r2, #48]	@ 0x30
 800142a:	4b2f      	ldr	r3, [pc, #188]	@ (80014e8 <_ZL12MX_GPIO_Initv+0x170>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2101      	movs	r1, #1
 800143a:	482c      	ldr	r0, [pc, #176]	@ (80014ec <_ZL12MX_GPIO_Initv+0x174>)
 800143c:	f002 f894 	bl	8003568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001440:	2200      	movs	r2, #0
 8001442:	f64c 71fb 	movw	r1, #53243	@ 0xcffb
 8001446:	482a      	ldr	r0, [pc, #168]	@ (80014f0 <_ZL12MX_GPIO_Initv+0x178>)
 8001448:	f002 f88e 	bl	8003568 <HAL_GPIO_WritePin>
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800144c:	2200      	movs	r2, #0
 800144e:	2140      	movs	r1, #64	@ 0x40
 8001450:	4828      	ldr	r0, [pc, #160]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x17c>)
 8001452:	f002 f889 	bl	8003568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001456:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800145c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001466:	f107 031c 	add.w	r3, r7, #28
 800146a:	4619      	mov	r1, r3
 800146c:	481f      	ldr	r0, [pc, #124]	@ (80014ec <_ZL12MX_GPIO_Initv+0x174>)
 800146e:	f001 fecf 	bl	8003210 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001472:	2301      	movs	r3, #1
 8001474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	4619      	mov	r1, r3
 8001488:	4818      	ldr	r0, [pc, #96]	@ (80014ec <_ZL12MX_GPIO_Initv+0x174>)
 800148a:	f001 fec1 	bl	8003210 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           LD3_Pin PB15 PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800148e:	f64c 73fb 	movw	r3, #53243	@ 0xcffb
 8001492:	61fb      	str	r3, [r7, #28]
                          |LD3_Pin|GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	f107 031c 	add.w	r3, r7, #28
 80014a4:	4619      	mov	r1, r3
 80014a6:	4812      	ldr	r0, [pc, #72]	@ (80014f0 <_ZL12MX_GPIO_Initv+0x178>)
 80014a8:	f001 feb2 	bl	8003210 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80014ac:	2340      	movs	r3, #64	@ 0x40
 80014ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 031c 	add.w	r3, r7, #28
 80014c0:	4619      	mov	r1, r3
 80014c2:	480c      	ldr	r0, [pc, #48]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x17c>)
 80014c4:	f001 fea4 	bl	8003210 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80014c8:	2380      	movs	r3, #128	@ 0x80
 80014ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014cc:	2300      	movs	r3, #0
 80014ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014d4:	f107 031c 	add.w	r3, r7, #28
 80014d8:	4619      	mov	r1, r3
 80014da:	4806      	ldr	r0, [pc, #24]	@ (80014f4 <_ZL12MX_GPIO_Initv+0x17c>)
 80014dc:	f001 fe98 	bl	8003210 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80014e0:	bf00      	nop
 80014e2:	3730      	adds	r7, #48	@ 0x30
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020800 	.word	0x40020800
 80014f0:	40020400 	.word	0x40020400
 80014f4:	40021800 	.word	0x40021800

080014f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014fc:	b672      	cpsid	i
}
 80014fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <Error_Handler+0x8>

08001504 <_ZSt5roundIlEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff f819 	bl	8000544 <__aeabi_i2d>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	ec43 2b17 	vmov	d7, r2, r3
 800151a:	eeb0 0a47 	vmov.f32	s0, s14
 800151e:	eef0 0a67 	vmov.f32	s1, s15
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 800152c:	230a      	movs	r3, #10
 800152e:	4a03      	ldr	r2, [pc, #12]	@ (800153c <_Z41__static_initialization_and_destruction_0v+0x14>)
 8001530:	4903      	ldr	r1, [pc, #12]	@ (8001540 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8001532:	4804      	ldr	r0, [pc, #16]	@ (8001544 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8001534:	f7ff fa2e 	bl	8000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000000 	.word	0x20000000
 8001540:	40020400 	.word	0x40020400
 8001544:	20001418 	.word	0x20001418

08001548 <_Z41__static_initialization_and_destruction_1v>:
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 800154c:	4802      	ldr	r0, [pc, #8]	@ (8001558 <_Z41__static_initialization_and_destruction_1v+0x10>)
 800154e:	f7ff fa8f 	bl	8000a70 <_ZN8LEDArrayD1Ev>
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20001418 	.word	0x20001418

0800155c <_GLOBAL__sub_I_audioReady>:
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
 8001560:	f7ff ffe2 	bl	8001528 <_Z41__static_initialization_and_destruction_0v>
 8001564:	bd80      	pop	{r7, pc}

08001566 <_GLOBAL__sub_D_audioReady>:
 8001566:	b580      	push	{r7, lr}
 8001568:	af00      	add	r7, sp, #0
 800156a:	f7ff ffed 	bl	8001548 <_Z41__static_initialization_and_destruction_1v>
 800156e:	bd80      	pop	{r7, pc}

08001570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <HAL_MspInit+0x4c>)
 800157c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800157e:	4a0f      	ldr	r2, [pc, #60]	@ (80015bc <HAL_MspInit+0x4c>)
 8001580:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001584:	6453      	str	r3, [r2, #68]	@ 0x44
 8001586:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <HAL_MspInit+0x4c>)
 8001588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800158a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_MspInit+0x4c>)
 8001598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <HAL_MspInit+0x4c>)
 800159c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_MspInit+0x4c>)
 80015a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40023800 	.word	0x40023800

080015c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b08a      	sub	sp, #40	@ 0x28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c8:	f107 0314 	add.w	r3, r7, #20
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a17      	ldr	r2, [pc, #92]	@ (800163c <HAL_ADC_MspInit+0x7c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d127      	bne.n	8001632 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015e2:	2300      	movs	r3, #0
 80015e4:	613b      	str	r3, [r7, #16]
 80015e6:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80015f2:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 80015f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	4a0e      	ldr	r2, [pc, #56]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6313      	str	r3, [r2, #48]	@ 0x30
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <HAL_ADC_MspInit+0x80>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800161a:	2308      	movs	r3, #8
 800161c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161e:	2303      	movs	r3, #3
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4805      	ldr	r0, [pc, #20]	@ (8001644 <HAL_ADC_MspInit+0x84>)
 800162e:	f001 fdef 	bl	8003210 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001632:	bf00      	nop
 8001634:	3728      	adds	r7, #40	@ 0x28
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40012000 	.word	0x40012000
 8001640:	40023800 	.word	0x40023800
 8001644:	40020000 	.word	0x40020000

08001648 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08e      	sub	sp, #56	@ 0x38
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a55      	ldr	r2, [pc, #340]	@ (80017bc <HAL_ETH_MspInit+0x174>)
 8001666:	4293      	cmp	r3, r2
 8001668:	f040 80a4 	bne.w	80017b4 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800166c:	2300      	movs	r3, #0
 800166e:	623b      	str	r3, [r7, #32]
 8001670:	4b53      	ldr	r3, [pc, #332]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 8001672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001674:	4a52      	ldr	r2, [pc, #328]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 8001676:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800167a:	6313      	str	r3, [r2, #48]	@ 0x30
 800167c:	4b50      	ldr	r3, [pc, #320]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800167e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001684:	623b      	str	r3, [r7, #32]
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
 800168c:	4b4c      	ldr	r3, [pc, #304]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001690:	4a4b      	ldr	r2, [pc, #300]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 8001692:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001696:	6313      	str	r3, [r2, #48]	@ 0x30
 8001698:	4b49      	ldr	r3, [pc, #292]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800169a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80016a0:	61fb      	str	r3, [r7, #28]
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	2300      	movs	r3, #0
 80016a6:	61bb      	str	r3, [r7, #24]
 80016a8:	4b45      	ldr	r3, [pc, #276]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	4a44      	ldr	r2, [pc, #272]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80016b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b4:	4b42      	ldr	r3, [pc, #264]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80016bc:	61bb      	str	r3, [r7, #24]
 80016be:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	4b3e      	ldr	r3, [pc, #248]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c8:	4a3d      	ldr	r2, [pc, #244]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016ca:	f043 0304 	orr.w	r3, r3, #4
 80016ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d0:	4b3b      	ldr	r3, [pc, #236]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d4:	f003 0304 	and.w	r3, r3, #4
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016dc:	2300      	movs	r3, #0
 80016de:	613b      	str	r3, [r7, #16]
 80016e0:	4b37      	ldr	r3, [pc, #220]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e4:	4a36      	ldr	r2, [pc, #216]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ec:	4b34      	ldr	r3, [pc, #208]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	4b30      	ldr	r3, [pc, #192]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 80016fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001700:	4a2f      	ldr	r2, [pc, #188]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 8001702:	f043 0302 	orr.w	r3, r3, #2
 8001706:	6313      	str	r3, [r2, #48]	@ 0x30
 8001708:	4b2d      	ldr	r3, [pc, #180]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800170a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170c:	f003 0302 	and.w	r3, r3, #2
 8001710:	60fb      	str	r3, [r7, #12]
 8001712:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001714:	2300      	movs	r3, #0
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	4b29      	ldr	r3, [pc, #164]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800171a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171c:	4a28      	ldr	r2, [pc, #160]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 800171e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001722:	6313      	str	r3, [r2, #48]	@ 0x30
 8001724:	4b26      	ldr	r3, [pc, #152]	@ (80017c0 <HAL_ETH_MspInit+0x178>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800172c:	60bb      	str	r3, [r7, #8]
 800172e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001730:	2332      	movs	r3, #50	@ 0x32
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173c:	2303      	movs	r3, #3
 800173e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001740:	230b      	movs	r3, #11
 8001742:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001748:	4619      	mov	r1, r3
 800174a:	481e      	ldr	r0, [pc, #120]	@ (80017c4 <HAL_ETH_MspInit+0x17c>)
 800174c:	f001 fd60 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001750:	2386      	movs	r3, #134	@ 0x86
 8001752:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001754:	2302      	movs	r3, #2
 8001756:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001760:	230b      	movs	r3, #11
 8001762:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001768:	4619      	mov	r1, r3
 800176a:	4817      	ldr	r0, [pc, #92]	@ (80017c8 <HAL_ETH_MspInit+0x180>)
 800176c:	f001 fd50 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001770:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001776:	2302      	movs	r3, #2
 8001778:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177e:	2303      	movs	r3, #3
 8001780:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001782:	230b      	movs	r3, #11
 8001784:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178a:	4619      	mov	r1, r3
 800178c:	480f      	ldr	r0, [pc, #60]	@ (80017cc <HAL_ETH_MspInit+0x184>)
 800178e:	f001 fd3f 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001792:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017a0:	2303      	movs	r3, #3
 80017a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80017a4:	230b      	movs	r3, #11
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	4808      	ldr	r0, [pc, #32]	@ (80017d0 <HAL_ETH_MspInit+0x188>)
 80017b0:	f001 fd2e 	bl	8003210 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80017b4:	bf00      	nop
 80017b6:	3738      	adds	r7, #56	@ 0x38
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40028000 	.word	0x40028000
 80017c0:	40023800 	.word	0x40023800
 80017c4:	40020800 	.word	0x40020800
 80017c8:	40020000 	.word	0x40020000
 80017cc:	40020400 	.word	0x40020400
 80017d0:	40021800 	.word	0x40021800

080017d4 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b098      	sub	sp, #96	@ 0x60
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ec:	f107 031c 	add.w	r3, r7, #28
 80017f0:	2230      	movs	r2, #48	@ 0x30
 80017f2:	2100      	movs	r1, #0
 80017f4:	4618      	mov	r0, r3
 80017f6:	f004 ff9f 	bl	8006738 <memset>
  if(hi2s->Instance==SPI2)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a59      	ldr	r2, [pc, #356]	@ (8001964 <HAL_I2S_MspInit+0x190>)
 8001800:	4293      	cmp	r3, r2
 8001802:	f040 80aa 	bne.w	800195a <HAL_I2S_MspInit+0x186>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001806:	2301      	movs	r3, #1
 8001808:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800180a:	23c0      	movs	r3, #192	@ 0xc0
 800180c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800180e:	2302      	movs	r3, #2
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001812:	f107 031c 	add.w	r3, r7, #28
 8001816:	4618      	mov	r0, r3
 8001818:	f003 fa0a 	bl	8004c30 <HAL_RCCEx_PeriphCLKConfig>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001822:	f7ff fe69 	bl	80014f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	61bb      	str	r3, [r7, #24]
 800182a:	4b4f      	ldr	r3, [pc, #316]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 800182c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800182e:	4a4e      	ldr	r2, [pc, #312]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001830:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001834:	6413      	str	r3, [r2, #64]	@ 0x40
 8001836:	4b4c      	ldr	r3, [pc, #304]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800183e:	61bb      	str	r3, [r7, #24]
 8001840:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	4b48      	ldr	r3, [pc, #288]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	4a47      	ldr	r2, [pc, #284]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 800184c:	f043 0304 	orr.w	r3, r3, #4
 8001850:	6313      	str	r3, [r2, #48]	@ 0x30
 8001852:	4b45      	ldr	r3, [pc, #276]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001856:	f003 0304 	and.w	r3, r3, #4
 800185a:	617b      	str	r3, [r7, #20]
 800185c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b41      	ldr	r3, [pc, #260]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	4a40      	ldr	r2, [pc, #256]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001868:	f043 0302 	orr.w	r3, r3, #2
 800186c:	6313      	str	r3, [r2, #48]	@ 0x30
 800186e:	4b3e      	ldr	r3, [pc, #248]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a39      	ldr	r2, [pc, #228]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 8001884:	f043 0308 	orr.w	r3, r3, #8
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b37      	ldr	r3, [pc, #220]	@ (8001968 <HAL_I2S_MspInit+0x194>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB12     ------> I2S2_WS
    PD3     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001896:	2308      	movs	r3, #8
 8001898:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189a:	2302      	movs	r3, #2
 800189c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018a6:	2305      	movs	r3, #5
 80018a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018aa:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018ae:	4619      	mov	r1, r3
 80018b0:	482e      	ldr	r0, [pc, #184]	@ (800196c <HAL_I2S_MspInit+0x198>)
 80018b2:	f001 fcad 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018bc:	2302      	movs	r3, #2
 80018be:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018c8:	2305      	movs	r3, #5
 80018ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018d0:	4619      	mov	r1, r3
 80018d2:	4827      	ldr	r0, [pc, #156]	@ (8001970 <HAL_I2S_MspInit+0x19c>)
 80018d4:	f001 fc9c 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80018d8:	2308      	movs	r3, #8
 80018da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e4:	2300      	movs	r3, #0
 80018e6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018e8:	2305      	movs	r3, #5
 80018ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80018f0:	4619      	mov	r1, r3
 80018f2:	4820      	ldr	r0, [pc, #128]	@ (8001974 <HAL_I2S_MspInit+0x1a0>)
 80018f4:	f001 fc8c 	bl	8003210 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80018f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 80018fa:	4a20      	ldr	r2, [pc, #128]	@ (800197c <HAL_I2S_MspInit+0x1a8>)
 80018fc:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80018fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001900:	2200      	movs	r2, #0
 8001902:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001904:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800190a:	4b1b      	ldr	r3, [pc, #108]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 800190c:	2200      	movs	r2, #0
 800190e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001910:	4b19      	ldr	r3, [pc, #100]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001912:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001916:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001918:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 800191a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800191e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001920:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001922:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001926:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001928:	4b13      	ldr	r3, [pc, #76]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 800192a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800192e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001930:	4b11      	ldr	r3, [pc, #68]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001932:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001936:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001938:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 800193a:	2200      	movs	r2, #0
 800193c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800193e:	480e      	ldr	r0, [pc, #56]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001940:	f000 fda6 	bl	8002490 <HAL_DMA_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_I2S_MspInit+0x17a>
    {
      Error_Handler();
 800194a:	f7ff fdd5 	bl	80014f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	4a09      	ldr	r2, [pc, #36]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001952:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001954:	4a08      	ldr	r2, [pc, #32]	@ (8001978 <HAL_I2S_MspInit+0x1a4>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800195a:	bf00      	nop
 800195c:	3760      	adds	r7, #96	@ 0x60
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40003800 	.word	0x40003800
 8001968:	40023800 	.word	0x40023800
 800196c:	40020800 	.word	0x40020800
 8001970:	40020400 	.word	0x40020400
 8001974:	40020c00 	.word	0x40020c00
 8001978:	20001704 	.word	0x20001704
 800197c:	40026058 	.word	0x40026058

08001980 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001990:	d10d      	bne.n	80019ae <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_TIM_Base_MspInit+0x3c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <HAL_TIM_Base_MspInit+0x3c>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_TIM_Base_MspInit+0x3c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019ae:	bf00      	nop
 80019b0:	3714      	adds	r7, #20
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	@ 0x28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a19      	ldr	r2, [pc, #100]	@ (8001a44 <HAL_UART_MspInit+0x84>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d12c      	bne.n	8001a3c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ea:	4a17      	ldr	r2, [pc, #92]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 80019ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f2:	4b15      	ldr	r3, [pc, #84]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b11      	ldr	r3, [pc, #68]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a10      	ldr	r2, [pc, #64]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 8001a08:	f043 0308 	orr.w	r3, r3, #8
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a48 <HAL_UART_MspInit+0x88>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f003 0308 	and.w	r3, r3, #8
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001a1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a2c:	2307      	movs	r3, #7
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <HAL_UART_MspInit+0x8c>)
 8001a38:	f001 fbea 	bl	8003210 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001a3c:	bf00      	nop
 8001a3e:	3728      	adds	r7, #40	@ 0x28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40004800 	.word	0x40004800
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020c00 	.word	0x40020c00

08001a50 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08a      	sub	sp, #40	@ 0x28
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a70:	d13f      	bne.n	8001af2 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	4b21      	ldr	r3, [pc, #132]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a20      	ldr	r2, [pc, #128]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001a8e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001a92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001aa0:	230a      	movs	r3, #10
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4815      	ldr	r0, [pc, #84]	@ (8001b00 <HAL_PCD_MspInit+0xb0>)
 8001aac:	f001 fbb0 	bl	8003210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001ab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	480e      	ldr	r0, [pc, #56]	@ (8001b00 <HAL_PCD_MspInit+0xb0>)
 8001ac6:	f001 fba3 	bl	8003210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001aca:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001acc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ace:	4a0b      	ldr	r2, [pc, #44]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001ad0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ad4:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b08      	ldr	r3, [pc, #32]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	4a07      	ldr	r2, [pc, #28]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ae6:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <HAL_PCD_MspInit+0xac>)
 8001ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001af2:	bf00      	nop
 8001af4:	3728      	adds	r7, #40	@ 0x28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40020000 	.word	0x40020000

08001b04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b08:	bf00      	nop
 8001b0a:	e7fd      	b.n	8001b08 <NMI_Handler+0x4>

08001b0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	bf00      	nop
 8001b1a:	e7fd      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <BusFault_Handler+0x4>

08001b24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <UsageFault_Handler+0x4>

08001b2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr

08001b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b5a:	f000 f8d1 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <DMA1_Stream3_IRQHandler+0x10>)
 8001b6a:	f000 fd97 	bl	800269c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20001704 	.word	0x20001704

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	@ (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	@ (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	@ (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	@ (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	@ (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f004 fdde 	bl	8006768 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	@ (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	@ (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20030000 	.word	0x20030000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	20001ce0 	.word	0x20001ce0
 8001be0:	20001e30 	.word	0x20001e30

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	@ (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c40 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c0c:	f7ff ffea 	bl	8001be4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c10:	480c      	ldr	r0, [pc, #48]	@ (8001c44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c12:	490d      	ldr	r1, [pc, #52]	@ (8001c48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c14:	4a0d      	ldr	r2, [pc, #52]	@ (8001c4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c18:	e002      	b.n	8001c20 <LoopCopyDataInit>

08001c1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1e:	3304      	adds	r3, #4

08001c20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c24:	d3f9      	bcc.n	8001c1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c26:	4a0a      	ldr	r2, [pc, #40]	@ (8001c50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c28:	4c0a      	ldr	r4, [pc, #40]	@ (8001c54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c2c:	e001      	b.n	8001c32 <LoopFillZerobss>

08001c2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c30:	3204      	adds	r2, #4

08001c32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c34:	d3fb      	bcc.n	8001c2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c36:	f004 fd9d 	bl	8006774 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff f8a5 	bl	8000d88 <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001c40:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001c4c:	08006f8c 	.word	0x08006f8c
  ldr r2, =_sbss
 8001c50:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001c54:	20001e30 	.word	0x20001e30

08001c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC_IRQHandler>
	...

08001c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c60:	4b0e      	ldr	r3, [pc, #56]	@ (8001c9c <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	@ (8001c9c <HAL_Init+0x40>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c9c <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	@ (8001c9c <HAL_Init+0x40>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_Init+0x40>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <HAL_Init+0x40>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 fbc1 	bl	800240c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	2000      	movs	r0, #0
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fc6e 	bl	8001570 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 fbd9 	bl	8002476 <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001cdc:	f000 fba1 	bl	8002422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000014 	.word	0x20000014
 8001cf8:	2000001c 	.word	0x2000001c
 8001cfc:	20000018 	.word	0x20000018

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	@ (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000001c 	.word	0x2000001c
 8001d24:	20001ce4 	.word	0x20001ce4

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20001ce4 	.word	0x20001ce4

08001d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff ffee 	bl	8001d28 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001d58:	d005      	beq.n	8001d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_Delay+0x44>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d66:	bf00      	nop
 8001d68:	f7ff ffde 	bl	8001d28 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d8f7      	bhi.n	8001d68 <HAL_Delay+0x28>
  {
  }
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	2000001c 	.word	0x2000001c

08001d88 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e033      	b.n	8001e06 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d109      	bne.n	8001dba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff fc0a 	bl	80015c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	f003 0310 	and.w	r3, r3, #16
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d118      	bne.n	8001df8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001dce:	f023 0302 	bic.w	r3, r3, #2
 8001dd2:	f043 0202 	orr.w	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dda:	6878      	ldr	r0, [r7, #4]
 8001ddc:	f000 f94a 	bl	8002074 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2200      	movs	r2, #0
 8001de4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	f023 0303 	bic.w	r3, r3, #3
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	641a      	str	r2, [r3, #64]	@ 0x40
 8001df6:	e001      	b.n	8001dfc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
	...

08001e10 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d101      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1c>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e113      	b.n	8002054 <HAL_ADC_ConfigChannel+0x244>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b09      	cmp	r3, #9
 8001e3a:	d925      	bls.n	8001e88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68d9      	ldr	r1, [r3, #12]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b1e      	subs	r3, #30
 8001e52:	2207      	movs	r2, #7
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43da      	mvns	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	400a      	ands	r2, r1
 8001e60:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68d9      	ldr	r1, [r3, #12]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	4618      	mov	r0, r3
 8001e74:	4603      	mov	r3, r0
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4403      	add	r3, r0
 8001e7a:	3b1e      	subs	r3, #30
 8001e7c:	409a      	lsls	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	e022      	b.n	8001ece <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6919      	ldr	r1, [r3, #16]
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	4613      	mov	r3, r2
 8001e98:	005b      	lsls	r3, r3, #1
 8001e9a:	4413      	add	r3, r2
 8001e9c:	2207      	movs	r2, #7
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	400a      	ands	r2, r1
 8001eaa:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6919      	ldr	r1, [r3, #16]
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	4403      	add	r3, r0
 8001ec4:	409a      	lsls	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d824      	bhi.n	8001f20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b05      	subs	r3, #5
 8001ee8:	221f      	movs	r2, #31
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	43da      	mvns	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	400a      	ands	r2, r1
 8001ef6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	4618      	mov	r0, r3
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	685a      	ldr	r2, [r3, #4]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	3b05      	subs	r3, #5
 8001f12:	fa00 f203 	lsl.w	r2, r0, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f1e:	e04c      	b.n	8001fba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	d824      	bhi.n	8001f72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685a      	ldr	r2, [r3, #4]
 8001f32:	4613      	mov	r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	3b23      	subs	r3, #35	@ 0x23
 8001f3a:	221f      	movs	r2, #31
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43da      	mvns	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	400a      	ands	r2, r1
 8001f48:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685a      	ldr	r2, [r3, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	4413      	add	r3, r2
 8001f62:	3b23      	subs	r3, #35	@ 0x23
 8001f64:	fa00 f203 	lsl.w	r2, r0, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f70:	e023      	b.n	8001fba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b41      	subs	r3, #65	@ 0x41
 8001f84:	221f      	movs	r2, #31
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	400a      	ands	r2, r1
 8001f92:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685a      	ldr	r2, [r3, #4]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	4413      	add	r3, r2
 8001fac:	3b41      	subs	r3, #65	@ 0x41
 8001fae:	fa00 f203 	lsl.w	r2, r0, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fba:	4b29      	ldr	r3, [pc, #164]	@ (8002060 <HAL_ADC_ConfigChannel+0x250>)
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a28      	ldr	r2, [pc, #160]	@ (8002064 <HAL_ADC_ConfigChannel+0x254>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d10f      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x1d8>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2b12      	cmp	r3, #18
 8001fce:	d10b      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a1d      	ldr	r2, [pc, #116]	@ (8002064 <HAL_ADC_ConfigChannel+0x254>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d12b      	bne.n	800204a <HAL_ADC_ConfigChannel+0x23a>
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8002068 <HAL_ADC_ConfigChannel+0x258>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d003      	beq.n	8002004 <HAL_ADC_ConfigChannel+0x1f4>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b11      	cmp	r3, #17
 8002002:	d122      	bne.n	800204a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a11      	ldr	r2, [pc, #68]	@ (8002068 <HAL_ADC_ConfigChannel+0x258>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d111      	bne.n	800204a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <HAL_ADC_ConfigChannel+0x25c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a11      	ldr	r2, [pc, #68]	@ (8002070 <HAL_ADC_ConfigChannel+0x260>)
 800202c:	fba2 2303 	umull	r2, r3, r2, r3
 8002030:	0c9a      	lsrs	r2, r3, #18
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800203c:	e002      	b.n	8002044 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	3b01      	subs	r3, #1
 8002042:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1f9      	bne.n	800203e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40012300 	.word	0x40012300
 8002064:	40012000 	.word	0x40012000
 8002068:	10000012 	.word	0x10000012
 800206c:	20000014 	.word	0x20000014
 8002070:	431bde83 	.word	0x431bde83

08002074 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002074:	b480      	push	{r7}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800207c:	4b79      	ldr	r3, [pc, #484]	@ (8002264 <ADC_Init+0x1f0>)
 800207e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	431a      	orrs	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80020a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6859      	ldr	r1, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	021a      	lsls	r2, r3, #8
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80020cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6859      	ldr	r1, [r3, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6899      	ldr	r1, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002106:	4a58      	ldr	r2, [pc, #352]	@ (8002268 <ADC_Init+0x1f4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d022      	beq.n	8002152 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800211a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6899      	ldr	r1, [r3, #8]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800213c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6899      	ldr	r1, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	e00f      	b.n	8002172 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002160:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002170:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0202 	bic.w	r2, r2, #2
 8002180:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6899      	ldr	r1, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	7e1b      	ldrb	r3, [r3, #24]
 800218c:	005a      	lsls	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 3020 	ldrb.w	r3, [r3, #32]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01b      	beq.n	80021d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ae:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80021be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6859      	ldr	r1, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ca:	3b01      	subs	r3, #1
 80021cc:	035a      	lsls	r2, r3, #13
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	e007      	b.n	80021e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021e6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	3b01      	subs	r3, #1
 8002204:	051a      	lsls	r2, r3, #20
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800221c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800222a:	025a      	lsls	r2, r3, #9
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002242:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6899      	ldr	r1, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	029a      	lsls	r2, r3, #10
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	609a      	str	r2, [r3, #8]
}
 8002258:	bf00      	nop
 800225a:	3714      	adds	r7, #20
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	40012300 	.word	0x40012300
 8002268:	0f000001 	.word	0x0f000001

0800226c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800227c:	4b0c      	ldr	r3, [pc, #48]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002288:	4013      	ands	r3, r2
 800228a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800229c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229e:	4a04      	ldr	r2, [pc, #16]	@ (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	60d3      	str	r3, [r2, #12]
}
 80022a4:	bf00      	nop
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000ed00 	.word	0xe000ed00

080022b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b8:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <__NVIC_GetPriorityGrouping+0x18>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	f003 0307 	and.w	r3, r3, #7
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	db0b      	blt.n	80022fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	f003 021f 	and.w	r2, r3, #31
 80022e8:	4907      	ldr	r1, [pc, #28]	@ (8002308 <__NVIC_EnableIRQ+0x38>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	2001      	movs	r0, #1
 80022f2:	fa00 f202 	lsl.w	r2, r0, r2
 80022f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	e000e100 	.word	0xe000e100

0800230c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	6039      	str	r1, [r7, #0]
 8002316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	db0a      	blt.n	8002336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	b2da      	uxtb	r2, r3
 8002324:	490c      	ldr	r1, [pc, #48]	@ (8002358 <__NVIC_SetPriority+0x4c>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	0112      	lsls	r2, r2, #4
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	440b      	add	r3, r1
 8002330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002334:	e00a      	b.n	800234c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4908      	ldr	r1, [pc, #32]	@ (800235c <__NVIC_SetPriority+0x50>)
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	3b04      	subs	r3, #4
 8002344:	0112      	lsls	r2, r2, #4
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	440b      	add	r3, r1
 800234a:	761a      	strb	r2, [r3, #24]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000e100 	.word	0xe000e100
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002360:	b480      	push	{r7}
 8002362:	b089      	sub	sp, #36	@ 0x24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f1c3 0307 	rsb	r3, r3, #7
 800237a:	2b04      	cmp	r3, #4
 800237c:	bf28      	it	cs
 800237e:	2304      	movcs	r3, #4
 8002380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3304      	adds	r3, #4
 8002386:	2b06      	cmp	r3, #6
 8002388:	d902      	bls.n	8002390 <NVIC_EncodePriority+0x30>
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3b03      	subs	r3, #3
 800238e:	e000      	b.n	8002392 <NVIC_EncodePriority+0x32>
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43da      	mvns	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	401a      	ands	r2, r3
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	43d9      	mvns	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	4313      	orrs	r3, r2
         );
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3724      	adds	r7, #36	@ 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023d8:	d301      	bcc.n	80023de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023da:	2301      	movs	r3, #1
 80023dc:	e00f      	b.n	80023fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023de:	4a0a      	ldr	r2, [pc, #40]	@ (8002408 <SysTick_Config+0x40>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e6:	210f      	movs	r1, #15
 80023e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ec:	f7ff ff8e 	bl	800230c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <SysTick_Config+0x40>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f6:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <SysTick_Config+0x40>)
 80023f8:	2207      	movs	r2, #7
 80023fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	e000e010 	.word	0xe000e010

0800240c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ff29 	bl	800226c <__NVIC_SetPriorityGrouping>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	607a      	str	r2, [r7, #4]
 800242e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002434:	f7ff ff3e 	bl	80022b4 <__NVIC_GetPriorityGrouping>
 8002438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	68b9      	ldr	r1, [r7, #8]
 800243e:	6978      	ldr	r0, [r7, #20]
 8002440:	f7ff ff8e 	bl	8002360 <NVIC_EncodePriority>
 8002444:	4602      	mov	r2, r0
 8002446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff5d 	bl	800230c <__NVIC_SetPriority>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	4603      	mov	r3, r0
 8002462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff31 	bl	80022d0 <__NVIC_EnableIRQ>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b082      	sub	sp, #8
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff ffa2 	bl	80023c8 <SysTick_Config>
 8002484:	4603      	mov	r3, r0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff fc44 	bl	8001d28 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e099      	b.n	80025e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2202      	movs	r2, #2
 80024b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024cc:	e00f      	b.n	80024ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024ce:	f7ff fc2b 	bl	8001d28 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b05      	cmp	r3, #5
 80024da:	d908      	bls.n	80024ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2203      	movs	r2, #3
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e078      	b.n	80025e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1e8      	bne.n	80024ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	4b38      	ldr	r3, [pc, #224]	@ (80025e8 <HAL_DMA_Init+0x158>)
 8002508:	4013      	ands	r3, r2
 800250a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800251a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002526:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002532:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	4313      	orrs	r3, r2
 800253e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	2b04      	cmp	r3, #4
 8002546:	d107      	bne.n	8002558 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	4313      	orrs	r3, r2
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f023 0307 	bic.w	r3, r3, #7
 800256e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	4313      	orrs	r3, r2
 8002578:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	2b04      	cmp	r3, #4
 8002580:	d117      	bne.n	80025b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00e      	beq.n	80025b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 fa6f 	bl	8002a78 <DMA_CheckFifoParam>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d008      	beq.n	80025b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2240      	movs	r2, #64	@ 0x40
 80025a4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80025ae:	2301      	movs	r3, #1
 80025b0:	e016      	b.n	80025e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 fa26 	bl	8002a0c <DMA_CalcBaseAndBitshift>
 80025c0:	4603      	mov	r3, r0
 80025c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c8:	223f      	movs	r2, #63	@ 0x3f
 80025ca:	409a      	lsls	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	f010803f 	.word	0xf010803f

080025ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
 80025f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002602:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800260a:	2b01      	cmp	r3, #1
 800260c:	d101      	bne.n	8002612 <HAL_DMA_Start_IT+0x26>
 800260e:	2302      	movs	r3, #2
 8002610:	e040      	b.n	8002694 <HAL_DMA_Start_IT+0xa8>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b01      	cmp	r3, #1
 8002624:	d12f      	bne.n	8002686 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2202      	movs	r2, #2
 800262a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 f9b8 	bl	80029b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002644:	223f      	movs	r2, #63	@ 0x3f
 8002646:	409a      	lsls	r2, r3
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0216 	orr.w	r2, r2, #22
 800265a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002660:	2b00      	cmp	r3, #0
 8002662:	d007      	beq.n	8002674 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0208 	orr.w	r2, r2, #8
 8002672:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 0201 	orr.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e005      	b.n	8002692 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800268e:	2302      	movs	r3, #2
 8002690:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002692:	7dfb      	ldrb	r3, [r7, #23]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026a4:	2300      	movs	r3, #0
 80026a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026a8:	4b8e      	ldr	r3, [pc, #568]	@ (80028e4 <HAL_DMA_IRQHandler+0x248>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a8e      	ldr	r2, [pc, #568]	@ (80028e8 <HAL_DMA_IRQHandler+0x24c>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	0a9b      	lsrs	r3, r3, #10
 80026b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c6:	2208      	movs	r2, #8
 80026c8:	409a      	lsls	r2, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d01a      	beq.n	8002708 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0304 	and.w	r3, r3, #4
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d013      	beq.n	8002708 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0204 	bic.w	r2, r2, #4
 80026ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f4:	2208      	movs	r2, #8
 80026f6:	409a      	lsls	r2, r3
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800270c:	2201      	movs	r2, #1
 800270e:	409a      	lsls	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	4013      	ands	r3, r2
 8002714:	2b00      	cmp	r3, #0
 8002716:	d012      	beq.n	800273e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00b      	beq.n	800273e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002736:	f043 0202 	orr.w	r2, r3, #2
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002742:	2204      	movs	r2, #4
 8002744:	409a      	lsls	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4013      	ands	r3, r2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d012      	beq.n	8002774 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00b      	beq.n	8002774 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002760:	2204      	movs	r2, #4
 8002762:	409a      	lsls	r2, r3
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	f043 0204 	orr.w	r2, r3, #4
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002778:	2210      	movs	r2, #16
 800277a:	409a      	lsls	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d043      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b00      	cmp	r3, #0
 8002790:	d03c      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002796:	2210      	movs	r2, #16
 8002798:	409a      	lsls	r2, r3
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d018      	beq.n	80027de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d108      	bne.n	80027cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d024      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	4798      	blx	r3
 80027ca:	e01f      	b.n	800280c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d01b      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	4798      	blx	r3
 80027dc:	e016      	b.n	800280c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d107      	bne.n	80027fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0208 	bic.w	r2, r2, #8
 80027fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002800:	2b00      	cmp	r3, #0
 8002802:	d003      	beq.n	800280c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002810:	2220      	movs	r2, #32
 8002812:	409a      	lsls	r2, r3
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 808f 	beq.w	800293c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0310 	and.w	r3, r3, #16
 8002828:	2b00      	cmp	r3, #0
 800282a:	f000 8087 	beq.w	800293c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002832:	2220      	movs	r2, #32
 8002834:	409a      	lsls	r2, r3
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b05      	cmp	r3, #5
 8002844:	d136      	bne.n	80028b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0216 	bic.w	r2, r2, #22
 8002854:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	695a      	ldr	r2, [r3, #20]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002864:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2b00      	cmp	r3, #0
 800286c:	d103      	bne.n	8002876 <HAL_DMA_IRQHandler+0x1da>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 0208 	bic.w	r2, r2, #8
 8002884:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800288a:	223f      	movs	r2, #63	@ 0x3f
 800288c:	409a      	lsls	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d07e      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	4798      	blx	r3
        }
        return;
 80028b2:	e079      	b.n	80029a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d01d      	beq.n	80028fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10d      	bne.n	80028ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d031      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028dc:	6878      	ldr	r0, [r7, #4]
 80028de:	4798      	blx	r3
 80028e0:	e02c      	b.n	800293c <HAL_DMA_IRQHandler+0x2a0>
 80028e2:	bf00      	nop
 80028e4:	20000014 	.word	0x20000014
 80028e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d023      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	4798      	blx	r3
 80028fc:	e01e      	b.n	800293c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10f      	bne.n	800292c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0210 	bic.w	r2, r2, #16
 800291a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002940:	2b00      	cmp	r3, #0
 8002942:	d032      	beq.n	80029aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	2b00      	cmp	r3, #0
 800294e:	d022      	beq.n	8002996 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2205      	movs	r2, #5
 8002954:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0201 	bic.w	r2, r2, #1
 8002966:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	3301      	adds	r3, #1
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	429a      	cmp	r2, r3
 8002972:	d307      	bcc.n	8002984 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f2      	bne.n	8002968 <HAL_DMA_IRQHandler+0x2cc>
 8002982:	e000      	b.n	8002986 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002984:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
 80029a6:	e000      	b.n	80029aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80029a8:	bf00      	nop
    }
  }
}
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
 80029bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	2b40      	cmp	r3, #64	@ 0x40
 80029dc:	d108      	bne.n	80029f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	687a      	ldr	r2, [r7, #4]
 80029e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68ba      	ldr	r2, [r7, #8]
 80029ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029ee:	e007      	b.n	8002a00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68ba      	ldr	r2, [r7, #8]
 80029f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	60da      	str	r2, [r3, #12]
}
 8002a00:	bf00      	nop
 8002a02:	3714      	adds	r7, #20
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr

08002a0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	3b10      	subs	r3, #16
 8002a1c:	4a14      	ldr	r2, [pc, #80]	@ (8002a70 <DMA_CalcBaseAndBitshift+0x64>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	091b      	lsrs	r3, r3, #4
 8002a24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a26:	4a13      	ldr	r2, [pc, #76]	@ (8002a74 <DMA_CalcBaseAndBitshift+0x68>)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b03      	cmp	r3, #3
 8002a38:	d909      	bls.n	8002a4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a42:	f023 0303 	bic.w	r3, r3, #3
 8002a46:	1d1a      	adds	r2, r3, #4
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a4c:	e007      	b.n	8002a5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a56:	f023 0303 	bic.w	r3, r3, #3
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	aaaaaaab 	.word	0xaaaaaaab
 8002a74:	08006f38 	.word	0x08006f38

08002a78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d11f      	bne.n	8002ad2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d856      	bhi.n	8002b46 <DMA_CheckFifoParam+0xce>
 8002a98:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa0 <DMA_CheckFifoParam+0x28>)
 8002a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9e:	bf00      	nop
 8002aa0:	08002ab1 	.word	0x08002ab1
 8002aa4:	08002ac3 	.word	0x08002ac3
 8002aa8:	08002ab1 	.word	0x08002ab1
 8002aac:	08002b47 	.word	0x08002b47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d046      	beq.n	8002b4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac0:	e043      	b.n	8002b4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002aca:	d140      	bne.n	8002b4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ad0:	e03d      	b.n	8002b4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ada:	d121      	bne.n	8002b20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d837      	bhi.n	8002b52 <DMA_CheckFifoParam+0xda>
 8002ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ae8 <DMA_CheckFifoParam+0x70>)
 8002ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae8:	08002af9 	.word	0x08002af9
 8002aec:	08002aff 	.word	0x08002aff
 8002af0:	08002af9 	.word	0x08002af9
 8002af4:	08002b11 	.word	0x08002b11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
      break;
 8002afc:	e030      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d025      	beq.n	8002b56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b0e:	e022      	b.n	8002b56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b18:	d11f      	bne.n	8002b5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b1e:	e01c      	b.n	8002b5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d903      	bls.n	8002b2e <DMA_CheckFifoParam+0xb6>
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2b03      	cmp	r3, #3
 8002b2a:	d003      	beq.n	8002b34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b2c:	e018      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	73fb      	strb	r3, [r7, #15]
      break;
 8002b32:	e015      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d00e      	beq.n	8002b5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	73fb      	strb	r3, [r7, #15]
      break;
 8002b44:	e00b      	b.n	8002b5e <DMA_CheckFifoParam+0xe6>
      break;
 8002b46:	bf00      	nop
 8002b48:	e00a      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b4a:	bf00      	nop
 8002b4c:	e008      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b4e:	bf00      	nop
 8002b50:	e006      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b52:	bf00      	nop
 8002b54:	e004      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b56:	bf00      	nop
 8002b58:	e002      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b5a:	bf00      	nop
 8002b5c:	e000      	b.n	8002b60 <DMA_CheckFifoParam+0xe8>
      break;
 8002b5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop

08002b70 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e08a      	b.n	8002c98 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d106      	bne.n	8002b9a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f7fe fd57 	bl	8001648 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	4b40      	ldr	r3, [pc, #256]	@ (8002ca0 <HAL_ETH_Init+0x130>)
 8002ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba2:	4a3f      	ldr	r2, [pc, #252]	@ (8002ca0 <HAL_ETH_Init+0x130>)
 8002ba4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ba8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002baa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ca0 <HAL_ETH_Init+0x130>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca4 <HAL_ETH_Init+0x134>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	4a3a      	ldr	r2, [pc, #232]	@ (8002ca4 <HAL_ETH_Init+0x134>)
 8002bbc:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002bc0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002bc2:	4b38      	ldr	r3, [pc, #224]	@ (8002ca4 <HAL_ETH_Init+0x134>)
 8002bc4:	685a      	ldr	r2, [r3, #4]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	4936      	ldr	r1, [pc, #216]	@ (8002ca4 <HAL_ETH_Init+0x134>)
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002bd0:	4b34      	ldr	r3, [pc, #208]	@ (8002ca4 <HAL_ETH_Init+0x134>)
 8002bd2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	f043 0301 	orr.w	r3, r3, #1
 8002be6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002bea:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bec:	f7ff f89c 	bl	8001d28 <HAL_GetTick>
 8002bf0:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002bf2:	e011      	b.n	8002c18 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002bf4:	f7ff f898 	bl	8001d28 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002c02:	d909      	bls.n	8002c18 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2204      	movs	r2, #4
 8002c08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	22e0      	movs	r2, #224	@ 0xe0
 8002c10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e03f      	b.n	8002c98 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e4      	bne.n	8002bf4 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f97a 	bl	8002f24 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 fa25 	bl	8003080 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 fa7b 	bl	8003132 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	461a      	mov	r2, r3
 8002c42:	2100      	movs	r1, #0
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f9e3 	bl	8003010 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002c58:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6812      	ldr	r2, [r2, #0]
 8002c66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c6a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002c6e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002c82:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2210      	movs	r2, #16
 8002c92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40013800 	.word	0x40013800

08002ca8 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002cba:	68fa      	ldr	r2, [r7, #12]
 8002cbc:	4b53      	ldr	r3, [pc, #332]	@ (8002e0c <ETH_SetMACConfig+0x164>)
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	7b9b      	ldrb	r3, [r3, #14]
 8002cc6:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	7c12      	ldrb	r2, [r2, #16]
 8002ccc:	2a00      	cmp	r2, #0
 8002cce:	d102      	bne.n	8002cd6 <ETH_SetMACConfig+0x2e>
 8002cd0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002cd4:	e000      	b.n	8002cd8 <ETH_SetMACConfig+0x30>
 8002cd6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002cd8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	7c52      	ldrb	r2, [r2, #17]
 8002cde:	2a00      	cmp	r2, #0
 8002ce0:	d102      	bne.n	8002ce8 <ETH_SetMACConfig+0x40>
 8002ce2:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002ce6:	e000      	b.n	8002cea <ETH_SetMACConfig+0x42>
 8002ce8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002cea:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002cf0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	7fdb      	ldrb	r3, [r3, #31]
 8002cf6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002cf8:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002cfe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002d00:	683a      	ldr	r2, [r7, #0]
 8002d02:	7f92      	ldrb	r2, [r2, #30]
 8002d04:	2a00      	cmp	r2, #0
 8002d06:	d102      	bne.n	8002d0e <ETH_SetMACConfig+0x66>
 8002d08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d0c:	e000      	b.n	8002d10 <ETH_SetMACConfig+0x68>
 8002d0e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002d10:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	7f1b      	ldrb	r3, [r3, #28]
 8002d16:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002d18:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002d1e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	791b      	ldrb	r3, [r3, #4]
 8002d24:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8002d26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002d2e:	2a00      	cmp	r2, #0
 8002d30:	d102      	bne.n	8002d38 <ETH_SetMACConfig+0x90>
 8002d32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d36:	e000      	b.n	8002d3a <ETH_SetMACConfig+0x92>
 8002d38:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002d3a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	7bdb      	ldrb	r3, [r3, #15]
 8002d40:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002d42:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002d48:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002d50:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002d52:	4313      	orrs	r3, r2
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002d6a:	2001      	movs	r0, #1
 8002d6c:	f7fe ffe8 	bl	8001d40 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68fa      	ldr	r2, [r7, #12]
 8002d76:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002d80:	68fa      	ldr	r2, [r7, #12]
 8002d82:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002d86:	4013      	ands	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d8e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002d96:	2a00      	cmp	r2, #0
 8002d98:	d101      	bne.n	8002d9e <ETH_SetMACConfig+0xf6>
 8002d9a:	2280      	movs	r2, #128	@ 0x80
 8002d9c:	e000      	b.n	8002da0 <ETH_SetMACConfig+0xf8>
 8002d9e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002da0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002da6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002da8:	683a      	ldr	r2, [r7, #0]
 8002daa:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002dae:	2a01      	cmp	r2, #1
 8002db0:	d101      	bne.n	8002db6 <ETH_SetMACConfig+0x10e>
 8002db2:	2208      	movs	r2, #8
 8002db4:	e000      	b.n	8002db8 <ETH_SetMACConfig+0x110>
 8002db6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002db8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002dc0:	2a01      	cmp	r2, #1
 8002dc2:	d101      	bne.n	8002dc8 <ETH_SetMACConfig+0x120>
 8002dc4:	2204      	movs	r2, #4
 8002dc6:	e000      	b.n	8002dca <ETH_SetMACConfig+0x122>
 8002dc8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002dca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002dd2:	2a01      	cmp	r2, #1
 8002dd4:	d101      	bne.n	8002dda <ETH_SetMACConfig+0x132>
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	e000      	b.n	8002ddc <ETH_SetMACConfig+0x134>
 8002dda:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	68fa      	ldr	r2, [r7, #12]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002df4:	2001      	movs	r0, #1
 8002df6:	f7fe ffa3 	bl	8001d40 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	619a      	str	r2, [r3, #24]
}
 8002e02:	bf00      	nop
 8002e04:	3710      	adds	r7, #16
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	fd20810f 	.word	0xfd20810f

08002e10 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	4b3d      	ldr	r3, [pc, #244]	@ (8002f20 <ETH_SetDMAConfig+0x110>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	7b1b      	ldrb	r3, [r3, #12]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d102      	bne.n	8002e3c <ETH_SetDMAConfig+0x2c>
 8002e36:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002e3a:	e000      	b.n	8002e3e <ETH_SetDMAConfig+0x2e>
 8002e3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	7b5b      	ldrb	r3, [r3, #13]
 8002e42:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002e44:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	7f52      	ldrb	r2, [r2, #29]
 8002e4a:	2a00      	cmp	r2, #0
 8002e4c:	d102      	bne.n	8002e54 <ETH_SetDMAConfig+0x44>
 8002e4e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002e52:	e000      	b.n	8002e56 <ETH_SetDMAConfig+0x46>
 8002e54:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002e56:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	7b9b      	ldrb	r3, [r3, #14]
 8002e5c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002e5e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002e64:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	7f1b      	ldrb	r3, [r3, #28]
 8002e6a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002e6c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	7f9b      	ldrb	r3, [r3, #30]
 8002e72:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002e74:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002e7a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e82:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002e84:	4313      	orrs	r3, r2
 8002e86:	68fa      	ldr	r2, [r7, #12]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e94:	461a      	mov	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ea6:	2001      	movs	r0, #1
 8002ea8:	f7fe ff4a 	bl	8001d40 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	791b      	ldrb	r3, [r3, #4]
 8002ebe:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ec4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002eca:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ed0:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ed8:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002eda:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ee0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002ee2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002ee8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	6812      	ldr	r2, [r2, #0]
 8002eee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ef2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ef6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002f04:	2001      	movs	r0, #1
 8002f06:	f7fe ff1b 	bl	8001d40 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f12:	461a      	mov	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6013      	str	r3, [r2, #0]
}
 8002f18:	bf00      	nop
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	f8de3f23 	.word	0xf8de3f23

08002f24 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b0a6      	sub	sp, #152	@ 0x98
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002f32:	2301      	movs	r3, #1
 8002f34:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002f42:	2301      	movs	r3, #1
 8002f44:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002f54:	2301      	movs	r3, #1
 8002f56:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002f60:	2300      	movs	r3, #0
 8002f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002f66:	2300      	movs	r3, #0
 8002f68:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002f74:	2300      	movs	r3, #0
 8002f76:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002f80:	2300      	movs	r3, #0
 8002f82:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002f86:	2300      	movs	r3, #0
 8002f88:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002f8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002f90:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002f92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002f9e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	6878      	ldr	r0, [r7, #4]
 8002fa6:	f7ff fe7f 	bl	8002ca8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002faa:	2301      	movs	r3, #1
 8002fac:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002fda:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002fde:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002fe0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002fe4:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002fe6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002fea:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002fec:	2301      	movs	r3, #1
 8002fee:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002ffa:	f107 0308 	add.w	r3, r7, #8
 8002ffe:	4619      	mov	r1, r3
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f7ff ff05 	bl	8002e10 <ETH_SetDMAConfig>
}
 8003006:	bf00      	nop
 8003008:	3798      	adds	r7, #152	@ 0x98
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003010:	b480      	push	{r7}
 8003012:	b087      	sub	sp, #28
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3305      	adds	r3, #5
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	3204      	adds	r2, #4
 8003028:	7812      	ldrb	r2, [r2, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	4b11      	ldr	r3, [pc, #68]	@ (8003078 <ETH_MACAddressConfig+0x68>)
 8003032:	4413      	add	r3, r2
 8003034:	461a      	mov	r2, r3
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3303      	adds	r3, #3
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	061a      	lsls	r2, r3, #24
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	3302      	adds	r3, #2
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	041b      	lsls	r3, r3, #16
 800304a:	431a      	orrs	r2, r3
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3301      	adds	r3, #1
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	021b      	lsls	r3, r3, #8
 8003054:	4313      	orrs	r3, r2
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	7812      	ldrb	r2, [r2, #0]
 800305a:	4313      	orrs	r3, r2
 800305c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	4b06      	ldr	r3, [pc, #24]	@ (800307c <ETH_MACAddressConfig+0x6c>)
 8003062:	4413      	add	r3, r2
 8003064:	461a      	mov	r2, r3
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	6013      	str	r3, [r2, #0]
}
 800306a:	bf00      	nop
 800306c:	371c      	adds	r7, #28
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	40028040 	.word	0x40028040
 800307c:	40028044 	.word	0x40028044

08003080 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003088:	2300      	movs	r3, #0
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	e03e      	b.n	800310c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68d9      	ldr	r1, [r3, #12]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	4613      	mov	r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	4413      	add	r3, r2
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	440b      	add	r3, r1
 800309e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	2200      	movs	r2, #0
 80030aa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2200      	movs	r2, #0
 80030b0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2200      	movs	r2, #0
 80030b6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	3206      	adds	r2, #6
 80030c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d80c      	bhi.n	80030f0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	68d9      	ldr	r1, [r3, #12]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	1c5a      	adds	r2, r3, #1
 80030de:	4613      	mov	r3, r2
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	440b      	add	r3, r1
 80030e8:	461a      	mov	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	e004      	b.n	80030fa <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	461a      	mov	r2, r3
 80030f6:	68bb      	ldr	r3, [r7, #8]
 80030f8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	3301      	adds	r3, #1
 800310a:	60fb      	str	r3, [r7, #12]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b03      	cmp	r3, #3
 8003110:	d9bd      	bls.n	800308e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68da      	ldr	r2, [r3, #12]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003124:	611a      	str	r2, [r3, #16]
}
 8003126:	bf00      	nop
 8003128:	3714      	adds	r7, #20
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr

08003132 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8003132:	b480      	push	{r7}
 8003134:	b085      	sub	sp, #20
 8003136:	af00      	add	r7, sp, #0
 8003138:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	e048      	b.n	80031d2 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6919      	ldr	r1, [r3, #16]
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	440b      	add	r3, r1
 8003150:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8003152:	68bb      	ldr	r3, [r7, #8]
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2200      	movs	r2, #0
 800315c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2200      	movs	r2, #0
 8003168:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	2200      	movs	r2, #0
 800316e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	2200      	movs	r2, #0
 8003174:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800317c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003196:	68b9      	ldr	r1, [r7, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	3212      	adds	r2, #18
 800319e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d80c      	bhi.n	80031c2 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6919      	ldr	r1, [r3, #16]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	1c5a      	adds	r2, r3, #1
 80031b0:	4613      	mov	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	4413      	add	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	440b      	add	r3, r1
 80031ba:	461a      	mov	r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	60da      	str	r2, [r3, #12]
 80031c0:	e004      	b.n	80031cc <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	691b      	ldr	r3, [r3, #16]
 80031c6:	461a      	mov	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	3301      	adds	r3, #1
 80031d0:	60fb      	str	r3, [r7, #12]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2b03      	cmp	r3, #3
 80031d6:	d9b3      	bls.n	8003140 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691a      	ldr	r2, [r3, #16]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003202:	60da      	str	r2, [r3, #12]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003210:	b480      	push	{r7}
 8003212:	b089      	sub	sp, #36	@ 0x24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	e177      	b.n	800351c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800322c:	2201      	movs	r2, #1
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	4013      	ands	r3, r2
 800323e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	429a      	cmp	r2, r3
 8003246:	f040 8166 	bne.w	8003516 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	2b01      	cmp	r3, #1
 8003254:	d005      	beq.n	8003262 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800325e:	2b02      	cmp	r3, #2
 8003260:	d130      	bne.n	80032c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	2203      	movs	r2, #3
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003298:	2201      	movs	r2, #1
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 0201 	and.w	r2, r3, #1
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 0303 	and.w	r3, r3, #3
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d017      	beq.n	8003300 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	2203      	movs	r2, #3
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d123      	bne.n	8003354 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	08da      	lsrs	r2, r3, #3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3208      	adds	r2, #8
 8003314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003318:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	220f      	movs	r2, #15
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4313      	orrs	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	08da      	lsrs	r2, r3, #3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	3208      	adds	r2, #8
 800334e:	69b9      	ldr	r1, [r7, #24]
 8003350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	2203      	movs	r2, #3
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	43db      	mvns	r3, r3
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4013      	ands	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 0203 	and.w	r2, r3, #3
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4313      	orrs	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 80c0 	beq.w	8003516 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
 800339a:	4b66      	ldr	r3, [pc, #408]	@ (8003534 <HAL_GPIO_Init+0x324>)
 800339c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339e:	4a65      	ldr	r2, [pc, #404]	@ (8003534 <HAL_GPIO_Init+0x324>)
 80033a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a6:	4b63      	ldr	r3, [pc, #396]	@ (8003534 <HAL_GPIO_Init+0x324>)
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033ae:	60fb      	str	r3, [r7, #12]
 80033b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033b2:	4a61      	ldr	r2, [pc, #388]	@ (8003538 <HAL_GPIO_Init+0x328>)
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	089b      	lsrs	r3, r3, #2
 80033b8:	3302      	adds	r3, #2
 80033ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	220f      	movs	r2, #15
 80033ca:	fa02 f303 	lsl.w	r3, r2, r3
 80033ce:	43db      	mvns	r3, r3
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	4013      	ands	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	4a58      	ldr	r2, [pc, #352]	@ (800353c <HAL_GPIO_Init+0x32c>)
 80033da:	4293      	cmp	r3, r2
 80033dc:	d037      	beq.n	800344e <HAL_GPIO_Init+0x23e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a57      	ldr	r2, [pc, #348]	@ (8003540 <HAL_GPIO_Init+0x330>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d031      	beq.n	800344a <HAL_GPIO_Init+0x23a>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4a56      	ldr	r2, [pc, #344]	@ (8003544 <HAL_GPIO_Init+0x334>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d02b      	beq.n	8003446 <HAL_GPIO_Init+0x236>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	4a55      	ldr	r2, [pc, #340]	@ (8003548 <HAL_GPIO_Init+0x338>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d025      	beq.n	8003442 <HAL_GPIO_Init+0x232>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a54      	ldr	r2, [pc, #336]	@ (800354c <HAL_GPIO_Init+0x33c>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d01f      	beq.n	800343e <HAL_GPIO_Init+0x22e>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a53      	ldr	r2, [pc, #332]	@ (8003550 <HAL_GPIO_Init+0x340>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d019      	beq.n	800343a <HAL_GPIO_Init+0x22a>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a52      	ldr	r2, [pc, #328]	@ (8003554 <HAL_GPIO_Init+0x344>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d013      	beq.n	8003436 <HAL_GPIO_Init+0x226>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a51      	ldr	r2, [pc, #324]	@ (8003558 <HAL_GPIO_Init+0x348>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00d      	beq.n	8003432 <HAL_GPIO_Init+0x222>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a50      	ldr	r2, [pc, #320]	@ (800355c <HAL_GPIO_Init+0x34c>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d007      	beq.n	800342e <HAL_GPIO_Init+0x21e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a4f      	ldr	r2, [pc, #316]	@ (8003560 <HAL_GPIO_Init+0x350>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d101      	bne.n	800342a <HAL_GPIO_Init+0x21a>
 8003426:	2309      	movs	r3, #9
 8003428:	e012      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800342a:	230a      	movs	r3, #10
 800342c:	e010      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800342e:	2308      	movs	r3, #8
 8003430:	e00e      	b.n	8003450 <HAL_GPIO_Init+0x240>
 8003432:	2307      	movs	r3, #7
 8003434:	e00c      	b.n	8003450 <HAL_GPIO_Init+0x240>
 8003436:	2306      	movs	r3, #6
 8003438:	e00a      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800343a:	2305      	movs	r3, #5
 800343c:	e008      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800343e:	2304      	movs	r3, #4
 8003440:	e006      	b.n	8003450 <HAL_GPIO_Init+0x240>
 8003442:	2303      	movs	r3, #3
 8003444:	e004      	b.n	8003450 <HAL_GPIO_Init+0x240>
 8003446:	2302      	movs	r3, #2
 8003448:	e002      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800344a:	2301      	movs	r3, #1
 800344c:	e000      	b.n	8003450 <HAL_GPIO_Init+0x240>
 800344e:	2300      	movs	r3, #0
 8003450:	69fa      	ldr	r2, [r7, #28]
 8003452:	f002 0203 	and.w	r2, r2, #3
 8003456:	0092      	lsls	r2, r2, #2
 8003458:	4093      	lsls	r3, r2
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003460:	4935      	ldr	r1, [pc, #212]	@ (8003538 <HAL_GPIO_Init+0x328>)
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	089b      	lsrs	r3, r3, #2
 8003466:	3302      	adds	r3, #2
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800346e:	4b3d      	ldr	r3, [pc, #244]	@ (8003564 <HAL_GPIO_Init+0x354>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	43db      	mvns	r3, r3
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	4013      	ands	r3, r2
 800347c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	685b      	ldr	r3, [r3, #4]
 8003482:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d003      	beq.n	8003492 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800348a:	69ba      	ldr	r2, [r7, #24]
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	4313      	orrs	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003492:	4a34      	ldr	r2, [pc, #208]	@ (8003564 <HAL_GPIO_Init+0x354>)
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003498:	4b32      	ldr	r3, [pc, #200]	@ (8003564 <HAL_GPIO_Init+0x354>)
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	43db      	mvns	r3, r3
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	4013      	ands	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d003      	beq.n	80034bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034bc:	4a29      	ldr	r2, [pc, #164]	@ (8003564 <HAL_GPIO_Init+0x354>)
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034c2:	4b28      	ldr	r3, [pc, #160]	@ (8003564 <HAL_GPIO_Init+0x354>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	43db      	mvns	r3, r3
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	4013      	ands	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003564 <HAL_GPIO_Init+0x354>)
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <HAL_GPIO_Init+0x354>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	43db      	mvns	r3, r3
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	4013      	ands	r3, r2
 80034fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d003      	beq.n	8003510 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4313      	orrs	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003510:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <HAL_GPIO_Init+0x354>)
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3301      	adds	r3, #1
 800351a:	61fb      	str	r3, [r7, #28]
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	2b0f      	cmp	r3, #15
 8003520:	f67f ae84 	bls.w	800322c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003524:	bf00      	nop
 8003526:	bf00      	nop
 8003528:	3724      	adds	r7, #36	@ 0x24
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40023800 	.word	0x40023800
 8003538:	40013800 	.word	0x40013800
 800353c:	40020000 	.word	0x40020000
 8003540:	40020400 	.word	0x40020400
 8003544:	40020800 	.word	0x40020800
 8003548:	40020c00 	.word	0x40020c00
 800354c:	40021000 	.word	0x40021000
 8003550:	40021400 	.word	0x40021400
 8003554:	40021800 	.word	0x40021800
 8003558:	40021c00 	.word	0x40021c00
 800355c:	40022000 	.word	0x40022000
 8003560:	40022400 	.word	0x40022400
 8003564:	40013c00 	.word	0x40013c00

08003568 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003568:	b480      	push	{r7}
 800356a:	b083      	sub	sp, #12
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	807b      	strh	r3, [r7, #2]
 8003574:	4613      	mov	r3, r2
 8003576:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003578:	787b      	ldrb	r3, [r7, #1]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d003      	beq.n	8003586 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800357e:	887a      	ldrh	r2, [r7, #2]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003584:	e003      	b.n	800358e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003586:	887b      	ldrh	r3, [r7, #2]
 8003588:	041a      	lsls	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	619a      	str	r2, [r3, #24]
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
	...

0800359c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e128      	b.n	8003800 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d109      	bne.n	80035ce <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a90      	ldr	r2, [pc, #576]	@ (8003808 <HAL_I2S_Init+0x26c>)
 80035c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7fe f903 	bl	80017d4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2202      	movs	r2, #2
 80035d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80035e4:	f023 030f 	bic.w	r3, r3, #15
 80035e8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2202      	movs	r2, #2
 80035f0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	695b      	ldr	r3, [r3, #20]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d060      	beq.n	80036bc <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003602:	2310      	movs	r3, #16
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	e001      	b.n	800360c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003608:	2320      	movs	r3, #32
 800360a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2b20      	cmp	r3, #32
 8003612:	d802      	bhi.n	800361a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800361a:	2001      	movs	r0, #1
 800361c:	f001 fcc8 	bl	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003620:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800362a:	d125      	bne.n	8003678 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d010      	beq.n	8003656 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	fbb2 f2f3 	udiv	r2, r2, r3
 800363e:	4613      	mov	r3, r2
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	461a      	mov	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003650:	3305      	adds	r3, #5
 8003652:	613b      	str	r3, [r7, #16]
 8003654:	e01f      	b.n	8003696 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003660:	4613      	mov	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4413      	add	r3, r2
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	461a      	mov	r2, r3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003672:	3305      	adds	r3, #5
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	e00e      	b.n	8003696 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003678:	68fa      	ldr	r2, [r7, #12]
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	461a      	mov	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003692:	3305      	adds	r3, #5
 8003694:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	4a5c      	ldr	r2, [pc, #368]	@ (800380c <HAL_I2S_Init+0x270>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	08db      	lsrs	r3, r3, #3
 80036a0:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80036b4:	69bb      	ldr	r3, [r7, #24]
 80036b6:	021b      	lsls	r3, r3, #8
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	e003      	b.n	80036c4 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80036bc:	2302      	movs	r3, #2
 80036be:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80036c0:	2300      	movs	r3, #0
 80036c2:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d902      	bls.n	80036d0 <HAL_I2S_Init+0x134>
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	2bff      	cmp	r3, #255	@ 0xff
 80036ce:	d907      	bls.n	80036e0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d4:	f043 0210 	orr.w	r2, r3, #16
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e08f      	b.n	8003800 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691a      	ldr	r2, [r3, #16]
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	ea42 0103 	orr.w	r1, r2, r3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	69fa      	ldr	r2, [r7, #28]
 80036f0:	430a      	orrs	r2, r1
 80036f2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	69db      	ldr	r3, [r3, #28]
 80036fa:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80036fe:	f023 030f 	bic.w	r3, r3, #15
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6851      	ldr	r1, [r2, #4]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	6892      	ldr	r2, [r2, #8]
 800370a:	4311      	orrs	r1, r2
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	68d2      	ldr	r2, [r2, #12]
 8003710:	4311      	orrs	r1, r2
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	6992      	ldr	r2, [r2, #24]
 8003716:	430a      	orrs	r2, r1
 8003718:	431a      	orrs	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003722:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6a1b      	ldr	r3, [r3, #32]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d161      	bne.n	80037f0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	4a38      	ldr	r2, [pc, #224]	@ (8003810 <HAL_I2S_Init+0x274>)
 8003730:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a37      	ldr	r2, [pc, #220]	@ (8003814 <HAL_I2S_Init+0x278>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d101      	bne.n	8003740 <HAL_I2S_Init+0x1a4>
 800373c:	4b36      	ldr	r3, [pc, #216]	@ (8003818 <HAL_I2S_Init+0x27c>)
 800373e:	e001      	b.n	8003744 <HAL_I2S_Init+0x1a8>
 8003740:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	4932      	ldr	r1, [pc, #200]	@ (8003814 <HAL_I2S_Init+0x278>)
 800374c:	428a      	cmp	r2, r1
 800374e:	d101      	bne.n	8003754 <HAL_I2S_Init+0x1b8>
 8003750:	4a31      	ldr	r2, [pc, #196]	@ (8003818 <HAL_I2S_Init+0x27c>)
 8003752:	e001      	b.n	8003758 <HAL_I2S_Init+0x1bc>
 8003754:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003758:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800375c:	f023 030f 	bic.w	r3, r3, #15
 8003760:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a2b      	ldr	r2, [pc, #172]	@ (8003814 <HAL_I2S_Init+0x278>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d101      	bne.n	8003770 <HAL_I2S_Init+0x1d4>
 800376c:	4b2a      	ldr	r3, [pc, #168]	@ (8003818 <HAL_I2S_Init+0x27c>)
 800376e:	e001      	b.n	8003774 <HAL_I2S_Init+0x1d8>
 8003770:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003774:	2202      	movs	r2, #2
 8003776:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a25      	ldr	r2, [pc, #148]	@ (8003814 <HAL_I2S_Init+0x278>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d101      	bne.n	8003786 <HAL_I2S_Init+0x1ea>
 8003782:	4b25      	ldr	r3, [pc, #148]	@ (8003818 <HAL_I2S_Init+0x27c>)
 8003784:	e001      	b.n	800378a <HAL_I2S_Init+0x1ee>
 8003786:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003796:	d003      	beq.n	80037a0 <HAL_I2S_Init+0x204>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d103      	bne.n	80037a8 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80037a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	e001      	b.n	80037ac <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80037a8:	2300      	movs	r3, #0
 80037aa:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80037b6:	4313      	orrs	r3, r2
 80037b8:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80037c0:	4313      	orrs	r3, r2
 80037c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80037ca:	4313      	orrs	r3, r2
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	897b      	ldrh	r3, [r7, #10]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80037d8:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4a0d      	ldr	r2, [pc, #52]	@ (8003814 <HAL_I2S_Init+0x278>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d101      	bne.n	80037e8 <HAL_I2S_Init+0x24c>
 80037e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003818 <HAL_I2S_Init+0x27c>)
 80037e6:	e001      	b.n	80037ec <HAL_I2S_Init+0x250>
 80037e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037ec:	897a      	ldrh	r2, [r7, #10]
 80037ee:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3720      	adds	r7, #32
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	08003b19 	.word	0x08003b19
 800380c:	cccccccd 	.word	0xcccccccd
 8003810:	08003c2d 	.word	0x08003c2d
 8003814:	40003800 	.word	0x40003800
 8003818:	40003400 	.word	0x40003400

0800381c <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	4613      	mov	r3, r2
 8003828:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <HAL_I2S_Receive_DMA+0x1a>
 8003830:	88fb      	ldrh	r3, [r7, #6]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e09d      	b.n	8003976 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b01      	cmp	r3, #1
 8003844:	d001      	beq.n	800384a <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8003846:	2302      	movs	r3, #2
 8003848:	e095      	b.n	8003976 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b01      	cmp	r3, #1
 8003854:	d101      	bne.n	800385a <HAL_I2S_Receive_DMA+0x3e>
 8003856:	2302      	movs	r3, #2
 8003858:	e08d      	b.n	8003976 <HAL_I2S_Receive_DMA+0x15a>
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2204      	movs	r2, #4
 8003866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	68ba      	ldr	r2, [r7, #8]
 8003874:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69db      	ldr	r3, [r3, #28]
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	2b03      	cmp	r3, #3
 8003886:	d002      	beq.n	800388e <HAL_I2S_Receive_DMA+0x72>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b05      	cmp	r3, #5
 800388c:	d10a      	bne.n	80038a4 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 800388e:	88fb      	ldrh	r3, [r7, #6]
 8003890:	005b      	lsls	r3, r3, #1
 8003892:	b29a      	uxth	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8003898:	88fb      	ldrh	r3, [r7, #6]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	b29a      	uxth	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	865a      	strh	r2, [r3, #50]	@ 0x32
 80038a2:	e005      	b.n	80038b0 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	88fa      	ldrh	r2, [r7, #6]
 80038a8:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	88fa      	ldrh	r2, [r7, #6]
 80038ae:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b4:	4a32      	ldr	r2, [pc, #200]	@ (8003980 <HAL_I2S_Receive_DMA+0x164>)
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038bc:	4a31      	ldr	r2, [pc, #196]	@ (8003984 <HAL_I2S_Receive_DMA+0x168>)
 80038be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c4:	4a30      	ldr	r2, [pc, #192]	@ (8003988 <HAL_I2S_Receive_DMA+0x16c>)
 80038c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038d6:	d10a      	bne.n	80038ee <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80038d8:	2300      	movs	r3, #0
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	613b      	str	r3, [r7, #16]
 80038ec:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	330c      	adds	r3, #12
 80038f8:	4619      	mov	r1, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fe:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003904:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003906:	f7fe fe71 	bl	80025ec <HAL_DMA_Start_IT>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00f      	beq.n	8003930 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003914:	f043 0208 	orr.w	r2, r3, #8
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e022      	b.n	8003976 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d107      	bne.n	8003956 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0201 	orr.w	r2, r2, #1
 8003954:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003960:	2b00      	cmp	r3, #0
 8003962:	d107      	bne.n	8003974 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	69da      	ldr	r2, [r3, #28]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003972:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3718      	adds	r7, #24
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	080039f7 	.word	0x080039f7
 8003984:	080039b5 	.word	0x080039b5
 8003988:	08003a13 	.word	0x08003a13

0800398c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80039a8:	bf00      	nop
 80039aa:	370c      	adds	r7, #12
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c0:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69db      	ldr	r3, [r3, #28]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d10e      	bne.n	80039e8 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2200      	movs	r2, #0
 80039de:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f7fd f9b3 	bl	8000d54 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b084      	sub	sp, #16
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a02:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f7fd f98b 	bl	8000d20 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1e:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0203 	bic.w	r2, r2, #3
 8003a2e:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a48:	f043 0208 	orr.w	r2, r3, #8
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f7ff ffa5 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003a56:	bf00      	nop
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b082      	sub	sp, #8
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	881a      	ldrh	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	1c9a      	adds	r2, r3, #2
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	3b01      	subs	r3, #1
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10e      	bne.n	8003ab2 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003aa2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7ff ff6d 	bl	800398c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b082      	sub	sp, #8
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003acc:	b292      	uxth	r2, r2
 8003ace:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	1c9a      	adds	r2, r3, #2
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ade:	b29b      	uxth	r3, r3
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d10e      	bne.n	8003b10 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b00:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f7fd f922 	bl	8000d54 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b10:	bf00      	nop
 8003b12:	3708      	adds	r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d13a      	bne.n	8003baa <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d109      	bne.n	8003b52 <I2S_IRQHandler+0x3a>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b48:	2b40      	cmp	r3, #64	@ 0x40
 8003b4a:	d102      	bne.n	8003b52 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f7ff ffb4 	bl	8003aba <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b58:	2b40      	cmp	r3, #64	@ 0x40
 8003b5a:	d126      	bne.n	8003baa <I2S_IRQHandler+0x92>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	d11f      	bne.n	8003baa <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b78:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	613b      	str	r3, [r7, #16]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68db      	ldr	r3, [r3, #12]
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	613b      	str	r3, [r7, #16]
 8003b8e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9c:	f043 0202 	orr.w	r2, r3, #2
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f7ff fefb 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d136      	bne.n	8003c24 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d109      	bne.n	8003bd4 <I2S_IRQHandler+0xbc>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bca:	2b80      	cmp	r3, #128	@ 0x80
 8003bcc:	d102      	bne.n	8003bd4 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f7ff ff45 	bl	8003a5e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f003 0308 	and.w	r3, r3, #8
 8003bda:	2b08      	cmp	r3, #8
 8003bdc:	d122      	bne.n	8003c24 <I2S_IRQHandler+0x10c>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 0320 	and.w	r3, r3, #32
 8003be8:	2b20      	cmp	r3, #32
 8003bea:	d11b      	bne.n	8003c24 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	685a      	ldr	r2, [r3, #4]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003bfa:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	60fb      	str	r3, [r7, #12]
 8003c08:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c16:	f043 0204 	orr.w	r2, r3, #4
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7ff febe 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c24:	bf00      	nop
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a92      	ldr	r2, [pc, #584]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d101      	bne.n	8003c4a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003c46:	4b92      	ldr	r3, [pc, #584]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c48:	e001      	b.n	8003c4e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003c4a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a8b      	ldr	r2, [pc, #556]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d101      	bne.n	8003c68 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003c64:	4b8a      	ldr	r3, [pc, #552]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003c66:	e001      	b.n	8003c6c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003c68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c78:	d004      	beq.n	8003c84 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f040 8099 	bne.w	8003db6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d107      	bne.n	8003c9e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f925 	bl	8003ee8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b01      	cmp	r3, #1
 8003ca6:	d107      	bne.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003cb2:	6878      	ldr	r0, [r7, #4]
 8003cb4:	f000 f9c8 	bl	8004048 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003cb8:	69bb      	ldr	r3, [r7, #24]
 8003cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cbe:	2b40      	cmp	r3, #64	@ 0x40
 8003cc0:	d13a      	bne.n	8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	f003 0320 	and.w	r3, r3, #32
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d035      	beq.n	8003d38 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a6e      	ldr	r2, [pc, #440]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d101      	bne.n	8003cda <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003cd6:	4b6e      	ldr	r3, [pc, #440]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cd8:	e001      	b.n	8003cde <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003cda:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4969      	ldr	r1, [pc, #420]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ce6:	428b      	cmp	r3, r1
 8003ce8:	d101      	bne.n	8003cee <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003cea:	4b69      	ldr	r3, [pc, #420]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cec:	e001      	b.n	8003cf2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003cee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003cf6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d06:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d08:	2300      	movs	r3, #0
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	60fb      	str	r3, [r7, #12]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	60fb      	str	r3, [r7, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	f043 0202 	orr.w	r2, r3, #2
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7ff fe34 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f003 0308 	and.w	r3, r3, #8
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	f040 80c3 	bne.w	8003eca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f003 0320 	and.w	r3, r3, #32
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80bd 	beq.w	8003eca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d5e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a49      	ldr	r2, [pc, #292]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d101      	bne.n	8003d6e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003d6a:	4b49      	ldr	r3, [pc, #292]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d6c:	e001      	b.n	8003d72 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003d6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4944      	ldr	r1, [pc, #272]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d7a:	428b      	cmp	r3, r1
 8003d7c:	d101      	bne.n	8003d82 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003d7e:	4b44      	ldr	r3, [pc, #272]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d80:	e001      	b.n	8003d86 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003d82:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d86:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d8a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60bb      	str	r3, [r7, #8]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	60bb      	str	r3, [r7, #8]
 8003d98:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da6:	f043 0204 	orr.w	r2, r3, #4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7ff fdf6 	bl	80039a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003db4:	e089      	b.n	8003eca <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	f003 0302 	and.w	r3, r3, #2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d107      	bne.n	8003dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d002      	beq.n	8003dd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f000 f8be 	bl	8003f4c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d107      	bne.n	8003dea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d002      	beq.n	8003dea <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f000 f8fd 	bl	8003fe4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003df0:	2b40      	cmp	r3, #64	@ 0x40
 8003df2:	d12f      	bne.n	8003e54 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	f003 0320 	and.w	r3, r3, #32
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d02a      	beq.n	8003e54 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	685a      	ldr	r2, [r3, #4]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e0c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a1e      	ldr	r2, [pc, #120]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d101      	bne.n	8003e1c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003e18:	4b1d      	ldr	r3, [pc, #116]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e1a:	e001      	b.n	8003e20 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003e1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e20:	685a      	ldr	r2, [r3, #4]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4919      	ldr	r1, [pc, #100]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e28:	428b      	cmp	r3, r1
 8003e2a:	d101      	bne.n	8003e30 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003e2c:	4b18      	ldr	r3, [pc, #96]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e2e:	e001      	b.n	8003e34 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003e30:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e34:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e38:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e46:	f043 0202 	orr.w	r2, r3, #2
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7ff fda6 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e54:	69bb      	ldr	r3, [r7, #24]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b08      	cmp	r3, #8
 8003e5c:	d136      	bne.n	8003ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	f003 0320 	and.w	r3, r3, #32
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d031      	beq.n	8003ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a07      	ldr	r2, [pc, #28]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d101      	bne.n	8003e76 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003e72:	4b07      	ldr	r3, [pc, #28]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e74:	e001      	b.n	8003e7a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003e76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4902      	ldr	r1, [pc, #8]	@ (8003e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e82:	428b      	cmp	r3, r1
 8003e84:	d106      	bne.n	8003e94 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003e86:	4b02      	ldr	r3, [pc, #8]	@ (8003e90 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e88:	e006      	b.n	8003e98 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003e8a:	bf00      	nop
 8003e8c:	40003800 	.word	0x40003800
 8003e90:	40003400 	.word	0x40003400
 8003e94:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e98:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003e9c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003eac:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	f043 0204 	orr.w	r2, r3, #4
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff fd6c 	bl	80039a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003ec8:	e000      	b.n	8003ecc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003eca:	bf00      	nop
}
 8003ecc:	bf00      	nop
 8003ece:	3720      	adds	r7, #32
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef4:	1c99      	adds	r1, r3, #2
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	6251      	str	r1, [r2, #36]	@ 0x24
 8003efa:	881a      	ldrh	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d113      	bne.n	8003f42 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f28:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d106      	bne.n	8003f42 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ffc9 	bl	8003ed4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f42:	bf00      	nop
 8003f44:	3708      	adds	r7, #8
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
	...

08003f4c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b082      	sub	sp, #8
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	1c99      	adds	r1, r3, #2
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6251      	str	r1, [r2, #36]	@ 0x24
 8003f5e:	8819      	ldrh	r1, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a1d      	ldr	r2, [pc, #116]	@ (8003fdc <I2SEx_TxISR_I2SExt+0x90>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d101      	bne.n	8003f6e <I2SEx_TxISR_I2SExt+0x22>
 8003f6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe0 <I2SEx_TxISR_I2SExt+0x94>)
 8003f6c:	e001      	b.n	8003f72 <I2SEx_TxISR_I2SExt+0x26>
 8003f6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f72:	460a      	mov	r2, r1
 8003f74:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	b29a      	uxth	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f88:	b29b      	uxth	r3, r3
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d121      	bne.n	8003fd2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a12      	ldr	r2, [pc, #72]	@ (8003fdc <I2SEx_TxISR_I2SExt+0x90>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d101      	bne.n	8003f9c <I2SEx_TxISR_I2SExt+0x50>
 8003f98:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <I2SEx_TxISR_I2SExt+0x94>)
 8003f9a:	e001      	b.n	8003fa0 <I2SEx_TxISR_I2SExt+0x54>
 8003f9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	490d      	ldr	r1, [pc, #52]	@ (8003fdc <I2SEx_TxISR_I2SExt+0x90>)
 8003fa8:	428b      	cmp	r3, r1
 8003faa:	d101      	bne.n	8003fb0 <I2SEx_TxISR_I2SExt+0x64>
 8003fac:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <I2SEx_TxISR_I2SExt+0x94>)
 8003fae:	e001      	b.n	8003fb4 <I2SEx_TxISR_I2SExt+0x68>
 8003fb0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003fb4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fb8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d106      	bne.n	8003fd2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f7ff ff81 	bl	8003ed4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fd2:	bf00      	nop
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	40003800 	.word	0x40003800
 8003fe0:	40003400 	.word	0x40003400

08003fe4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68d8      	ldr	r0, [r3, #12]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ff6:	1c99      	adds	r1, r3, #2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003ffc:	b282      	uxth	r2, r0
 8003ffe:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004004:	b29b      	uxth	r3, r3
 8004006:	3b01      	subs	r3, #1
 8004008:	b29a      	uxth	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004012:	b29b      	uxth	r3, r3
 8004014:	2b00      	cmp	r3, #0
 8004016:	d113      	bne.n	8004040 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004026:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402c:	b29b      	uxth	r3, r3
 800402e:	2b00      	cmp	r3, #0
 8004030:	d106      	bne.n	8004040 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff ff4a 	bl	8003ed4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004040:	bf00      	nop
 8004042:	3708      	adds	r7, #8
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a20      	ldr	r2, [pc, #128]	@ (80040d8 <I2SEx_RxISR_I2SExt+0x90>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d101      	bne.n	800405e <I2SEx_RxISR_I2SExt+0x16>
 800405a:	4b20      	ldr	r3, [pc, #128]	@ (80040dc <I2SEx_RxISR_I2SExt+0x94>)
 800405c:	e001      	b.n	8004062 <I2SEx_RxISR_I2SExt+0x1a>
 800405e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004062:	68d8      	ldr	r0, [r3, #12]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004068:	1c99      	adds	r1, r3, #2
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800406e:	b282      	uxth	r2, r0
 8004070:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004076:	b29b      	uxth	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004084:	b29b      	uxth	r3, r3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d121      	bne.n	80040ce <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a12      	ldr	r2, [pc, #72]	@ (80040d8 <I2SEx_RxISR_I2SExt+0x90>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d101      	bne.n	8004098 <I2SEx_RxISR_I2SExt+0x50>
 8004094:	4b11      	ldr	r3, [pc, #68]	@ (80040dc <I2SEx_RxISR_I2SExt+0x94>)
 8004096:	e001      	b.n	800409c <I2SEx_RxISR_I2SExt+0x54>
 8004098:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	490d      	ldr	r1, [pc, #52]	@ (80040d8 <I2SEx_RxISR_I2SExt+0x90>)
 80040a4:	428b      	cmp	r3, r1
 80040a6:	d101      	bne.n	80040ac <I2SEx_RxISR_I2SExt+0x64>
 80040a8:	4b0c      	ldr	r3, [pc, #48]	@ (80040dc <I2SEx_RxISR_I2SExt+0x94>)
 80040aa:	e001      	b.n	80040b0 <I2SEx_RxISR_I2SExt+0x68>
 80040ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040b0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040b4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d106      	bne.n	80040ce <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f7ff ff03 	bl	8003ed4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040ce:	bf00      	nop
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	40003800 	.word	0x40003800
 80040dc:	40003400 	.word	0x40003400

080040e0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af02      	add	r7, sp, #8
 80040e6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e101      	b.n	80042f6 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b00      	cmp	r3, #0
 8004102:	d106      	bne.n	8004112 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f7fd fc9f 	bl	8001a50 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2203      	movs	r2, #3
 8004116:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004120:	d102      	bne.n	8004128 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f001 ff71 	bl	8006014 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6818      	ldr	r0, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	7c1a      	ldrb	r2, [r3, #16]
 800413a:	f88d 2000 	strb.w	r2, [sp]
 800413e:	3304      	adds	r3, #4
 8004140:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004142:	f001 ff03 	bl	8005f4c <USB_CoreInit>
 8004146:	4603      	mov	r3, r0
 8004148:	2b00      	cmp	r3, #0
 800414a:	d005      	beq.n	8004158 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e0ce      	b.n	80042f6 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2100      	movs	r1, #0
 800415e:	4618      	mov	r0, r3
 8004160:	f001 ff69 	bl	8006036 <USB_SetCurrentMode>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2202      	movs	r2, #2
 800416e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e0bf      	b.n	80042f6 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
 800417a:	e04a      	b.n	8004212 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800417c:	7bfa      	ldrb	r2, [r7, #15]
 800417e:	6879      	ldr	r1, [r7, #4]
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	3315      	adds	r3, #21
 800418c:	2201      	movs	r2, #1
 800418e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004190:	7bfa      	ldrb	r2, [r7, #15]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	00db      	lsls	r3, r3, #3
 8004198:	4413      	add	r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	3314      	adds	r3, #20
 80041a0:	7bfa      	ldrb	r2, [r7, #15]
 80041a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041a4:	7bfa      	ldrb	r2, [r7, #15]
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
 80041a8:	b298      	uxth	r0, r3
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	00db      	lsls	r3, r3, #3
 80041b0:	4413      	add	r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	332e      	adds	r3, #46	@ 0x2e
 80041b8:	4602      	mov	r2, r0
 80041ba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041bc:	7bfa      	ldrb	r2, [r7, #15]
 80041be:	6879      	ldr	r1, [r7, #4]
 80041c0:	4613      	mov	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	4413      	add	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	3318      	adds	r3, #24
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80041d0:	7bfa      	ldrb	r2, [r7, #15]
 80041d2:	6879      	ldr	r1, [r7, #4]
 80041d4:	4613      	mov	r3, r2
 80041d6:	00db      	lsls	r3, r3, #3
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	331c      	adds	r3, #28
 80041e0:	2200      	movs	r2, #0
 80041e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80041e4:	7bfa      	ldrb	r2, [r7, #15]
 80041e6:	6879      	ldr	r1, [r7, #4]
 80041e8:	4613      	mov	r3, r2
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4413      	add	r3, r2
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	440b      	add	r3, r1
 80041f2:	3320      	adds	r3, #32
 80041f4:	2200      	movs	r2, #0
 80041f6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80041f8:	7bfa      	ldrb	r2, [r7, #15]
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	3324      	adds	r3, #36	@ 0x24
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800420c:	7bfb      	ldrb	r3, [r7, #15]
 800420e:	3301      	adds	r3, #1
 8004210:	73fb      	strb	r3, [r7, #15]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	791b      	ldrb	r3, [r3, #4]
 8004216:	7bfa      	ldrb	r2, [r7, #15]
 8004218:	429a      	cmp	r2, r3
 800421a:	d3af      	bcc.n	800417c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800421c:	2300      	movs	r3, #0
 800421e:	73fb      	strb	r3, [r7, #15]
 8004220:	e044      	b.n	80042ac <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004222:	7bfa      	ldrb	r2, [r7, #15]
 8004224:	6879      	ldr	r1, [r7, #4]
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	440b      	add	r3, r1
 8004230:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004234:	2200      	movs	r2, #0
 8004236:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800424a:	7bfa      	ldrb	r2, [r7, #15]
 800424c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800424e:	7bfa      	ldrb	r2, [r7, #15]
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	4613      	mov	r3, r2
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004264:	7bfa      	ldrb	r2, [r7, #15]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800427a:	7bfa      	ldrb	r2, [r7, #15]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	00db      	lsls	r3, r3, #3
 8004282:	4413      	add	r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800428c:	2200      	movs	r2, #0
 800428e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004290:	7bfa      	ldrb	r2, [r7, #15]
 8004292:	6879      	ldr	r1, [r7, #4]
 8004294:	4613      	mov	r3, r2
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	4413      	add	r3, r2
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	440b      	add	r3, r1
 800429e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80042a2:	2200      	movs	r2, #0
 80042a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	3301      	adds	r3, #1
 80042aa:	73fb      	strb	r3, [r7, #15]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	791b      	ldrb	r3, [r3, #4]
 80042b0:	7bfa      	ldrb	r2, [r7, #15]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d3b5      	bcc.n	8004222 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6818      	ldr	r0, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	7c1a      	ldrb	r2, [r3, #16]
 80042be:	f88d 2000 	strb.w	r2, [sp]
 80042c2:	3304      	adds	r3, #4
 80042c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042c6:	f001 ff03 	bl	80060d0 <USB_DevInit>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e00c      	b.n	80042f6 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f002 f8cb 	bl	800648a <USB_DevDisconnect>

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800430e:	2301      	movs	r3, #1
 8004310:	e267      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d075      	beq.n	800440a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800431e:	4b88      	ldr	r3, [pc, #544]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 030c 	and.w	r3, r3, #12
 8004326:	2b04      	cmp	r3, #4
 8004328:	d00c      	beq.n	8004344 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800432a:	4b85      	ldr	r3, [pc, #532]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004332:	2b08      	cmp	r3, #8
 8004334:	d112      	bne.n	800435c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004336:	4b82      	ldr	r3, [pc, #520]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800433e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004342:	d10b      	bne.n	800435c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004344:	4b7e      	ldr	r3, [pc, #504]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d05b      	beq.n	8004408 <HAL_RCC_OscConfig+0x108>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d157      	bne.n	8004408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e242      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004364:	d106      	bne.n	8004374 <HAL_RCC_OscConfig+0x74>
 8004366:	4b76      	ldr	r3, [pc, #472]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a75      	ldr	r2, [pc, #468]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800436c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	e01d      	b.n	80043b0 <HAL_RCC_OscConfig+0xb0>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x98>
 800437e:	4b70      	ldr	r3, [pc, #448]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a6f      	ldr	r2, [pc, #444]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	4b6d      	ldr	r3, [pc, #436]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a6c      	ldr	r2, [pc, #432]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	e00b      	b.n	80043b0 <HAL_RCC_OscConfig+0xb0>
 8004398:	4b69      	ldr	r3, [pc, #420]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a68      	ldr	r2, [pc, #416]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800439e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a2:	6013      	str	r3, [r2, #0]
 80043a4:	4b66      	ldr	r3, [pc, #408]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a65      	ldr	r2, [pc, #404]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80043aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d013      	beq.n	80043e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b8:	f7fd fcb6 	bl	8001d28 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043be:	e008      	b.n	80043d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c0:	f7fd fcb2 	bl	8001d28 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b64      	cmp	r3, #100	@ 0x64
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e207      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043d2:	4b5b      	ldr	r3, [pc, #364]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0f0      	beq.n	80043c0 <HAL_RCC_OscConfig+0xc0>
 80043de:	e014      	b.n	800440a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e0:	f7fd fca2 	bl	8001d28 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043e8:	f7fd fc9e 	bl	8001d28 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b64      	cmp	r3, #100	@ 0x64
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e1f3      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043fa:	4b51      	ldr	r3, [pc, #324]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0xe8>
 8004406:	e000      	b.n	800440a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d063      	beq.n	80044de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004416:	4b4a      	ldr	r3, [pc, #296]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00b      	beq.n	800443a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004422:	4b47      	ldr	r3, [pc, #284]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800442a:	2b08      	cmp	r3, #8
 800442c:	d11c      	bne.n	8004468 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442e:	4b44      	ldr	r3, [pc, #272]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004436:	2b00      	cmp	r3, #0
 8004438:	d116      	bne.n	8004468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800443a:	4b41      	ldr	r3, [pc, #260]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d005      	beq.n	8004452 <HAL_RCC_OscConfig+0x152>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d001      	beq.n	8004452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e1c7      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004452:	4b3b      	ldr	r3, [pc, #236]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4937      	ldr	r1, [pc, #220]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004462:	4313      	orrs	r3, r2
 8004464:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004466:	e03a      	b.n	80044de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004470:	4b34      	ldr	r3, [pc, #208]	@ (8004544 <HAL_RCC_OscConfig+0x244>)
 8004472:	2201      	movs	r2, #1
 8004474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004476:	f7fd fc57 	bl	8001d28 <HAL_GetTick>
 800447a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800447c:	e008      	b.n	8004490 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800447e:	f7fd fc53 	bl	8001d28 <HAL_GetTick>
 8004482:	4602      	mov	r2, r0
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d901      	bls.n	8004490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800448c:	2303      	movs	r3, #3
 800448e:	e1a8      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004490:	4b2b      	ldr	r3, [pc, #172]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0302 	and.w	r3, r3, #2
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f0      	beq.n	800447e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800449c:	4b28      	ldr	r3, [pc, #160]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	691b      	ldr	r3, [r3, #16]
 80044a8:	00db      	lsls	r3, r3, #3
 80044aa:	4925      	ldr	r1, [pc, #148]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	600b      	str	r3, [r1, #0]
 80044b0:	e015      	b.n	80044de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044b2:	4b24      	ldr	r3, [pc, #144]	@ (8004544 <HAL_RCC_OscConfig+0x244>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b8:	f7fd fc36 	bl	8001d28 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044be:	e008      	b.n	80044d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c0:	f7fd fc32 	bl	8001d28 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d901      	bls.n	80044d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044ce:	2303      	movs	r3, #3
 80044d0:	e187      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1f0      	bne.n	80044c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d036      	beq.n	8004558 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d016      	beq.n	8004520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044f2:	4b15      	ldr	r3, [pc, #84]	@ (8004548 <HAL_RCC_OscConfig+0x248>)
 80044f4:	2201      	movs	r2, #1
 80044f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f8:	f7fd fc16 	bl	8001d28 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004500:	f7fd fc12 	bl	8001d28 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e167      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004512:	4b0b      	ldr	r3, [pc, #44]	@ (8004540 <HAL_RCC_OscConfig+0x240>)
 8004514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f0      	beq.n	8004500 <HAL_RCC_OscConfig+0x200>
 800451e:	e01b      	b.n	8004558 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004520:	4b09      	ldr	r3, [pc, #36]	@ (8004548 <HAL_RCC_OscConfig+0x248>)
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004526:	f7fd fbff 	bl	8001d28 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800452c:	e00e      	b.n	800454c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800452e:	f7fd fbfb 	bl	8001d28 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	2b02      	cmp	r3, #2
 800453a:	d907      	bls.n	800454c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800453c:	2303      	movs	r3, #3
 800453e:	e150      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
 8004540:	40023800 	.word	0x40023800
 8004544:	42470000 	.word	0x42470000
 8004548:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800454c:	4b88      	ldr	r3, [pc, #544]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800454e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1ea      	bne.n	800452e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0304 	and.w	r3, r3, #4
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 8097 	beq.w	8004694 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004566:	2300      	movs	r3, #0
 8004568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800456a:	4b81      	ldr	r3, [pc, #516]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10f      	bne.n	8004596 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004576:	2300      	movs	r3, #0
 8004578:	60bb      	str	r3, [r7, #8]
 800457a:	4b7d      	ldr	r3, [pc, #500]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	4a7c      	ldr	r2, [pc, #496]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004584:	6413      	str	r3, [r2, #64]	@ 0x40
 8004586:	4b7a      	ldr	r3, [pc, #488]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800458e:	60bb      	str	r3, [r7, #8]
 8004590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004592:	2301      	movs	r3, #1
 8004594:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004596:	4b77      	ldr	r3, [pc, #476]	@ (8004774 <HAL_RCC_OscConfig+0x474>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d118      	bne.n	80045d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045a2:	4b74      	ldr	r3, [pc, #464]	@ (8004774 <HAL_RCC_OscConfig+0x474>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a73      	ldr	r2, [pc, #460]	@ (8004774 <HAL_RCC_OscConfig+0x474>)
 80045a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045ae:	f7fd fbbb 	bl	8001d28 <HAL_GetTick>
 80045b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b4:	e008      	b.n	80045c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045b6:	f7fd fbb7 	bl	8001d28 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e10c      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004774 <HAL_RCC_OscConfig+0x474>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d0f0      	beq.n	80045b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d106      	bne.n	80045ea <HAL_RCC_OscConfig+0x2ea>
 80045dc:	4b64      	ldr	r3, [pc, #400]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80045de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e0:	4a63      	ldr	r2, [pc, #396]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80045e2:	f043 0301 	orr.w	r3, r3, #1
 80045e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80045e8:	e01c      	b.n	8004624 <HAL_RCC_OscConfig+0x324>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	2b05      	cmp	r3, #5
 80045f0:	d10c      	bne.n	800460c <HAL_RCC_OscConfig+0x30c>
 80045f2:	4b5f      	ldr	r3, [pc, #380]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80045f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f6:	4a5e      	ldr	r2, [pc, #376]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80045f8:	f043 0304 	orr.w	r3, r3, #4
 80045fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80045fe:	4b5c      	ldr	r3, [pc, #368]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004602:	4a5b      	ldr	r2, [pc, #364]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004604:	f043 0301 	orr.w	r3, r3, #1
 8004608:	6713      	str	r3, [r2, #112]	@ 0x70
 800460a:	e00b      	b.n	8004624 <HAL_RCC_OscConfig+0x324>
 800460c:	4b58      	ldr	r3, [pc, #352]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800460e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004610:	4a57      	ldr	r2, [pc, #348]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004612:	f023 0301 	bic.w	r3, r3, #1
 8004616:	6713      	str	r3, [r2, #112]	@ 0x70
 8004618:	4b55      	ldr	r3, [pc, #340]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461c:	4a54      	ldr	r2, [pc, #336]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800461e:	f023 0304 	bic.w	r3, r3, #4
 8004622:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d015      	beq.n	8004658 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800462c:	f7fd fb7c 	bl	8001d28 <HAL_GetTick>
 8004630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004632:	e00a      	b.n	800464a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004634:	f7fd fb78 	bl	8001d28 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004642:	4293      	cmp	r3, r2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e0cb      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800464a:	4b49      	ldr	r3, [pc, #292]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800464c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d0ee      	beq.n	8004634 <HAL_RCC_OscConfig+0x334>
 8004656:	e014      	b.n	8004682 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004658:	f7fd fb66 	bl	8001d28 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800465e:	e00a      	b.n	8004676 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004660:	f7fd fb62 	bl	8001d28 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800466e:	4293      	cmp	r3, r2
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e0b5      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004676:	4b3e      	ldr	r3, [pc, #248]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800467a:	f003 0302 	and.w	r3, r3, #2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d1ee      	bne.n	8004660 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004682:	7dfb      	ldrb	r3, [r7, #23]
 8004684:	2b01      	cmp	r3, #1
 8004686:	d105      	bne.n	8004694 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004688:	4b39      	ldr	r3, [pc, #228]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800468a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468c:	4a38      	ldr	r2, [pc, #224]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800468e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004692:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 80a1 	beq.w	80047e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800469e:	4b34      	ldr	r3, [pc, #208]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
 80046a6:	2b08      	cmp	r3, #8
 80046a8:	d05c      	beq.n	8004764 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d141      	bne.n	8004736 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b2:	4b31      	ldr	r3, [pc, #196]	@ (8004778 <HAL_RCC_OscConfig+0x478>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fd fb36 	bl	8001d28 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c0:	f7fd fb32 	bl	8001d28 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e087      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d2:	4b27      	ldr	r3, [pc, #156]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	69da      	ldr	r2, [r3, #28]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a1b      	ldr	r3, [r3, #32]
 80046e6:	431a      	orrs	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ec:	019b      	lsls	r3, r3, #6
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f4:	085b      	lsrs	r3, r3, #1
 80046f6:	3b01      	subs	r3, #1
 80046f8:	041b      	lsls	r3, r3, #16
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004700:	061b      	lsls	r3, r3, #24
 8004702:	491b      	ldr	r1, [pc, #108]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004704:	4313      	orrs	r3, r2
 8004706:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004708:	4b1b      	ldr	r3, [pc, #108]	@ (8004778 <HAL_RCC_OscConfig+0x478>)
 800470a:	2201      	movs	r2, #1
 800470c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470e:	f7fd fb0b 	bl	8001d28 <HAL_GetTick>
 8004712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004714:	e008      	b.n	8004728 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004716:	f7fd fb07 	bl	8001d28 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b02      	cmp	r3, #2
 8004722:	d901      	bls.n	8004728 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e05c      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004728:	4b11      	ldr	r3, [pc, #68]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0f0      	beq.n	8004716 <HAL_RCC_OscConfig+0x416>
 8004734:	e054      	b.n	80047e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004736:	4b10      	ldr	r3, [pc, #64]	@ (8004778 <HAL_RCC_OscConfig+0x478>)
 8004738:	2200      	movs	r2, #0
 800473a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800473c:	f7fd faf4 	bl	8001d28 <HAL_GetTick>
 8004740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004742:	e008      	b.n	8004756 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004744:	f7fd faf0 	bl	8001d28 <HAL_GetTick>
 8004748:	4602      	mov	r2, r0
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	1ad3      	subs	r3, r2, r3
 800474e:	2b02      	cmp	r3, #2
 8004750:	d901      	bls.n	8004756 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004752:	2303      	movs	r3, #3
 8004754:	e045      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004756:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_RCC_OscConfig+0x470>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1f0      	bne.n	8004744 <HAL_RCC_OscConfig+0x444>
 8004762:	e03d      	b.n	80047e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d107      	bne.n	800477c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e038      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
 8004770:	40023800 	.word	0x40023800
 8004774:	40007000 	.word	0x40007000
 8004778:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800477c:	4b1b      	ldr	r3, [pc, #108]	@ (80047ec <HAL_RCC_OscConfig+0x4ec>)
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d028      	beq.n	80047dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004794:	429a      	cmp	r2, r3
 8004796:	d121      	bne.n	80047dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d11a      	bne.n	80047dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047a6:	68fa      	ldr	r2, [r7, #12]
 80047a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047ac:	4013      	ands	r3, r2
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d111      	bne.n	80047dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	085b      	lsrs	r3, r3, #1
 80047c4:	3b01      	subs	r3, #1
 80047c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d107      	bne.n	80047dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047d8:	429a      	cmp	r2, r3
 80047da:	d001      	beq.n	80047e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e000      	b.n	80047e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3718      	adds	r7, #24
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	40023800 	.word	0x40023800

080047f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e0cc      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004804:	4b68      	ldr	r3, [pc, #416]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 030f 	and.w	r3, r3, #15
 800480c:	683a      	ldr	r2, [r7, #0]
 800480e:	429a      	cmp	r2, r3
 8004810:	d90c      	bls.n	800482c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004812:	4b65      	ldr	r3, [pc, #404]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481a:	4b63      	ldr	r3, [pc, #396]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 030f 	and.w	r3, r3, #15
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	429a      	cmp	r2, r3
 8004826:	d001      	beq.n	800482c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e0b8      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0302 	and.w	r3, r3, #2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d020      	beq.n	800487a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0304 	and.w	r3, r3, #4
 8004840:	2b00      	cmp	r3, #0
 8004842:	d005      	beq.n	8004850 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004844:	4b59      	ldr	r3, [pc, #356]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	4a58      	ldr	r2, [pc, #352]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800484e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0308 	and.w	r3, r3, #8
 8004858:	2b00      	cmp	r3, #0
 800485a:	d005      	beq.n	8004868 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800485c:	4b53      	ldr	r3, [pc, #332]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	4a52      	ldr	r2, [pc, #328]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004866:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004868:	4b50      	ldr	r3, [pc, #320]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	494d      	ldr	r1, [pc, #308]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004876:	4313      	orrs	r3, r2
 8004878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d044      	beq.n	8004910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d107      	bne.n	800489e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800488e:	4b47      	ldr	r3, [pc, #284]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d119      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e07f      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d003      	beq.n	80048ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048aa:	2b03      	cmp	r3, #3
 80048ac:	d107      	bne.n	80048be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048ae:	4b3f      	ldr	r3, [pc, #252]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d109      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e06f      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048be:	4b3b      	ldr	r3, [pc, #236]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	e067      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048ce:	4b37      	ldr	r3, [pc, #220]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f023 0203 	bic.w	r2, r3, #3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	4934      	ldr	r1, [pc, #208]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048e0:	f7fd fa22 	bl	8001d28 <HAL_GetTick>
 80048e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048e6:	e00a      	b.n	80048fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048e8:	f7fd fa1e 	bl	8001d28 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d901      	bls.n	80048fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e04f      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048fe:	4b2b      	ldr	r3, [pc, #172]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f003 020c 	and.w	r2, r3, #12
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	429a      	cmp	r2, r3
 800490e:	d1eb      	bne.n	80048e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004910:	4b25      	ldr	r3, [pc, #148]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 030f 	and.w	r3, r3, #15
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d20c      	bcs.n	8004938 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800491e:	4b22      	ldr	r3, [pc, #136]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004920:	683a      	ldr	r2, [r7, #0]
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004926:	4b20      	ldr	r3, [pc, #128]	@ (80049a8 <HAL_RCC_ClockConfig+0x1b8>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 030f 	and.w	r3, r3, #15
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	429a      	cmp	r2, r3
 8004932:	d001      	beq.n	8004938 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e032      	b.n	800499e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0304 	and.w	r3, r3, #4
 8004940:	2b00      	cmp	r3, #0
 8004942:	d008      	beq.n	8004956 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004944:	4b19      	ldr	r3, [pc, #100]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	4916      	ldr	r1, [pc, #88]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004952:	4313      	orrs	r3, r2
 8004954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0308 	and.w	r3, r3, #8
 800495e:	2b00      	cmp	r3, #0
 8004960:	d009      	beq.n	8004976 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004962:	4b12      	ldr	r3, [pc, #72]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	00db      	lsls	r3, r3, #3
 8004970:	490e      	ldr	r1, [pc, #56]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 8004972:	4313      	orrs	r3, r2
 8004974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004976:	f000 f821 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 800497a:	4602      	mov	r2, r0
 800497c:	4b0b      	ldr	r3, [pc, #44]	@ (80049ac <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	091b      	lsrs	r3, r3, #4
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	490a      	ldr	r1, [pc, #40]	@ (80049b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004988:	5ccb      	ldrb	r3, [r1, r3]
 800498a:	fa22 f303 	lsr.w	r3, r2, r3
 800498e:	4a09      	ldr	r2, [pc, #36]	@ (80049b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004992:	4b09      	ldr	r3, [pc, #36]	@ (80049b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f7fd f982 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	40023c00 	.word	0x40023c00
 80049ac:	40023800 	.word	0x40023800
 80049b0:	08006f20 	.word	0x08006f20
 80049b4:	20000014 	.word	0x20000014
 80049b8:	20000018 	.word	0x20000018

080049bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049c0:	b094      	sub	sp, #80	@ 0x50
 80049c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049c4:	2300      	movs	r3, #0
 80049c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049d4:	4b79      	ldr	r3, [pc, #484]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	f003 030c 	and.w	r3, r3, #12
 80049dc:	2b08      	cmp	r3, #8
 80049de:	d00d      	beq.n	80049fc <HAL_RCC_GetSysClockFreq+0x40>
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	f200 80e1 	bhi.w	8004ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d002      	beq.n	80049f0 <HAL_RCC_GetSysClockFreq+0x34>
 80049ea:	2b04      	cmp	r3, #4
 80049ec:	d003      	beq.n	80049f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80049ee:	e0db      	b.n	8004ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049f0:	4b73      	ldr	r3, [pc, #460]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 80049f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80049f4:	e0db      	b.n	8004bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049f6:	4b73      	ldr	r3, [pc, #460]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x208>)
 80049f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80049fa:	e0d8      	b.n	8004bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049fc:	4b6f      	ldr	r3, [pc, #444]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a06:	4b6d      	ldr	r3, [pc, #436]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d063      	beq.n	8004ada <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a12:	4b6a      	ldr	r3, [pc, #424]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	099b      	lsrs	r3, r3, #6
 8004a18:	2200      	movs	r2, #0
 8004a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a24:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a26:	2300      	movs	r3, #0
 8004a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a2e:	4622      	mov	r2, r4
 8004a30:	462b      	mov	r3, r5
 8004a32:	f04f 0000 	mov.w	r0, #0
 8004a36:	f04f 0100 	mov.w	r1, #0
 8004a3a:	0159      	lsls	r1, r3, #5
 8004a3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a40:	0150      	lsls	r0, r2, #5
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4621      	mov	r1, r4
 8004a48:	1a51      	subs	r1, r2, r1
 8004a4a:	6139      	str	r1, [r7, #16]
 8004a4c:	4629      	mov	r1, r5
 8004a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004a52:	617b      	str	r3, [r7, #20]
 8004a54:	f04f 0200 	mov.w	r2, #0
 8004a58:	f04f 0300 	mov.w	r3, #0
 8004a5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a60:	4659      	mov	r1, fp
 8004a62:	018b      	lsls	r3, r1, #6
 8004a64:	4651      	mov	r1, sl
 8004a66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a6a:	4651      	mov	r1, sl
 8004a6c:	018a      	lsls	r2, r1, #6
 8004a6e:	4651      	mov	r1, sl
 8004a70:	ebb2 0801 	subs.w	r8, r2, r1
 8004a74:	4659      	mov	r1, fp
 8004a76:	eb63 0901 	sbc.w	r9, r3, r1
 8004a7a:	f04f 0200 	mov.w	r2, #0
 8004a7e:	f04f 0300 	mov.w	r3, #0
 8004a82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a8e:	4690      	mov	r8, r2
 8004a90:	4699      	mov	r9, r3
 8004a92:	4623      	mov	r3, r4
 8004a94:	eb18 0303 	adds.w	r3, r8, r3
 8004a98:	60bb      	str	r3, [r7, #8]
 8004a9a:	462b      	mov	r3, r5
 8004a9c:	eb49 0303 	adc.w	r3, r9, r3
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004aae:	4629      	mov	r1, r5
 8004ab0:	024b      	lsls	r3, r1, #9
 8004ab2:	4621      	mov	r1, r4
 8004ab4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ab8:	4621      	mov	r1, r4
 8004aba:	024a      	lsls	r2, r1, #9
 8004abc:	4610      	mov	r0, r2
 8004abe:	4619      	mov	r1, r3
 8004ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ac6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ac8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004acc:	f7fb fdcc 	bl	8000668 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ad8:	e058      	b.n	8004b8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ada:	4b38      	ldr	r3, [pc, #224]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	099b      	lsrs	r3, r3, #6
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	4611      	mov	r1, r2
 8004ae6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004aea:	623b      	str	r3, [r7, #32]
 8004aec:	2300      	movs	r3, #0
 8004aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004af4:	4642      	mov	r2, r8
 8004af6:	464b      	mov	r3, r9
 8004af8:	f04f 0000 	mov.w	r0, #0
 8004afc:	f04f 0100 	mov.w	r1, #0
 8004b00:	0159      	lsls	r1, r3, #5
 8004b02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b06:	0150      	lsls	r0, r2, #5
 8004b08:	4602      	mov	r2, r0
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	4641      	mov	r1, r8
 8004b0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b12:	4649      	mov	r1, r9
 8004b14:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	f04f 0300 	mov.w	r3, #0
 8004b20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b2c:	ebb2 040a 	subs.w	r4, r2, sl
 8004b30:	eb63 050b 	sbc.w	r5, r3, fp
 8004b34:	f04f 0200 	mov.w	r2, #0
 8004b38:	f04f 0300 	mov.w	r3, #0
 8004b3c:	00eb      	lsls	r3, r5, #3
 8004b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b42:	00e2      	lsls	r2, r4, #3
 8004b44:	4614      	mov	r4, r2
 8004b46:	461d      	mov	r5, r3
 8004b48:	4643      	mov	r3, r8
 8004b4a:	18e3      	adds	r3, r4, r3
 8004b4c:	603b      	str	r3, [r7, #0]
 8004b4e:	464b      	mov	r3, r9
 8004b50:	eb45 0303 	adc.w	r3, r5, r3
 8004b54:	607b      	str	r3, [r7, #4]
 8004b56:	f04f 0200 	mov.w	r2, #0
 8004b5a:	f04f 0300 	mov.w	r3, #0
 8004b5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b62:	4629      	mov	r1, r5
 8004b64:	028b      	lsls	r3, r1, #10
 8004b66:	4621      	mov	r1, r4
 8004b68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	028a      	lsls	r2, r1, #10
 8004b70:	4610      	mov	r0, r2
 8004b72:	4619      	mov	r1, r3
 8004b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b76:	2200      	movs	r2, #0
 8004b78:	61bb      	str	r3, [r7, #24]
 8004b7a:	61fa      	str	r2, [r7, #28]
 8004b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b80:	f7fb fd72 	bl	8000668 <__aeabi_uldivmod>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4613      	mov	r3, r2
 8004b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	0c1b      	lsrs	r3, r3, #16
 8004b92:	f003 0303 	and.w	r3, r3, #3
 8004b96:	3301      	adds	r3, #1
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004b9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ba6:	e002      	b.n	8004bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ba8:	4b05      	ldr	r3, [pc, #20]	@ (8004bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004baa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3750      	adds	r7, #80	@ 0x50
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bba:	bf00      	nop
 8004bbc:	40023800 	.word	0x40023800
 8004bc0:	00f42400 	.word	0x00f42400
 8004bc4:	007a1200 	.word	0x007a1200

08004bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bcc:	4b03      	ldr	r3, [pc, #12]	@ (8004bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	20000014 	.word	0x20000014

08004be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004be4:	f7ff fff0 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004be8:	4602      	mov	r2, r0
 8004bea:	4b05      	ldr	r3, [pc, #20]	@ (8004c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	0a9b      	lsrs	r3, r3, #10
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	4903      	ldr	r1, [pc, #12]	@ (8004c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bf6:	5ccb      	ldrb	r3, [r1, r3]
 8004bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	40023800 	.word	0x40023800
 8004c04:	08006f30 	.word	0x08006f30

08004c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c0c:	f7ff ffdc 	bl	8004bc8 <HAL_RCC_GetHCLKFreq>
 8004c10:	4602      	mov	r2, r0
 8004c12:	4b05      	ldr	r3, [pc, #20]	@ (8004c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	0b5b      	lsrs	r3, r3, #13
 8004c18:	f003 0307 	and.w	r3, r3, #7
 8004c1c:	4903      	ldr	r1, [pc, #12]	@ (8004c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c1e:	5ccb      	ldrb	r3, [r1, r3]
 8004c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	08006f30 	.word	0x08006f30

08004c30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d10b      	bne.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d105      	bne.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d075      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c64:	4b91      	ldr	r3, [pc, #580]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c6a:	f7fd f85d 	bl	8001d28 <HAL_GetTick>
 8004c6e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c70:	e008      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c72:	f7fd f859 	bl	8001d28 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e189      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c84:	4b8a      	ldr	r3, [pc, #552]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1f0      	bne.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d009      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	019a      	lsls	r2, r3, #6
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	071b      	lsls	r3, r3, #28
 8004ca8:	4981      	ldr	r1, [pc, #516]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d01f      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cbc:	4b7c      	ldr	r3, [pc, #496]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cc2:	0f1b      	lsrs	r3, r3, #28
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	019a      	lsls	r2, r3, #6
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	061b      	lsls	r3, r3, #24
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	071b      	lsls	r3, r3, #28
 8004cdc:	4974      	ldr	r1, [pc, #464]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004ce4:	4b72      	ldr	r3, [pc, #456]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cea:	f023 021f 	bic.w	r2, r3, #31
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	496e      	ldr	r1, [pc, #440]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00d      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	019a      	lsls	r2, r3, #6
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	061b      	lsls	r3, r3, #24
 8004d14:	431a      	orrs	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	071b      	lsls	r3, r3, #28
 8004d1c:	4964      	ldr	r1, [pc, #400]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004d24:	4b61      	ldr	r3, [pc, #388]	@ (8004eac <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d26:	2201      	movs	r2, #1
 8004d28:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d2a:	f7fc fffd 	bl	8001d28 <HAL_GetTick>
 8004d2e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d30:	e008      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d32:	f7fc fff9 	bl	8001d28 <HAL_GetTick>
 8004d36:	4602      	mov	r2, r0
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	1ad3      	subs	r3, r2, r3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d901      	bls.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d40:	2303      	movs	r3, #3
 8004d42:	e129      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d44:	4b5a      	ldr	r3, [pc, #360]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d0f0      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d105      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d079      	beq.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004d68:	4b52      	ldr	r3, [pc, #328]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d6e:	f7fc ffdb 	bl	8001d28 <HAL_GetTick>
 8004d72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d74:	e008      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d76:	f7fc ffd7 	bl	8001d28 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d901      	bls.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e107      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d88:	4b49      	ldr	r3, [pc, #292]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d94:	d0ef      	beq.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0304 	and.w	r3, r3, #4
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d020      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004da2:	4b43      	ldr	r3, [pc, #268]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004da8:	0f1b      	lsrs	r3, r3, #28
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	019a      	lsls	r2, r3, #6
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	061b      	lsls	r3, r3, #24
 8004dbc:	431a      	orrs	r2, r3
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	071b      	lsls	r3, r3, #28
 8004dc2:	493b      	ldr	r1, [pc, #236]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004dca:	4b39      	ldr	r3, [pc, #228]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dd0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	4934      	ldr	r1, [pc, #208]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d01e      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004df0:	4b2f      	ldr	r3, [pc, #188]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df6:	0e1b      	lsrs	r3, r3, #24
 8004df8:	f003 030f 	and.w	r3, r3, #15
 8004dfc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	019a      	lsls	r2, r3, #6
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	061b      	lsls	r3, r3, #24
 8004e08:	431a      	orrs	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	071b      	lsls	r3, r3, #28
 8004e10:	4927      	ldr	r1, [pc, #156]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004e18:	4b25      	ldr	r3, [pc, #148]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e26:	4922      	ldr	r1, [pc, #136]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004e2e:	4b21      	ldr	r3, [pc, #132]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004e30:	2201      	movs	r2, #1
 8004e32:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e34:	f7fc ff78 	bl	8001d28 <HAL_GetTick>
 8004e38:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e3c:	f7fc ff74 	bl	8001d28 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e0a4      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004e4e:	4b18      	ldr	r3, [pc, #96]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e5a:	d1ef      	bne.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0320 	and.w	r3, r3, #32
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 808b 	beq.w	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	4b10      	ldr	r3, [pc, #64]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	4a0f      	ldr	r2, [pc, #60]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e86:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004e8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e90:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e92:	f7fc ff49 	bl	8001d28 <HAL_GetTick>
 8004e96:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e98:	e010      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e9a:	f7fc ff45 	bl	8001d28 <HAL_GetTick>
 8004e9e:	4602      	mov	r2, r0
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	1ad3      	subs	r3, r2, r3
 8004ea4:	2b02      	cmp	r3, #2
 8004ea6:	d909      	bls.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e075      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004eac:	42470068 	.word	0x42470068
 8004eb0:	40023800 	.word	0x40023800
 8004eb4:	42470070 	.word	0x42470070
 8004eb8:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ebc:	4b38      	ldr	r3, [pc, #224]	@ (8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0e8      	beq.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ec8:	4b36      	ldr	r3, [pc, #216]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ecc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ed0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d02f      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004edc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d028      	beq.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ee6:	4b2f      	ldr	r3, [pc, #188]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ee8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ef0:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ef6:	4b2c      	ldr	r3, [pc, #176]	@ (8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004efc:	4a29      	ldr	r2, [pc, #164]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f02:	4b28      	ldr	r3, [pc, #160]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b01      	cmp	r3, #1
 8004f0c:	d114      	bne.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f0e:	f7fc ff0b 	bl	8001d28 <HAL_GetTick>
 8004f12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f14:	e00a      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f16:	f7fc ff07 	bl	8001d28 <HAL_GetTick>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	1ad3      	subs	r3, r2, r3
 8004f20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e035      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0ee      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f44:	d10d      	bne.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004f46:	4b17      	ldr	r3, [pc, #92]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f52:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004f56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f5a:	4912      	ldr	r1, [pc, #72]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	608b      	str	r3, [r1, #8]
 8004f60:	e005      	b.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004f62:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	4a0f      	ldr	r2, [pc, #60]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f68:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f6c:	6093      	str	r3, [r2, #8]
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f70:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f7a:	490a      	ldr	r1, [pc, #40]	@ (8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d004      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004f92:	4b06      	ldr	r3, [pc, #24]	@ (8004fac <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004f94:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004f96:	2300      	movs	r3, #0
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	40007000 	.word	0x40007000
 8004fa4:	40023800 	.word	0x40023800
 8004fa8:	42470e40 	.word	0x42470e40
 8004fac:	424711e0 	.word	0x424711e0

08004fb0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b087      	sub	sp, #28
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b01      	cmp	r3, #1
 8004fcc:	d13f      	bne.n	800504e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004fce:	4b24      	ldr	r3, [pc, #144]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fd6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d006      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004fe4:	d12f      	bne.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8005064 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004fe8:	617b      	str	r3, [r7, #20]
          break;
 8004fea:	e02f      	b.n	800504c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004fec:	4b1c      	ldr	r3, [pc, #112]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ff8:	d108      	bne.n	800500c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ffa:	4b19      	ldr	r3, [pc, #100]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005002:	4a19      	ldr	r2, [pc, #100]	@ (8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005004:	fbb2 f3f3 	udiv	r3, r2, r3
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	e007      	b.n	800501c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800500c:	4b14      	ldr	r3, [pc, #80]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005014:	4a15      	ldr	r2, [pc, #84]	@ (800506c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005016:	fbb2 f3f3 	udiv	r3, r2, r3
 800501a:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800501c:	4b10      	ldr	r3, [pc, #64]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800501e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005022:	099b      	lsrs	r3, r3, #6
 8005024:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	fb02 f303 	mul.w	r3, r2, r3
 800502e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005030:	4b0b      	ldr	r3, [pc, #44]	@ (8005060 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005032:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005036:	0f1b      	lsrs	r3, r3, #28
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005042:	617b      	str	r3, [r7, #20]
          break;
 8005044:	e002      	b.n	800504c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]
          break;
 800504a:	bf00      	nop
        }
      }
      break;
 800504c:	e000      	b.n	8005050 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800504e:	bf00      	nop
    }
  }
  return frequency;
 8005050:	697b      	ldr	r3, [r7, #20]
}
 8005052:	4618      	mov	r0, r3
 8005054:	371c      	adds	r7, #28
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop
 8005060:	40023800 	.word	0x40023800
 8005064:	00bb8000 	.word	0x00bb8000
 8005068:	007a1200 	.word	0x007a1200
 800506c:	00f42400 	.word	0x00f42400

08005070 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d101      	bne.n	8005082 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e041      	b.n	8005106 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d106      	bne.n	800509c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7fc fc72 	bl	8001980 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2202      	movs	r2, #2
 80050a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	3304      	adds	r3, #4
 80050ac:	4619      	mov	r1, r3
 80050ae:	4610      	mov	r0, r2
 80050b0:	f000 f984 	bl	80053bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005104:	2300      	movs	r3, #0
}
 8005106:	4618      	mov	r0, r3
 8005108:	3708      	adds	r7, #8
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
	...

08005110 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b01      	cmp	r3, #1
 8005122:	d001      	beq.n	8005128 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e046      	b.n	80051b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2202      	movs	r2, #2
 800512c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a23      	ldr	r2, [pc, #140]	@ (80051c4 <HAL_TIM_Base_Start+0xb4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d022      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005142:	d01d      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a1f      	ldr	r2, [pc, #124]	@ (80051c8 <HAL_TIM_Base_Start+0xb8>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d018      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a1e      	ldr	r2, [pc, #120]	@ (80051cc <HAL_TIM_Base_Start+0xbc>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d013      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a1c      	ldr	r2, [pc, #112]	@ (80051d0 <HAL_TIM_Base_Start+0xc0>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d00e      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a1b      	ldr	r2, [pc, #108]	@ (80051d4 <HAL_TIM_Base_Start+0xc4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d009      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a19      	ldr	r2, [pc, #100]	@ (80051d8 <HAL_TIM_Base_Start+0xc8>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d004      	beq.n	8005180 <HAL_TIM_Base_Start+0x70>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a18      	ldr	r2, [pc, #96]	@ (80051dc <HAL_TIM_Base_Start+0xcc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d111      	bne.n	80051a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2b06      	cmp	r3, #6
 8005190:	d010      	beq.n	80051b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f042 0201 	orr.w	r2, r2, #1
 80051a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a2:	e007      	b.n	80051b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f042 0201 	orr.w	r2, r2, #1
 80051b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80051b4:	2300      	movs	r3, #0
}
 80051b6:	4618      	mov	r0, r3
 80051b8:	3714      	adds	r7, #20
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
 80051c2:	bf00      	nop
 80051c4:	40010000 	.word	0x40010000
 80051c8:	40000400 	.word	0x40000400
 80051cc:	40000800 	.word	0x40000800
 80051d0:	40000c00 	.word	0x40000c00
 80051d4:	40010400 	.word	0x40010400
 80051d8:	40014000 	.word	0x40014000
 80051dc:	40001800 	.word	0x40001800

080051e0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	6a1a      	ldr	r2, [r3, #32]
 80051ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 80051f2:	4013      	ands	r3, r2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10f      	bne.n	8005218 <HAL_TIM_Base_Stop+0x38>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6a1a      	ldr	r2, [r3, #32]
 80051fe:	f240 4344 	movw	r3, #1092	@ 0x444
 8005202:	4013      	ands	r3, r2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d107      	bne.n	8005218 <HAL_TIM_Base_Stop+0x38>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0201 	bic.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800522e:	b580      	push	{r7, lr}
 8005230:	b084      	sub	sp, #16
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
 8005236:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005242:	2b01      	cmp	r3, #1
 8005244:	d101      	bne.n	800524a <HAL_TIM_ConfigClockSource+0x1c>
 8005246:	2302      	movs	r3, #2
 8005248:	e0b4      	b.n	80053b4 <HAL_TIM_ConfigClockSource+0x186>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2202      	movs	r2, #2
 8005256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005268:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005270:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68ba      	ldr	r2, [r7, #8]
 8005278:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005282:	d03e      	beq.n	8005302 <HAL_TIM_ConfigClockSource+0xd4>
 8005284:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005288:	f200 8087 	bhi.w	800539a <HAL_TIM_ConfigClockSource+0x16c>
 800528c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005290:	f000 8086 	beq.w	80053a0 <HAL_TIM_ConfigClockSource+0x172>
 8005294:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005298:	d87f      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 800529a:	2b70      	cmp	r3, #112	@ 0x70
 800529c:	d01a      	beq.n	80052d4 <HAL_TIM_ConfigClockSource+0xa6>
 800529e:	2b70      	cmp	r3, #112	@ 0x70
 80052a0:	d87b      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052a2:	2b60      	cmp	r3, #96	@ 0x60
 80052a4:	d050      	beq.n	8005348 <HAL_TIM_ConfigClockSource+0x11a>
 80052a6:	2b60      	cmp	r3, #96	@ 0x60
 80052a8:	d877      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052aa:	2b50      	cmp	r3, #80	@ 0x50
 80052ac:	d03c      	beq.n	8005328 <HAL_TIM_ConfigClockSource+0xfa>
 80052ae:	2b50      	cmp	r3, #80	@ 0x50
 80052b0:	d873      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052b2:	2b40      	cmp	r3, #64	@ 0x40
 80052b4:	d058      	beq.n	8005368 <HAL_TIM_ConfigClockSource+0x13a>
 80052b6:	2b40      	cmp	r3, #64	@ 0x40
 80052b8:	d86f      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052ba:	2b30      	cmp	r3, #48	@ 0x30
 80052bc:	d064      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0x15a>
 80052be:	2b30      	cmp	r3, #48	@ 0x30
 80052c0:	d86b      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052c2:	2b20      	cmp	r3, #32
 80052c4:	d060      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0x15a>
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d867      	bhi.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d05c      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0x15a>
 80052ce:	2b10      	cmp	r3, #16
 80052d0:	d05a      	beq.n	8005388 <HAL_TIM_ConfigClockSource+0x15a>
 80052d2:	e062      	b.n	800539a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052e4:	f000 f98a 	bl	80055fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80052f6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	609a      	str	r2, [r3, #8]
      break;
 8005300:	e04f      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005312:	f000 f973 	bl	80055fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005324:	609a      	str	r2, [r3, #8]
      break;
 8005326:	e03c      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005334:	461a      	mov	r2, r3
 8005336:	f000 f8e7 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2150      	movs	r1, #80	@ 0x50
 8005340:	4618      	mov	r0, r3
 8005342:	f000 f940 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005346:	e02c      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005354:	461a      	mov	r2, r3
 8005356:	f000 f906 	bl	8005566 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2160      	movs	r1, #96	@ 0x60
 8005360:	4618      	mov	r0, r3
 8005362:	f000 f930 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005366:	e01c      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005374:	461a      	mov	r2, r3
 8005376:	f000 f8c7 	bl	8005508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2140      	movs	r1, #64	@ 0x40
 8005380:	4618      	mov	r0, r3
 8005382:	f000 f920 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005386:	e00c      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4619      	mov	r1, r3
 8005392:	4610      	mov	r0, r2
 8005394:	f000 f917 	bl	80055c6 <TIM_ITRx_SetConfig>
      break;
 8005398:	e003      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	73fb      	strb	r3, [r7, #15]
      break;
 800539e:	e000      	b.n	80053a2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053a0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a43      	ldr	r2, [pc, #268]	@ (80054dc <TIM_Base_SetConfig+0x120>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d013      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053da:	d00f      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a40      	ldr	r2, [pc, #256]	@ (80054e0 <TIM_Base_SetConfig+0x124>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a3f      	ldr	r2, [pc, #252]	@ (80054e4 <TIM_Base_SetConfig+0x128>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a3e      	ldr	r2, [pc, #248]	@ (80054e8 <TIM_Base_SetConfig+0x12c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_Base_SetConfig+0x40>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a3d      	ldr	r2, [pc, #244]	@ (80054ec <TIM_Base_SetConfig+0x130>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d108      	bne.n	800540e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	68fa      	ldr	r2, [r7, #12]
 800540a:	4313      	orrs	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a32      	ldr	r2, [pc, #200]	@ (80054dc <TIM_Base_SetConfig+0x120>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d02b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541c:	d027      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	4a2f      	ldr	r2, [pc, #188]	@ (80054e0 <TIM_Base_SetConfig+0x124>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d023      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4a2e      	ldr	r2, [pc, #184]	@ (80054e4 <TIM_Base_SetConfig+0x128>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d01f      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a2d      	ldr	r2, [pc, #180]	@ (80054e8 <TIM_Base_SetConfig+0x12c>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d01b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a2c      	ldr	r2, [pc, #176]	@ (80054ec <TIM_Base_SetConfig+0x130>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d017      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a2b      	ldr	r2, [pc, #172]	@ (80054f0 <TIM_Base_SetConfig+0x134>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d013      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	4a2a      	ldr	r2, [pc, #168]	@ (80054f4 <TIM_Base_SetConfig+0x138>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d00f      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4a29      	ldr	r2, [pc, #164]	@ (80054f8 <TIM_Base_SetConfig+0x13c>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00b      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a28      	ldr	r2, [pc, #160]	@ (80054fc <TIM_Base_SetConfig+0x140>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d007      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a27      	ldr	r2, [pc, #156]	@ (8005500 <TIM_Base_SetConfig+0x144>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d003      	beq.n	800546e <TIM_Base_SetConfig+0xb2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	4a26      	ldr	r2, [pc, #152]	@ (8005504 <TIM_Base_SetConfig+0x148>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d108      	bne.n	8005480 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4313      	orrs	r3, r2
 800547e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	4313      	orrs	r3, r2
 800548c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a0e      	ldr	r2, [pc, #56]	@ (80054dc <TIM_Base_SetConfig+0x120>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d003      	beq.n	80054ae <TIM_Base_SetConfig+0xf2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a10      	ldr	r2, [pc, #64]	@ (80054ec <TIM_Base_SetConfig+0x130>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d103      	bne.n	80054b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	691a      	ldr	r2, [r3, #16]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f043 0204 	orr.w	r2, r3, #4
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	601a      	str	r2, [r3, #0]
}
 80054ce:	bf00      	nop
 80054d0:	3714      	adds	r7, #20
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	40010000 	.word	0x40010000
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00
 80054ec:	40010400 	.word	0x40010400
 80054f0:	40014000 	.word	0x40014000
 80054f4:	40014400 	.word	0x40014400
 80054f8:	40014800 	.word	0x40014800
 80054fc:	40001800 	.word	0x40001800
 8005500:	40001c00 	.word	0x40001c00
 8005504:	40002000 	.word	0x40002000

08005508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005508:	b480      	push	{r7}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	6a1b      	ldr	r3, [r3, #32]
 800551e:	f023 0201 	bic.w	r2, r3, #1
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	699b      	ldr	r3, [r3, #24]
 800552a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005532:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	011b      	lsls	r3, r3, #4
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f023 030a 	bic.w	r3, r3, #10
 8005544:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	621a      	str	r2, [r3, #32]
}
 800555a:	bf00      	nop
 800555c:	371c      	adds	r7, #28
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005566:	b480      	push	{r7}
 8005568:	b087      	sub	sp, #28
 800556a:	af00      	add	r7, sp, #0
 800556c:	60f8      	str	r0, [r7, #12]
 800556e:	60b9      	str	r1, [r7, #8]
 8005570:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6a1b      	ldr	r3, [r3, #32]
 8005576:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	f023 0210 	bic.w	r2, r3, #16
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005590:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	031b      	lsls	r3, r3, #12
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80055a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	011b      	lsls	r3, r3, #4
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	693a      	ldr	r2, [r7, #16]
 80055b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	621a      	str	r2, [r3, #32]
}
 80055ba:	bf00      	nop
 80055bc:	371c      	adds	r7, #28
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
 80055ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	f043 0307 	orr.w	r3, r3, #7
 80055e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68fa      	ldr	r2, [r7, #12]
 80055ee:	609a      	str	r2, [r3, #8]
}
 80055f0:	bf00      	nop
 80055f2:	3714      	adds	r7, #20
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b087      	sub	sp, #28
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
 8005608:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005616:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	021a      	lsls	r2, r3, #8
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	431a      	orrs	r2, r3
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	4313      	orrs	r3, r2
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	4313      	orrs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	609a      	str	r2, [r3, #8]
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800563c:	b480      	push	{r7}
 800563e:	b085      	sub	sp, #20
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005650:	2302      	movs	r3, #2
 8005652:	e05a      	b.n	800570a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2202      	movs	r2, #2
 8005660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800567a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68fa      	ldr	r2, [r7, #12]
 8005682:	4313      	orrs	r3, r2
 8005684:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a21      	ldr	r2, [pc, #132]	@ (8005718 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d022      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a0:	d01d      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a1d      	ldr	r2, [pc, #116]	@ (800571c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d018      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a1b      	ldr	r2, [pc, #108]	@ (8005720 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d013      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005724 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d00e      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a18      	ldr	r2, [pc, #96]	@ (8005728 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d009      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a17      	ldr	r2, [pc, #92]	@ (800572c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d004      	beq.n	80056de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a15      	ldr	r2, [pc, #84]	@ (8005730 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d10c      	bne.n	80056f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68ba      	ldr	r2, [r7, #8]
 80056f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	40010000 	.word	0x40010000
 800571c:	40000400 	.word	0x40000400
 8005720:	40000800 	.word	0x40000800
 8005724:	40000c00 	.word	0x40000c00
 8005728:	40010400 	.word	0x40010400
 800572c:	40014000 	.word	0x40014000
 8005730:	40001800 	.word	0x40001800

08005734 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d101      	bne.n	8005746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e042      	b.n	80057cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800574c:	b2db      	uxtb	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d106      	bne.n	8005760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800575a:	6878      	ldr	r0, [r7, #4]
 800575c:	f7fc f930 	bl	80019c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2224      	movs	r2, #36	@ 0x24
 8005764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68da      	ldr	r2, [r3, #12]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005776:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f973 	bl	8005a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	691a      	ldr	r2, [r3, #16]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800578c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800579c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68da      	ldr	r2, [r3, #12]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2220      	movs	r2, #32
 80057b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2220      	movs	r2, #32
 80057c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80057ca:	2300      	movs	r3, #0
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3708      	adds	r7, #8
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bd80      	pop	{r7, pc}

080057d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	@ 0x28
 80057d8:	af02      	add	r7, sp, #8
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b20      	cmp	r3, #32
 80057f2:	d175      	bne.n	80058e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d002      	beq.n	8005800 <HAL_UART_Transmit+0x2c>
 80057fa:	88fb      	ldrh	r3, [r7, #6]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d101      	bne.n	8005804 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e06e      	b.n	80058e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2200      	movs	r2, #0
 8005808:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2221      	movs	r2, #33	@ 0x21
 800580e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005812:	f7fc fa89 	bl	8001d28 <HAL_GetTick>
 8005816:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	88fa      	ldrh	r2, [r7, #6]
 800581c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	88fa      	ldrh	r2, [r7, #6]
 8005822:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800582c:	d108      	bne.n	8005840 <HAL_UART_Transmit+0x6c>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d104      	bne.n	8005840 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	61bb      	str	r3, [r7, #24]
 800583e:	e003      	b.n	8005848 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005844:	2300      	movs	r3, #0
 8005846:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005848:	e02e      	b.n	80058a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	2200      	movs	r2, #0
 8005852:	2180      	movs	r1, #128	@ 0x80
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 f848 	bl	80058ea <UART_WaitOnFlagUntilTimeout>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	d005      	beq.n	800586c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e03a      	b.n	80058e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10b      	bne.n	800588a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	881b      	ldrh	r3, [r3, #0]
 8005876:	461a      	mov	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005880:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	3302      	adds	r3, #2
 8005886:	61bb      	str	r3, [r7, #24]
 8005888:	e007      	b.n	800589a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	781a      	ldrb	r2, [r3, #0]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005894:	69fb      	ldr	r3, [r7, #28]
 8005896:	3301      	adds	r3, #1
 8005898:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800589e:	b29b      	uxth	r3, r3
 80058a0:	3b01      	subs	r3, #1
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1cb      	bne.n	800584a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2200      	movs	r2, #0
 80058ba:	2140      	movs	r1, #64	@ 0x40
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 f814 	bl	80058ea <UART_WaitOnFlagUntilTimeout>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d005      	beq.n	80058d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e006      	b.n	80058e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2220      	movs	r2, #32
 80058d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80058dc:	2300      	movs	r3, #0
 80058de:	e000      	b.n	80058e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80058e0:	2302      	movs	r3, #2
  }
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3720      	adds	r7, #32
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}

080058ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b086      	sub	sp, #24
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	60f8      	str	r0, [r7, #12]
 80058f2:	60b9      	str	r1, [r7, #8]
 80058f4:	603b      	str	r3, [r7, #0]
 80058f6:	4613      	mov	r3, r2
 80058f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058fa:	e03b      	b.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fc:	6a3b      	ldr	r3, [r7, #32]
 80058fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005902:	d037      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005904:	f7fc fa10 	bl	8001d28 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	6a3a      	ldr	r2, [r7, #32]
 8005910:	429a      	cmp	r2, r3
 8005912:	d302      	bcc.n	800591a <UART_WaitOnFlagUntilTimeout+0x30>
 8005914:	6a3b      	ldr	r3, [r7, #32]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800591a:	2303      	movs	r3, #3
 800591c:	e03a      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d023      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2b80      	cmp	r3, #128	@ 0x80
 8005930:	d020      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	2b40      	cmp	r3, #64	@ 0x40
 8005936:	d01d      	beq.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f003 0308 	and.w	r3, r3, #8
 8005942:	2b08      	cmp	r3, #8
 8005944:	d116      	bne.n	8005974 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 f81d 	bl	800599c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2208      	movs	r2, #8
 8005966:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	e00f      	b.n	8005994 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	681a      	ldr	r2, [r3, #0]
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	4013      	ands	r3, r2
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	429a      	cmp	r2, r3
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	461a      	mov	r2, r3
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	429a      	cmp	r2, r3
 8005990:	d0b4      	beq.n	80058fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3718      	adds	r7, #24
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800599c:	b480      	push	{r7}
 800599e:	b095      	sub	sp, #84	@ 0x54
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	330c      	adds	r3, #12
 80059aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	330c      	adds	r3, #12
 80059c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80059c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059cc:	e841 2300 	strex	r3, r2, [r1]
 80059d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d1e5      	bne.n	80059a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	3314      	adds	r3, #20
 80059de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e0:	6a3b      	ldr	r3, [r7, #32]
 80059e2:	e853 3f00 	ldrex	r3, [r3]
 80059e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f023 0301 	bic.w	r3, r3, #1
 80059ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	3314      	adds	r3, #20
 80059f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a00:	e841 2300 	strex	r3, r2, [r1]
 8005a04:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d1e5      	bne.n	80059d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d119      	bne.n	8005a48 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	330c      	adds	r3, #12
 8005a1a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	e853 3f00 	ldrex	r3, [r3]
 8005a22:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	f023 0310 	bic.w	r3, r3, #16
 8005a2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	330c      	adds	r3, #12
 8005a32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a34:	61ba      	str	r2, [r7, #24]
 8005a36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a38:	6979      	ldr	r1, [r7, #20]
 8005a3a:	69ba      	ldr	r2, [r7, #24]
 8005a3c:	e841 2300 	strex	r3, r2, [r1]
 8005a40:	613b      	str	r3, [r7, #16]
   return(result);
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d1e5      	bne.n	8005a14 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2220      	movs	r2, #32
 8005a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005a56:	bf00      	nop
 8005a58:	3754      	adds	r7, #84	@ 0x54
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
	...

08005a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a68:	b0c0      	sub	sp, #256	@ 0x100
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a80:	68d9      	ldr	r1, [r3, #12]
 8005a82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	ea40 0301 	orr.w	r3, r0, r1
 8005a8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a92:	689a      	ldr	r2, [r3, #8]
 8005a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005abc:	f021 010c 	bic.w	r1, r1, #12
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005aca:	430b      	orrs	r3, r1
 8005acc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	695b      	ldr	r3, [r3, #20]
 8005ad6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ade:	6999      	ldr	r1, [r3, #24]
 8005ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	ea40 0301 	orr.w	r3, r0, r1
 8005aea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4b8f      	ldr	r3, [pc, #572]	@ (8005d30 <UART_SetConfig+0x2cc>)
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d005      	beq.n	8005b04 <UART_SetConfig+0xa0>
 8005af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	4b8d      	ldr	r3, [pc, #564]	@ (8005d34 <UART_SetConfig+0x2d0>)
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d104      	bne.n	8005b0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b04:	f7ff f880 	bl	8004c08 <HAL_RCC_GetPCLK2Freq>
 8005b08:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005b0c:	e003      	b.n	8005b16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b0e:	f7ff f867 	bl	8004be0 <HAL_RCC_GetPCLK1Freq>
 8005b12:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b1a:	69db      	ldr	r3, [r3, #28]
 8005b1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b20:	f040 810c 	bne.w	8005d3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005b2e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005b32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005b36:	4622      	mov	r2, r4
 8005b38:	462b      	mov	r3, r5
 8005b3a:	1891      	adds	r1, r2, r2
 8005b3c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005b3e:	415b      	adcs	r3, r3
 8005b40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b46:	4621      	mov	r1, r4
 8005b48:	eb12 0801 	adds.w	r8, r2, r1
 8005b4c:	4629      	mov	r1, r5
 8005b4e:	eb43 0901 	adc.w	r9, r3, r1
 8005b52:	f04f 0200 	mov.w	r2, #0
 8005b56:	f04f 0300 	mov.w	r3, #0
 8005b5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b66:	4690      	mov	r8, r2
 8005b68:	4699      	mov	r9, r3
 8005b6a:	4623      	mov	r3, r4
 8005b6c:	eb18 0303 	adds.w	r3, r8, r3
 8005b70:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005b74:	462b      	mov	r3, r5
 8005b76:	eb49 0303 	adc.w	r3, r9, r3
 8005b7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005b8a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005b8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005b92:	460b      	mov	r3, r1
 8005b94:	18db      	adds	r3, r3, r3
 8005b96:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b98:	4613      	mov	r3, r2
 8005b9a:	eb42 0303 	adc.w	r3, r2, r3
 8005b9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ba0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ba4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ba8:	f7fa fd5e 	bl	8000668 <__aeabi_uldivmod>
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	4b61      	ldr	r3, [pc, #388]	@ (8005d38 <UART_SetConfig+0x2d4>)
 8005bb2:	fba3 2302 	umull	r2, r3, r3, r2
 8005bb6:	095b      	lsrs	r3, r3, #5
 8005bb8:	011c      	lsls	r4, r3, #4
 8005bba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bc4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005bc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005bcc:	4642      	mov	r2, r8
 8005bce:	464b      	mov	r3, r9
 8005bd0:	1891      	adds	r1, r2, r2
 8005bd2:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005bd4:	415b      	adcs	r3, r3
 8005bd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005bdc:	4641      	mov	r1, r8
 8005bde:	eb12 0a01 	adds.w	sl, r2, r1
 8005be2:	4649      	mov	r1, r9
 8005be4:	eb43 0b01 	adc.w	fp, r3, r1
 8005be8:	f04f 0200 	mov.w	r2, #0
 8005bec:	f04f 0300 	mov.w	r3, #0
 8005bf0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bf4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bf8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bfc:	4692      	mov	sl, r2
 8005bfe:	469b      	mov	fp, r3
 8005c00:	4643      	mov	r3, r8
 8005c02:	eb1a 0303 	adds.w	r3, sl, r3
 8005c06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005c0a:	464b      	mov	r3, r9
 8005c0c:	eb4b 0303 	adc.w	r3, fp, r3
 8005c10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005c20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005c24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	18db      	adds	r3, r3, r3
 8005c2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c2e:	4613      	mov	r3, r2
 8005c30:	eb42 0303 	adc.w	r3, r2, r3
 8005c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005c3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005c3e:	f7fa fd13 	bl	8000668 <__aeabi_uldivmod>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	4b3b      	ldr	r3, [pc, #236]	@ (8005d38 <UART_SetConfig+0x2d4>)
 8005c4a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c4e:	095b      	lsrs	r3, r3, #5
 8005c50:	2264      	movs	r2, #100	@ 0x64
 8005c52:	fb02 f303 	mul.w	r3, r2, r3
 8005c56:	1acb      	subs	r3, r1, r3
 8005c58:	00db      	lsls	r3, r3, #3
 8005c5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005c5e:	4b36      	ldr	r3, [pc, #216]	@ (8005d38 <UART_SetConfig+0x2d4>)
 8005c60:	fba3 2302 	umull	r2, r3, r3, r2
 8005c64:	095b      	lsrs	r3, r3, #5
 8005c66:	005b      	lsls	r3, r3, #1
 8005c68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005c6c:	441c      	add	r4, r3
 8005c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c72:	2200      	movs	r2, #0
 8005c74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005c7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005c80:	4642      	mov	r2, r8
 8005c82:	464b      	mov	r3, r9
 8005c84:	1891      	adds	r1, r2, r2
 8005c86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005c88:	415b      	adcs	r3, r3
 8005c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005c90:	4641      	mov	r1, r8
 8005c92:	1851      	adds	r1, r2, r1
 8005c94:	6339      	str	r1, [r7, #48]	@ 0x30
 8005c96:	4649      	mov	r1, r9
 8005c98:	414b      	adcs	r3, r1
 8005c9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c9c:	f04f 0200 	mov.w	r2, #0
 8005ca0:	f04f 0300 	mov.w	r3, #0
 8005ca4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005ca8:	4659      	mov	r1, fp
 8005caa:	00cb      	lsls	r3, r1, #3
 8005cac:	4651      	mov	r1, sl
 8005cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cb2:	4651      	mov	r1, sl
 8005cb4:	00ca      	lsls	r2, r1, #3
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	4619      	mov	r1, r3
 8005cba:	4603      	mov	r3, r0
 8005cbc:	4642      	mov	r2, r8
 8005cbe:	189b      	adds	r3, r3, r2
 8005cc0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cc4:	464b      	mov	r3, r9
 8005cc6:	460a      	mov	r2, r1
 8005cc8:	eb42 0303 	adc.w	r3, r2, r3
 8005ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005cd4:	685b      	ldr	r3, [r3, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cdc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ce0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ce4:	460b      	mov	r3, r1
 8005ce6:	18db      	adds	r3, r3, r3
 8005ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cea:	4613      	mov	r3, r2
 8005cec:	eb42 0303 	adc.w	r3, r2, r3
 8005cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cf2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005cf6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005cfa:	f7fa fcb5 	bl	8000668 <__aeabi_uldivmod>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	4b0d      	ldr	r3, [pc, #52]	@ (8005d38 <UART_SetConfig+0x2d4>)
 8005d04:	fba3 1302 	umull	r1, r3, r3, r2
 8005d08:	095b      	lsrs	r3, r3, #5
 8005d0a:	2164      	movs	r1, #100	@ 0x64
 8005d0c:	fb01 f303 	mul.w	r3, r1, r3
 8005d10:	1ad3      	subs	r3, r2, r3
 8005d12:	00db      	lsls	r3, r3, #3
 8005d14:	3332      	adds	r3, #50	@ 0x32
 8005d16:	4a08      	ldr	r2, [pc, #32]	@ (8005d38 <UART_SetConfig+0x2d4>)
 8005d18:	fba2 2303 	umull	r2, r3, r2, r3
 8005d1c:	095b      	lsrs	r3, r3, #5
 8005d1e:	f003 0207 	and.w	r2, r3, #7
 8005d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4422      	add	r2, r4
 8005d2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d2c:	e106      	b.n	8005f3c <UART_SetConfig+0x4d8>
 8005d2e:	bf00      	nop
 8005d30:	40011000 	.word	0x40011000
 8005d34:	40011400 	.word	0x40011400
 8005d38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005d40:	2200      	movs	r2, #0
 8005d42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005d46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005d4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005d4e:	4642      	mov	r2, r8
 8005d50:	464b      	mov	r3, r9
 8005d52:	1891      	adds	r1, r2, r2
 8005d54:	6239      	str	r1, [r7, #32]
 8005d56:	415b      	adcs	r3, r3
 8005d58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d5e:	4641      	mov	r1, r8
 8005d60:	1854      	adds	r4, r2, r1
 8005d62:	4649      	mov	r1, r9
 8005d64:	eb43 0501 	adc.w	r5, r3, r1
 8005d68:	f04f 0200 	mov.w	r2, #0
 8005d6c:	f04f 0300 	mov.w	r3, #0
 8005d70:	00eb      	lsls	r3, r5, #3
 8005d72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d76:	00e2      	lsls	r2, r4, #3
 8005d78:	4614      	mov	r4, r2
 8005d7a:	461d      	mov	r5, r3
 8005d7c:	4643      	mov	r3, r8
 8005d7e:	18e3      	adds	r3, r4, r3
 8005d80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d84:	464b      	mov	r3, r9
 8005d86:	eb45 0303 	adc.w	r3, r5, r3
 8005d8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005d9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d9e:	f04f 0200 	mov.w	r2, #0
 8005da2:	f04f 0300 	mov.w	r3, #0
 8005da6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005daa:	4629      	mov	r1, r5
 8005dac:	008b      	lsls	r3, r1, #2
 8005dae:	4621      	mov	r1, r4
 8005db0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005db4:	4621      	mov	r1, r4
 8005db6:	008a      	lsls	r2, r1, #2
 8005db8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005dbc:	f7fa fc54 	bl	8000668 <__aeabi_uldivmod>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	4b60      	ldr	r3, [pc, #384]	@ (8005f48 <UART_SetConfig+0x4e4>)
 8005dc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	011c      	lsls	r4, r3, #4
 8005dce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005dd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ddc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005de0:	4642      	mov	r2, r8
 8005de2:	464b      	mov	r3, r9
 8005de4:	1891      	adds	r1, r2, r2
 8005de6:	61b9      	str	r1, [r7, #24]
 8005de8:	415b      	adcs	r3, r3
 8005dea:	61fb      	str	r3, [r7, #28]
 8005dec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005df0:	4641      	mov	r1, r8
 8005df2:	1851      	adds	r1, r2, r1
 8005df4:	6139      	str	r1, [r7, #16]
 8005df6:	4649      	mov	r1, r9
 8005df8:	414b      	adcs	r3, r1
 8005dfa:	617b      	str	r3, [r7, #20]
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e08:	4659      	mov	r1, fp
 8005e0a:	00cb      	lsls	r3, r1, #3
 8005e0c:	4651      	mov	r1, sl
 8005e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e12:	4651      	mov	r1, sl
 8005e14:	00ca      	lsls	r2, r1, #3
 8005e16:	4610      	mov	r0, r2
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	4642      	mov	r2, r8
 8005e1e:	189b      	adds	r3, r3, r2
 8005e20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005e24:	464b      	mov	r3, r9
 8005e26:	460a      	mov	r2, r1
 8005e28:	eb42 0303 	adc.w	r3, r2, r3
 8005e2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005e3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005e3c:	f04f 0200 	mov.w	r2, #0
 8005e40:	f04f 0300 	mov.w	r3, #0
 8005e44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005e48:	4649      	mov	r1, r9
 8005e4a:	008b      	lsls	r3, r1, #2
 8005e4c:	4641      	mov	r1, r8
 8005e4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e52:	4641      	mov	r1, r8
 8005e54:	008a      	lsls	r2, r1, #2
 8005e56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005e5a:	f7fa fc05 	bl	8000668 <__aeabi_uldivmod>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	4611      	mov	r1, r2
 8005e64:	4b38      	ldr	r3, [pc, #224]	@ (8005f48 <UART_SetConfig+0x4e4>)
 8005e66:	fba3 2301 	umull	r2, r3, r3, r1
 8005e6a:	095b      	lsrs	r3, r3, #5
 8005e6c:	2264      	movs	r2, #100	@ 0x64
 8005e6e:	fb02 f303 	mul.w	r3, r2, r3
 8005e72:	1acb      	subs	r3, r1, r3
 8005e74:	011b      	lsls	r3, r3, #4
 8005e76:	3332      	adds	r3, #50	@ 0x32
 8005e78:	4a33      	ldr	r2, [pc, #204]	@ (8005f48 <UART_SetConfig+0x4e4>)
 8005e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e84:	441c      	add	r4, r3
 8005e86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005e94:	4642      	mov	r2, r8
 8005e96:	464b      	mov	r3, r9
 8005e98:	1891      	adds	r1, r2, r2
 8005e9a:	60b9      	str	r1, [r7, #8]
 8005e9c:	415b      	adcs	r3, r3
 8005e9e:	60fb      	str	r3, [r7, #12]
 8005ea0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ea4:	4641      	mov	r1, r8
 8005ea6:	1851      	adds	r1, r2, r1
 8005ea8:	6039      	str	r1, [r7, #0]
 8005eaa:	4649      	mov	r1, r9
 8005eac:	414b      	adcs	r3, r1
 8005eae:	607b      	str	r3, [r7, #4]
 8005eb0:	f04f 0200 	mov.w	r2, #0
 8005eb4:	f04f 0300 	mov.w	r3, #0
 8005eb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ebc:	4659      	mov	r1, fp
 8005ebe:	00cb      	lsls	r3, r1, #3
 8005ec0:	4651      	mov	r1, sl
 8005ec2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ec6:	4651      	mov	r1, sl
 8005ec8:	00ca      	lsls	r2, r1, #3
 8005eca:	4610      	mov	r0, r2
 8005ecc:	4619      	mov	r1, r3
 8005ece:	4603      	mov	r3, r0
 8005ed0:	4642      	mov	r2, r8
 8005ed2:	189b      	adds	r3, r3, r2
 8005ed4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ed6:	464b      	mov	r3, r9
 8005ed8:	460a      	mov	r2, r1
 8005eda:	eb42 0303 	adc.w	r3, r2, r3
 8005ede:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eea:	667a      	str	r2, [r7, #100]	@ 0x64
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	f04f 0300 	mov.w	r3, #0
 8005ef4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ef8:	4649      	mov	r1, r9
 8005efa:	008b      	lsls	r3, r1, #2
 8005efc:	4641      	mov	r1, r8
 8005efe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f02:	4641      	mov	r1, r8
 8005f04:	008a      	lsls	r2, r1, #2
 8005f06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005f0a:	f7fa fbad 	bl	8000668 <__aeabi_uldivmod>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4b0d      	ldr	r3, [pc, #52]	@ (8005f48 <UART_SetConfig+0x4e4>)
 8005f14:	fba3 1302 	umull	r1, r3, r3, r2
 8005f18:	095b      	lsrs	r3, r3, #5
 8005f1a:	2164      	movs	r1, #100	@ 0x64
 8005f1c:	fb01 f303 	mul.w	r3, r1, r3
 8005f20:	1ad3      	subs	r3, r2, r3
 8005f22:	011b      	lsls	r3, r3, #4
 8005f24:	3332      	adds	r3, #50	@ 0x32
 8005f26:	4a08      	ldr	r2, [pc, #32]	@ (8005f48 <UART_SetConfig+0x4e4>)
 8005f28:	fba2 2303 	umull	r2, r3, r2, r3
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	f003 020f 	and.w	r2, r3, #15
 8005f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4422      	add	r2, r4
 8005f3a:	609a      	str	r2, [r3, #8]
}
 8005f3c:	bf00      	nop
 8005f3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005f42:	46bd      	mov	sp, r7
 8005f44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f48:	51eb851f 	.word	0x51eb851f

08005f4c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f4c:	b084      	sub	sp, #16
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b084      	sub	sp, #16
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	6078      	str	r0, [r7, #4]
 8005f56:	f107 001c 	add.w	r0, r7, #28
 8005f5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f5e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d123      	bne.n	8005fae <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f6a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005f7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d105      	bne.n	8005fa2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 faa0 	bl	80064e8 <USB_CoreReset>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	73fb      	strb	r3, [r7, #15]
 8005fac:	e01b      	b.n	8005fe6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fa94 	bl	80064e8 <USB_CoreReset>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005fc4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d106      	bne.n	8005fda <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fd0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	639a      	str	r2, [r3, #56]	@ 0x38
 8005fd8:	e005      	b.n	8005fe6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fde:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fe6:	7fbb      	ldrb	r3, [r7, #30]
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d10b      	bne.n	8006004 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f043 0206 	orr.w	r2, r3, #6
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f043 0220 	orr.w	r2, r3, #32
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006004:	7bfb      	ldrb	r3, [r7, #15]
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006010:	b004      	add	sp, #16
 8006012:	4770      	bx	lr

08006014 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f023 0201 	bic.w	r2, r3, #1
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b084      	sub	sp, #16
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	460b      	mov	r3, r1
 8006040:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68db      	ldr	r3, [r3, #12]
 800604a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006052:	78fb      	ldrb	r3, [r7, #3]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d115      	bne.n	8006084 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	68db      	ldr	r3, [r3, #12]
 800605c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006064:	200a      	movs	r0, #10
 8006066:	f7fb fe6b 	bl	8001d40 <HAL_Delay>
      ms += 10U;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	330a      	adds	r3, #10
 800606e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006070:	6878      	ldr	r0, [r7, #4]
 8006072:	f000 fa2b 	bl	80064cc <USB_GetMode>
 8006076:	4603      	mov	r3, r0
 8006078:	2b01      	cmp	r3, #1
 800607a:	d01e      	beq.n	80060ba <USB_SetCurrentMode+0x84>
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006080:	d9f0      	bls.n	8006064 <USB_SetCurrentMode+0x2e>
 8006082:	e01a      	b.n	80060ba <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d115      	bne.n	80060b6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006096:	200a      	movs	r0, #10
 8006098:	f7fb fe52 	bl	8001d40 <HAL_Delay>
      ms += 10U;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	330a      	adds	r3, #10
 80060a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 fa12 	bl	80064cc <USB_GetMode>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d005      	beq.n	80060ba <USB_SetCurrentMode+0x84>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2bc7      	cmp	r3, #199	@ 0xc7
 80060b2:	d9f0      	bls.n	8006096 <USB_SetCurrentMode+0x60>
 80060b4:	e001      	b.n	80060ba <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e005      	b.n	80060c6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2bc8      	cmp	r3, #200	@ 0xc8
 80060be:	d101      	bne.n	80060c4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e000      	b.n	80060c6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
	...

080060d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80060d0:	b084      	sub	sp, #16
 80060d2:	b580      	push	{r7, lr}
 80060d4:	b086      	sub	sp, #24
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80060de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80060e2:	2300      	movs	r3, #0
 80060e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80060ea:	2300      	movs	r3, #0
 80060ec:	613b      	str	r3, [r7, #16]
 80060ee:	e009      	b.n	8006104 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80060f0:	687a      	ldr	r2, [r7, #4]
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	3340      	adds	r3, #64	@ 0x40
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	2200      	movs	r2, #0
 80060fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	3301      	adds	r3, #1
 8006102:	613b      	str	r3, [r7, #16]
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	2b0e      	cmp	r3, #14
 8006108:	d9f2      	bls.n	80060f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800610a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800610e:	2b00      	cmp	r3, #0
 8006110:	d11c      	bne.n	800614c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006120:	f043 0302 	orr.w	r3, r3, #2
 8006124:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006136:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	639a      	str	r2, [r3, #56]	@ 0x38
 800614a:	e00b      	b.n	8006164 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006150:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800615c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800616a:	461a      	mov	r2, r3
 800616c:	2300      	movs	r3, #0
 800616e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006170:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006174:	2b01      	cmp	r3, #1
 8006176:	d10d      	bne.n	8006194 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006178:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800617c:	2b00      	cmp	r3, #0
 800617e:	d104      	bne.n	800618a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006180:	2100      	movs	r1, #0
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f968 	bl	8006458 <USB_SetDevSpeed>
 8006188:	e008      	b.n	800619c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800618a:	2101      	movs	r1, #1
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 f963 	bl	8006458 <USB_SetDevSpeed>
 8006192:	e003      	b.n	800619c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006194:	2103      	movs	r1, #3
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f95e 	bl	8006458 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800619c:	2110      	movs	r1, #16
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f8fa 	bl	8006398 <USB_FlushTxFifo>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d001      	beq.n	80061ae <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f924 	bl	80063fc <USB_FlushRxFifo>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d001      	beq.n	80061be <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c4:	461a      	mov	r2, r3
 80061c6:	2300      	movs	r3, #0
 80061c8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061d0:	461a      	mov	r2, r3
 80061d2:	2300      	movs	r3, #0
 80061d4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061dc:	461a      	mov	r2, r3
 80061de:	2300      	movs	r3, #0
 80061e0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80061e2:	2300      	movs	r3, #0
 80061e4:	613b      	str	r3, [r7, #16]
 80061e6:	e043      	b.n	8006270 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	015a      	lsls	r2, r3, #5
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	4413      	add	r3, r2
 80061f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061fe:	d118      	bne.n	8006232 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10a      	bne.n	800621c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	4413      	add	r3, r2
 800620e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006212:	461a      	mov	r2, r3
 8006214:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006218:	6013      	str	r3, [r2, #0]
 800621a:	e013      	b.n	8006244 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006228:	461a      	mov	r2, r3
 800622a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800622e:	6013      	str	r3, [r2, #0]
 8006230:	e008      	b.n	8006244 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	015a      	lsls	r2, r3, #5
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4413      	add	r3, r2
 800623a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800623e:	461a      	mov	r2, r3
 8006240:	2300      	movs	r3, #0
 8006242:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	015a      	lsls	r2, r3, #5
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	4413      	add	r3, r2
 800624c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006250:	461a      	mov	r2, r3
 8006252:	2300      	movs	r3, #0
 8006254:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	015a      	lsls	r2, r3, #5
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	4413      	add	r3, r2
 800625e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006262:	461a      	mov	r2, r3
 8006264:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006268:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	3301      	adds	r3, #1
 800626e:	613b      	str	r3, [r7, #16]
 8006270:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006274:	461a      	mov	r2, r3
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	4293      	cmp	r3, r2
 800627a:	d3b5      	bcc.n	80061e8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800627c:	2300      	movs	r3, #0
 800627e:	613b      	str	r3, [r7, #16]
 8006280:	e043      	b.n	800630a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	015a      	lsls	r2, r3, #5
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	4413      	add	r3, r2
 800628a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006294:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006298:	d118      	bne.n	80062cc <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	015a      	lsls	r2, r3, #5
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	4413      	add	r3, r2
 80062a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ac:	461a      	mov	r2, r3
 80062ae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	e013      	b.n	80062de <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	015a      	lsls	r2, r3, #5
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062c2:	461a      	mov	r2, r3
 80062c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062c8:	6013      	str	r3, [r2, #0]
 80062ca:	e008      	b.n	80062de <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	015a      	lsls	r2, r3, #5
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	4413      	add	r3, r2
 80062d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d8:	461a      	mov	r2, r3
 80062da:	2300      	movs	r3, #0
 80062dc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	015a      	lsls	r2, r3, #5
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062ea:	461a      	mov	r2, r3
 80062ec:	2300      	movs	r3, #0
 80062ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	015a      	lsls	r2, r3, #5
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4413      	add	r3, r2
 80062f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062fc:	461a      	mov	r2, r3
 80062fe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006302:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	3301      	adds	r3, #1
 8006308:	613b      	str	r3, [r7, #16]
 800630a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800630e:	461a      	mov	r2, r3
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	4293      	cmp	r3, r2
 8006314:	d3b5      	bcc.n	8006282 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006324:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006328:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006336:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006338:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800633c:	2b00      	cmp	r3, #0
 800633e:	d105      	bne.n	800634c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	f043 0210 	orr.w	r2, r3, #16
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	699a      	ldr	r2, [r3, #24]
 8006350:	4b10      	ldr	r3, [pc, #64]	@ (8006394 <USB_DevInit+0x2c4>)
 8006352:	4313      	orrs	r3, r2
 8006354:	687a      	ldr	r2, [r7, #4]
 8006356:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006358:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800635c:	2b00      	cmp	r3, #0
 800635e:	d005      	beq.n	800636c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	f043 0208 	orr.w	r2, r3, #8
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800636c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006370:	2b01      	cmp	r3, #1
 8006372:	d107      	bne.n	8006384 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800637c:	f043 0304 	orr.w	r3, r3, #4
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006384:	7dfb      	ldrb	r3, [r7, #23]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3718      	adds	r7, #24
 800638a:	46bd      	mov	sp, r7
 800638c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006390:	b004      	add	sp, #16
 8006392:	4770      	bx	lr
 8006394:	803c3800 	.word	0x803c3800

08006398 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80063a2:	2300      	movs	r3, #0
 80063a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	3301      	adds	r3, #1
 80063aa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063b2:	d901      	bls.n	80063b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e01b      	b.n	80063f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	daf2      	bge.n	80063a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	019b      	lsls	r3, r3, #6
 80063c8:	f043 0220 	orr.w	r2, r3, #32
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	3301      	adds	r3, #1
 80063d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80063dc:	d901      	bls.n	80063e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80063de:	2303      	movs	r3, #3
 80063e0:	e006      	b.n	80063f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	2b20      	cmp	r3, #32
 80063ec:	d0f0      	beq.n	80063d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3714      	adds	r7, #20
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	3301      	adds	r3, #1
 800640c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006414:	d901      	bls.n	800641a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e018      	b.n	800644c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	2b00      	cmp	r3, #0
 8006420:	daf2      	bge.n	8006408 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006422:	2300      	movs	r3, #0
 8006424:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2210      	movs	r2, #16
 800642a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	3301      	adds	r3, #1
 8006430:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006438:	d901      	bls.n	800643e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e006      	b.n	800644c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	f003 0310 	and.w	r3, r3, #16
 8006446:	2b10      	cmp	r3, #16
 8006448:	d0f0      	beq.n	800642c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3714      	adds	r7, #20
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006458:	b480      	push	{r7}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	460b      	mov	r3, r1
 8006462:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	78fb      	ldrb	r3, [r7, #3]
 8006472:	68f9      	ldr	r1, [r7, #12]
 8006474:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006478:	4313      	orrs	r3, r2
 800647a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3714      	adds	r7, #20
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68fa      	ldr	r2, [r7, #12]
 80064a0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80064a4:	f023 0303 	bic.w	r3, r3, #3
 80064a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064b8:	f043 0302 	orr.w	r3, r3, #2
 80064bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr

080064cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80064cc:	b480      	push	{r7}
 80064ce:	b083      	sub	sp, #12
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	f003 0301 	and.w	r3, r3, #1
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b085      	sub	sp, #20
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064f0:	2300      	movs	r3, #0
 80064f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3301      	adds	r3, #1
 80064f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006500:	d901      	bls.n	8006506 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e022      	b.n	800654c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	691b      	ldr	r3, [r3, #16]
 800650a:	2b00      	cmp	r3, #0
 800650c:	daf2      	bge.n	80064f4 <USB_CoreReset+0xc>

  count = 10U;
 800650e:	230a      	movs	r3, #10
 8006510:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006512:	e002      	b.n	800651a <USB_CoreReset+0x32>
  {
    count--;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	3b01      	subs	r3, #1
 8006518:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1f9      	bne.n	8006514 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	f043 0201 	orr.w	r2, r3, #1
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	3301      	adds	r3, #1
 8006530:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006538:	d901      	bls.n	800653e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e006      	b.n	800654c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	2b01      	cmp	r3, #1
 8006548:	d0f0      	beq.n	800652c <USB_CoreReset+0x44>

  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <_ZdlPvj>:
 8006558:	f000 b800 	b.w	800655c <_ZdlPv>

0800655c <_ZdlPv>:
 800655c:	f000 b800 	b.w	8006560 <free>

08006560 <free>:
 8006560:	4b02      	ldr	r3, [pc, #8]	@ (800656c <free+0xc>)
 8006562:	4601      	mov	r1, r0
 8006564:	6818      	ldr	r0, [r3, #0]
 8006566:	f000 b939 	b.w	80067dc <_free_r>
 800656a:	bf00      	nop
 800656c:	20000020 	.word	0x20000020

08006570 <sbrk_aligned>:
 8006570:	b570      	push	{r4, r5, r6, lr}
 8006572:	4e0f      	ldr	r6, [pc, #60]	@ (80065b0 <sbrk_aligned+0x40>)
 8006574:	460c      	mov	r4, r1
 8006576:	6831      	ldr	r1, [r6, #0]
 8006578:	4605      	mov	r5, r0
 800657a:	b911      	cbnz	r1, 8006582 <sbrk_aligned+0x12>
 800657c:	f000 f8e4 	bl	8006748 <_sbrk_r>
 8006580:	6030      	str	r0, [r6, #0]
 8006582:	4621      	mov	r1, r4
 8006584:	4628      	mov	r0, r5
 8006586:	f000 f8df 	bl	8006748 <_sbrk_r>
 800658a:	1c43      	adds	r3, r0, #1
 800658c:	d103      	bne.n	8006596 <sbrk_aligned+0x26>
 800658e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006592:	4620      	mov	r0, r4
 8006594:	bd70      	pop	{r4, r5, r6, pc}
 8006596:	1cc4      	adds	r4, r0, #3
 8006598:	f024 0403 	bic.w	r4, r4, #3
 800659c:	42a0      	cmp	r0, r4
 800659e:	d0f8      	beq.n	8006592 <sbrk_aligned+0x22>
 80065a0:	1a21      	subs	r1, r4, r0
 80065a2:	4628      	mov	r0, r5
 80065a4:	f000 f8d0 	bl	8006748 <_sbrk_r>
 80065a8:	3001      	adds	r0, #1
 80065aa:	d1f2      	bne.n	8006592 <sbrk_aligned+0x22>
 80065ac:	e7ef      	b.n	800658e <sbrk_aligned+0x1e>
 80065ae:	bf00      	nop
 80065b0:	20001ce8 	.word	0x20001ce8

080065b4 <_malloc_r>:
 80065b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065b8:	1ccd      	adds	r5, r1, #3
 80065ba:	f025 0503 	bic.w	r5, r5, #3
 80065be:	3508      	adds	r5, #8
 80065c0:	2d0c      	cmp	r5, #12
 80065c2:	bf38      	it	cc
 80065c4:	250c      	movcc	r5, #12
 80065c6:	2d00      	cmp	r5, #0
 80065c8:	4606      	mov	r6, r0
 80065ca:	db01      	blt.n	80065d0 <_malloc_r+0x1c>
 80065cc:	42a9      	cmp	r1, r5
 80065ce:	d904      	bls.n	80065da <_malloc_r+0x26>
 80065d0:	230c      	movs	r3, #12
 80065d2:	6033      	str	r3, [r6, #0]
 80065d4:	2000      	movs	r0, #0
 80065d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066b0 <_malloc_r+0xfc>
 80065de:	f000 f869 	bl	80066b4 <__malloc_lock>
 80065e2:	f8d8 3000 	ldr.w	r3, [r8]
 80065e6:	461c      	mov	r4, r3
 80065e8:	bb44      	cbnz	r4, 800663c <_malloc_r+0x88>
 80065ea:	4629      	mov	r1, r5
 80065ec:	4630      	mov	r0, r6
 80065ee:	f7ff ffbf 	bl	8006570 <sbrk_aligned>
 80065f2:	1c43      	adds	r3, r0, #1
 80065f4:	4604      	mov	r4, r0
 80065f6:	d158      	bne.n	80066aa <_malloc_r+0xf6>
 80065f8:	f8d8 4000 	ldr.w	r4, [r8]
 80065fc:	4627      	mov	r7, r4
 80065fe:	2f00      	cmp	r7, #0
 8006600:	d143      	bne.n	800668a <_malloc_r+0xd6>
 8006602:	2c00      	cmp	r4, #0
 8006604:	d04b      	beq.n	800669e <_malloc_r+0xea>
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	4639      	mov	r1, r7
 800660a:	4630      	mov	r0, r6
 800660c:	eb04 0903 	add.w	r9, r4, r3
 8006610:	f000 f89a 	bl	8006748 <_sbrk_r>
 8006614:	4581      	cmp	r9, r0
 8006616:	d142      	bne.n	800669e <_malloc_r+0xea>
 8006618:	6821      	ldr	r1, [r4, #0]
 800661a:	1a6d      	subs	r5, r5, r1
 800661c:	4629      	mov	r1, r5
 800661e:	4630      	mov	r0, r6
 8006620:	f7ff ffa6 	bl	8006570 <sbrk_aligned>
 8006624:	3001      	adds	r0, #1
 8006626:	d03a      	beq.n	800669e <_malloc_r+0xea>
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	442b      	add	r3, r5
 800662c:	6023      	str	r3, [r4, #0]
 800662e:	f8d8 3000 	ldr.w	r3, [r8]
 8006632:	685a      	ldr	r2, [r3, #4]
 8006634:	bb62      	cbnz	r2, 8006690 <_malloc_r+0xdc>
 8006636:	f8c8 7000 	str.w	r7, [r8]
 800663a:	e00f      	b.n	800665c <_malloc_r+0xa8>
 800663c:	6822      	ldr	r2, [r4, #0]
 800663e:	1b52      	subs	r2, r2, r5
 8006640:	d420      	bmi.n	8006684 <_malloc_r+0xd0>
 8006642:	2a0b      	cmp	r2, #11
 8006644:	d917      	bls.n	8006676 <_malloc_r+0xc2>
 8006646:	1961      	adds	r1, r4, r5
 8006648:	42a3      	cmp	r3, r4
 800664a:	6025      	str	r5, [r4, #0]
 800664c:	bf18      	it	ne
 800664e:	6059      	strne	r1, [r3, #4]
 8006650:	6863      	ldr	r3, [r4, #4]
 8006652:	bf08      	it	eq
 8006654:	f8c8 1000 	streq.w	r1, [r8]
 8006658:	5162      	str	r2, [r4, r5]
 800665a:	604b      	str	r3, [r1, #4]
 800665c:	4630      	mov	r0, r6
 800665e:	f000 f82f 	bl	80066c0 <__malloc_unlock>
 8006662:	f104 000b 	add.w	r0, r4, #11
 8006666:	1d23      	adds	r3, r4, #4
 8006668:	f020 0007 	bic.w	r0, r0, #7
 800666c:	1ac2      	subs	r2, r0, r3
 800666e:	bf1c      	itt	ne
 8006670:	1a1b      	subne	r3, r3, r0
 8006672:	50a3      	strne	r3, [r4, r2]
 8006674:	e7af      	b.n	80065d6 <_malloc_r+0x22>
 8006676:	6862      	ldr	r2, [r4, #4]
 8006678:	42a3      	cmp	r3, r4
 800667a:	bf0c      	ite	eq
 800667c:	f8c8 2000 	streq.w	r2, [r8]
 8006680:	605a      	strne	r2, [r3, #4]
 8006682:	e7eb      	b.n	800665c <_malloc_r+0xa8>
 8006684:	4623      	mov	r3, r4
 8006686:	6864      	ldr	r4, [r4, #4]
 8006688:	e7ae      	b.n	80065e8 <_malloc_r+0x34>
 800668a:	463c      	mov	r4, r7
 800668c:	687f      	ldr	r7, [r7, #4]
 800668e:	e7b6      	b.n	80065fe <_malloc_r+0x4a>
 8006690:	461a      	mov	r2, r3
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	42a3      	cmp	r3, r4
 8006696:	d1fb      	bne.n	8006690 <_malloc_r+0xdc>
 8006698:	2300      	movs	r3, #0
 800669a:	6053      	str	r3, [r2, #4]
 800669c:	e7de      	b.n	800665c <_malloc_r+0xa8>
 800669e:	230c      	movs	r3, #12
 80066a0:	6033      	str	r3, [r6, #0]
 80066a2:	4630      	mov	r0, r6
 80066a4:	f000 f80c 	bl	80066c0 <__malloc_unlock>
 80066a8:	e794      	b.n	80065d4 <_malloc_r+0x20>
 80066aa:	6005      	str	r5, [r0, #0]
 80066ac:	e7d6      	b.n	800665c <_malloc_r+0xa8>
 80066ae:	bf00      	nop
 80066b0:	20001cec 	.word	0x20001cec

080066b4 <__malloc_lock>:
 80066b4:	4801      	ldr	r0, [pc, #4]	@ (80066bc <__malloc_lock+0x8>)
 80066b6:	f000 b881 	b.w	80067bc <__retarget_lock_acquire_recursive>
 80066ba:	bf00      	nop
 80066bc:	20001e2c 	.word	0x20001e2c

080066c0 <__malloc_unlock>:
 80066c0:	4801      	ldr	r0, [pc, #4]	@ (80066c8 <__malloc_unlock+0x8>)
 80066c2:	f000 b87c 	b.w	80067be <__retarget_lock_release_recursive>
 80066c6:	bf00      	nop
 80066c8:	20001e2c 	.word	0x20001e2c

080066cc <sniprintf>:
 80066cc:	b40c      	push	{r2, r3}
 80066ce:	b530      	push	{r4, r5, lr}
 80066d0:	4b18      	ldr	r3, [pc, #96]	@ (8006734 <sniprintf+0x68>)
 80066d2:	1e0c      	subs	r4, r1, #0
 80066d4:	681d      	ldr	r5, [r3, #0]
 80066d6:	b09d      	sub	sp, #116	@ 0x74
 80066d8:	da08      	bge.n	80066ec <sniprintf+0x20>
 80066da:	238b      	movs	r3, #139	@ 0x8b
 80066dc:	602b      	str	r3, [r5, #0]
 80066de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066e2:	b01d      	add	sp, #116	@ 0x74
 80066e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80066e8:	b002      	add	sp, #8
 80066ea:	4770      	bx	lr
 80066ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80066f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80066f4:	f04f 0300 	mov.w	r3, #0
 80066f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80066fa:	bf14      	ite	ne
 80066fc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8006700:	4623      	moveq	r3, r4
 8006702:	9304      	str	r3, [sp, #16]
 8006704:	9307      	str	r3, [sp, #28]
 8006706:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800670a:	9002      	str	r0, [sp, #8]
 800670c:	9006      	str	r0, [sp, #24]
 800670e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006712:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006714:	ab21      	add	r3, sp, #132	@ 0x84
 8006716:	a902      	add	r1, sp, #8
 8006718:	4628      	mov	r0, r5
 800671a:	9301      	str	r3, [sp, #4]
 800671c:	f000 f904 	bl	8006928 <_svfiprintf_r>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	bfbc      	itt	lt
 8006724:	238b      	movlt	r3, #139	@ 0x8b
 8006726:	602b      	strlt	r3, [r5, #0]
 8006728:	2c00      	cmp	r4, #0
 800672a:	d0da      	beq.n	80066e2 <sniprintf+0x16>
 800672c:	9b02      	ldr	r3, [sp, #8]
 800672e:	2200      	movs	r2, #0
 8006730:	701a      	strb	r2, [r3, #0]
 8006732:	e7d6      	b.n	80066e2 <sniprintf+0x16>
 8006734:	20000020 	.word	0x20000020

08006738 <memset>:
 8006738:	4402      	add	r2, r0
 800673a:	4603      	mov	r3, r0
 800673c:	4293      	cmp	r3, r2
 800673e:	d100      	bne.n	8006742 <memset+0xa>
 8006740:	4770      	bx	lr
 8006742:	f803 1b01 	strb.w	r1, [r3], #1
 8006746:	e7f9      	b.n	800673c <memset+0x4>

08006748 <_sbrk_r>:
 8006748:	b538      	push	{r3, r4, r5, lr}
 800674a:	4d06      	ldr	r5, [pc, #24]	@ (8006764 <_sbrk_r+0x1c>)
 800674c:	2300      	movs	r3, #0
 800674e:	4604      	mov	r4, r0
 8006750:	4608      	mov	r0, r1
 8006752:	602b      	str	r3, [r5, #0]
 8006754:	f7fb fa10 	bl	8001b78 <_sbrk>
 8006758:	1c43      	adds	r3, r0, #1
 800675a:	d102      	bne.n	8006762 <_sbrk_r+0x1a>
 800675c:	682b      	ldr	r3, [r5, #0]
 800675e:	b103      	cbz	r3, 8006762 <_sbrk_r+0x1a>
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	bd38      	pop	{r3, r4, r5, pc}
 8006764:	20001e28 	.word	0x20001e28

08006768 <__errno>:
 8006768:	4b01      	ldr	r3, [pc, #4]	@ (8006770 <__errno+0x8>)
 800676a:	6818      	ldr	r0, [r3, #0]
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	20000020 	.word	0x20000020

08006774 <__libc_init_array>:
 8006774:	b570      	push	{r4, r5, r6, lr}
 8006776:	4d0d      	ldr	r5, [pc, #52]	@ (80067ac <__libc_init_array+0x38>)
 8006778:	4c0d      	ldr	r4, [pc, #52]	@ (80067b0 <__libc_init_array+0x3c>)
 800677a:	1b64      	subs	r4, r4, r5
 800677c:	10a4      	asrs	r4, r4, #2
 800677e:	2600      	movs	r6, #0
 8006780:	42a6      	cmp	r6, r4
 8006782:	d109      	bne.n	8006798 <__libc_init_array+0x24>
 8006784:	4d0b      	ldr	r5, [pc, #44]	@ (80067b4 <__libc_init_array+0x40>)
 8006786:	4c0c      	ldr	r4, [pc, #48]	@ (80067b8 <__libc_init_array+0x44>)
 8006788:	f000 fba6 	bl	8006ed8 <_init>
 800678c:	1b64      	subs	r4, r4, r5
 800678e:	10a4      	asrs	r4, r4, #2
 8006790:	2600      	movs	r6, #0
 8006792:	42a6      	cmp	r6, r4
 8006794:	d105      	bne.n	80067a2 <__libc_init_array+0x2e>
 8006796:	bd70      	pop	{r4, r5, r6, pc}
 8006798:	f855 3b04 	ldr.w	r3, [r5], #4
 800679c:	4798      	blx	r3
 800679e:	3601      	adds	r6, #1
 80067a0:	e7ee      	b.n	8006780 <__libc_init_array+0xc>
 80067a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80067a6:	4798      	blx	r3
 80067a8:	3601      	adds	r6, #1
 80067aa:	e7f2      	b.n	8006792 <__libc_init_array+0x1e>
 80067ac:	08006f7c 	.word	0x08006f7c
 80067b0:	08006f7c 	.word	0x08006f7c
 80067b4:	08006f7c 	.word	0x08006f7c
 80067b8:	08006f84 	.word	0x08006f84

080067bc <__retarget_lock_acquire_recursive>:
 80067bc:	4770      	bx	lr

080067be <__retarget_lock_release_recursive>:
 80067be:	4770      	bx	lr

080067c0 <memcpy>:
 80067c0:	440a      	add	r2, r1
 80067c2:	4291      	cmp	r1, r2
 80067c4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80067c8:	d100      	bne.n	80067cc <memcpy+0xc>
 80067ca:	4770      	bx	lr
 80067cc:	b510      	push	{r4, lr}
 80067ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067d6:	4291      	cmp	r1, r2
 80067d8:	d1f9      	bne.n	80067ce <memcpy+0xe>
 80067da:	bd10      	pop	{r4, pc}

080067dc <_free_r>:
 80067dc:	b538      	push	{r3, r4, r5, lr}
 80067de:	4605      	mov	r5, r0
 80067e0:	2900      	cmp	r1, #0
 80067e2:	d041      	beq.n	8006868 <_free_r+0x8c>
 80067e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067e8:	1f0c      	subs	r4, r1, #4
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	bfb8      	it	lt
 80067ee:	18e4      	addlt	r4, r4, r3
 80067f0:	f7ff ff60 	bl	80066b4 <__malloc_lock>
 80067f4:	4a1d      	ldr	r2, [pc, #116]	@ (800686c <_free_r+0x90>)
 80067f6:	6813      	ldr	r3, [r2, #0]
 80067f8:	b933      	cbnz	r3, 8006808 <_free_r+0x2c>
 80067fa:	6063      	str	r3, [r4, #4]
 80067fc:	6014      	str	r4, [r2, #0]
 80067fe:	4628      	mov	r0, r5
 8006800:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006804:	f7ff bf5c 	b.w	80066c0 <__malloc_unlock>
 8006808:	42a3      	cmp	r3, r4
 800680a:	d908      	bls.n	800681e <_free_r+0x42>
 800680c:	6820      	ldr	r0, [r4, #0]
 800680e:	1821      	adds	r1, r4, r0
 8006810:	428b      	cmp	r3, r1
 8006812:	bf01      	itttt	eq
 8006814:	6819      	ldreq	r1, [r3, #0]
 8006816:	685b      	ldreq	r3, [r3, #4]
 8006818:	1809      	addeq	r1, r1, r0
 800681a:	6021      	streq	r1, [r4, #0]
 800681c:	e7ed      	b.n	80067fa <_free_r+0x1e>
 800681e:	461a      	mov	r2, r3
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	b10b      	cbz	r3, 8006828 <_free_r+0x4c>
 8006824:	42a3      	cmp	r3, r4
 8006826:	d9fa      	bls.n	800681e <_free_r+0x42>
 8006828:	6811      	ldr	r1, [r2, #0]
 800682a:	1850      	adds	r0, r2, r1
 800682c:	42a0      	cmp	r0, r4
 800682e:	d10b      	bne.n	8006848 <_free_r+0x6c>
 8006830:	6820      	ldr	r0, [r4, #0]
 8006832:	4401      	add	r1, r0
 8006834:	1850      	adds	r0, r2, r1
 8006836:	4283      	cmp	r3, r0
 8006838:	6011      	str	r1, [r2, #0]
 800683a:	d1e0      	bne.n	80067fe <_free_r+0x22>
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	6053      	str	r3, [r2, #4]
 8006842:	4408      	add	r0, r1
 8006844:	6010      	str	r0, [r2, #0]
 8006846:	e7da      	b.n	80067fe <_free_r+0x22>
 8006848:	d902      	bls.n	8006850 <_free_r+0x74>
 800684a:	230c      	movs	r3, #12
 800684c:	602b      	str	r3, [r5, #0]
 800684e:	e7d6      	b.n	80067fe <_free_r+0x22>
 8006850:	6820      	ldr	r0, [r4, #0]
 8006852:	1821      	adds	r1, r4, r0
 8006854:	428b      	cmp	r3, r1
 8006856:	bf04      	itt	eq
 8006858:	6819      	ldreq	r1, [r3, #0]
 800685a:	685b      	ldreq	r3, [r3, #4]
 800685c:	6063      	str	r3, [r4, #4]
 800685e:	bf04      	itt	eq
 8006860:	1809      	addeq	r1, r1, r0
 8006862:	6021      	streq	r1, [r4, #0]
 8006864:	6054      	str	r4, [r2, #4]
 8006866:	e7ca      	b.n	80067fe <_free_r+0x22>
 8006868:	bd38      	pop	{r3, r4, r5, pc}
 800686a:	bf00      	nop
 800686c:	20001cec 	.word	0x20001cec

08006870 <__ssputs_r>:
 8006870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006874:	688e      	ldr	r6, [r1, #8]
 8006876:	461f      	mov	r7, r3
 8006878:	42be      	cmp	r6, r7
 800687a:	680b      	ldr	r3, [r1, #0]
 800687c:	4682      	mov	sl, r0
 800687e:	460c      	mov	r4, r1
 8006880:	4690      	mov	r8, r2
 8006882:	d82d      	bhi.n	80068e0 <__ssputs_r+0x70>
 8006884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006888:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800688c:	d026      	beq.n	80068dc <__ssputs_r+0x6c>
 800688e:	6965      	ldr	r5, [r4, #20]
 8006890:	6909      	ldr	r1, [r1, #16]
 8006892:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006896:	eba3 0901 	sub.w	r9, r3, r1
 800689a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800689e:	1c7b      	adds	r3, r7, #1
 80068a0:	444b      	add	r3, r9
 80068a2:	106d      	asrs	r5, r5, #1
 80068a4:	429d      	cmp	r5, r3
 80068a6:	bf38      	it	cc
 80068a8:	461d      	movcc	r5, r3
 80068aa:	0553      	lsls	r3, r2, #21
 80068ac:	d527      	bpl.n	80068fe <__ssputs_r+0x8e>
 80068ae:	4629      	mov	r1, r5
 80068b0:	f7ff fe80 	bl	80065b4 <_malloc_r>
 80068b4:	4606      	mov	r6, r0
 80068b6:	b360      	cbz	r0, 8006912 <__ssputs_r+0xa2>
 80068b8:	6921      	ldr	r1, [r4, #16]
 80068ba:	464a      	mov	r2, r9
 80068bc:	f7ff ff80 	bl	80067c0 <memcpy>
 80068c0:	89a3      	ldrh	r3, [r4, #12]
 80068c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80068c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ca:	81a3      	strh	r3, [r4, #12]
 80068cc:	6126      	str	r6, [r4, #16]
 80068ce:	6165      	str	r5, [r4, #20]
 80068d0:	444e      	add	r6, r9
 80068d2:	eba5 0509 	sub.w	r5, r5, r9
 80068d6:	6026      	str	r6, [r4, #0]
 80068d8:	60a5      	str	r5, [r4, #8]
 80068da:	463e      	mov	r6, r7
 80068dc:	42be      	cmp	r6, r7
 80068de:	d900      	bls.n	80068e2 <__ssputs_r+0x72>
 80068e0:	463e      	mov	r6, r7
 80068e2:	6820      	ldr	r0, [r4, #0]
 80068e4:	4632      	mov	r2, r6
 80068e6:	4641      	mov	r1, r8
 80068e8:	f000 faa6 	bl	8006e38 <memmove>
 80068ec:	68a3      	ldr	r3, [r4, #8]
 80068ee:	1b9b      	subs	r3, r3, r6
 80068f0:	60a3      	str	r3, [r4, #8]
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	4433      	add	r3, r6
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	2000      	movs	r0, #0
 80068fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fe:	462a      	mov	r2, r5
 8006900:	f000 fab4 	bl	8006e6c <_realloc_r>
 8006904:	4606      	mov	r6, r0
 8006906:	2800      	cmp	r0, #0
 8006908:	d1e0      	bne.n	80068cc <__ssputs_r+0x5c>
 800690a:	6921      	ldr	r1, [r4, #16]
 800690c:	4650      	mov	r0, sl
 800690e:	f7ff ff65 	bl	80067dc <_free_r>
 8006912:	230c      	movs	r3, #12
 8006914:	f8ca 3000 	str.w	r3, [sl]
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800691e:	81a3      	strh	r3, [r4, #12]
 8006920:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006924:	e7e9      	b.n	80068fa <__ssputs_r+0x8a>
	...

08006928 <_svfiprintf_r>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	4698      	mov	r8, r3
 800692e:	898b      	ldrh	r3, [r1, #12]
 8006930:	061b      	lsls	r3, r3, #24
 8006932:	b09d      	sub	sp, #116	@ 0x74
 8006934:	4607      	mov	r7, r0
 8006936:	460d      	mov	r5, r1
 8006938:	4614      	mov	r4, r2
 800693a:	d510      	bpl.n	800695e <_svfiprintf_r+0x36>
 800693c:	690b      	ldr	r3, [r1, #16]
 800693e:	b973      	cbnz	r3, 800695e <_svfiprintf_r+0x36>
 8006940:	2140      	movs	r1, #64	@ 0x40
 8006942:	f7ff fe37 	bl	80065b4 <_malloc_r>
 8006946:	6028      	str	r0, [r5, #0]
 8006948:	6128      	str	r0, [r5, #16]
 800694a:	b930      	cbnz	r0, 800695a <_svfiprintf_r+0x32>
 800694c:	230c      	movs	r3, #12
 800694e:	603b      	str	r3, [r7, #0]
 8006950:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006954:	b01d      	add	sp, #116	@ 0x74
 8006956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800695a:	2340      	movs	r3, #64	@ 0x40
 800695c:	616b      	str	r3, [r5, #20]
 800695e:	2300      	movs	r3, #0
 8006960:	9309      	str	r3, [sp, #36]	@ 0x24
 8006962:	2320      	movs	r3, #32
 8006964:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006968:	f8cd 800c 	str.w	r8, [sp, #12]
 800696c:	2330      	movs	r3, #48	@ 0x30
 800696e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b0c <_svfiprintf_r+0x1e4>
 8006972:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006976:	f04f 0901 	mov.w	r9, #1
 800697a:	4623      	mov	r3, r4
 800697c:	469a      	mov	sl, r3
 800697e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006982:	b10a      	cbz	r2, 8006988 <_svfiprintf_r+0x60>
 8006984:	2a25      	cmp	r2, #37	@ 0x25
 8006986:	d1f9      	bne.n	800697c <_svfiprintf_r+0x54>
 8006988:	ebba 0b04 	subs.w	fp, sl, r4
 800698c:	d00b      	beq.n	80069a6 <_svfiprintf_r+0x7e>
 800698e:	465b      	mov	r3, fp
 8006990:	4622      	mov	r2, r4
 8006992:	4629      	mov	r1, r5
 8006994:	4638      	mov	r0, r7
 8006996:	f7ff ff6b 	bl	8006870 <__ssputs_r>
 800699a:	3001      	adds	r0, #1
 800699c:	f000 80a7 	beq.w	8006aee <_svfiprintf_r+0x1c6>
 80069a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069a2:	445a      	add	r2, fp
 80069a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80069a6:	f89a 3000 	ldrb.w	r3, [sl]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	f000 809f 	beq.w	8006aee <_svfiprintf_r+0x1c6>
 80069b0:	2300      	movs	r3, #0
 80069b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069ba:	f10a 0a01 	add.w	sl, sl, #1
 80069be:	9304      	str	r3, [sp, #16]
 80069c0:	9307      	str	r3, [sp, #28]
 80069c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80069c8:	4654      	mov	r4, sl
 80069ca:	2205      	movs	r2, #5
 80069cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d0:	484e      	ldr	r0, [pc, #312]	@ (8006b0c <_svfiprintf_r+0x1e4>)
 80069d2:	f7f9 fc15 	bl	8000200 <memchr>
 80069d6:	9a04      	ldr	r2, [sp, #16]
 80069d8:	b9d8      	cbnz	r0, 8006a12 <_svfiprintf_r+0xea>
 80069da:	06d0      	lsls	r0, r2, #27
 80069dc:	bf44      	itt	mi
 80069de:	2320      	movmi	r3, #32
 80069e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069e4:	0711      	lsls	r1, r2, #28
 80069e6:	bf44      	itt	mi
 80069e8:	232b      	movmi	r3, #43	@ 0x2b
 80069ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80069ee:	f89a 3000 	ldrb.w	r3, [sl]
 80069f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80069f4:	d015      	beq.n	8006a22 <_svfiprintf_r+0xfa>
 80069f6:	9a07      	ldr	r2, [sp, #28]
 80069f8:	4654      	mov	r4, sl
 80069fa:	2000      	movs	r0, #0
 80069fc:	f04f 0c0a 	mov.w	ip, #10
 8006a00:	4621      	mov	r1, r4
 8006a02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a06:	3b30      	subs	r3, #48	@ 0x30
 8006a08:	2b09      	cmp	r3, #9
 8006a0a:	d94b      	bls.n	8006aa4 <_svfiprintf_r+0x17c>
 8006a0c:	b1b0      	cbz	r0, 8006a3c <_svfiprintf_r+0x114>
 8006a0e:	9207      	str	r2, [sp, #28]
 8006a10:	e014      	b.n	8006a3c <_svfiprintf_r+0x114>
 8006a12:	eba0 0308 	sub.w	r3, r0, r8
 8006a16:	fa09 f303 	lsl.w	r3, r9, r3
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	9304      	str	r3, [sp, #16]
 8006a1e:	46a2      	mov	sl, r4
 8006a20:	e7d2      	b.n	80069c8 <_svfiprintf_r+0xa0>
 8006a22:	9b03      	ldr	r3, [sp, #12]
 8006a24:	1d19      	adds	r1, r3, #4
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	9103      	str	r1, [sp, #12]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	bfbb      	ittet	lt
 8006a2e:	425b      	neglt	r3, r3
 8006a30:	f042 0202 	orrlt.w	r2, r2, #2
 8006a34:	9307      	strge	r3, [sp, #28]
 8006a36:	9307      	strlt	r3, [sp, #28]
 8006a38:	bfb8      	it	lt
 8006a3a:	9204      	strlt	r2, [sp, #16]
 8006a3c:	7823      	ldrb	r3, [r4, #0]
 8006a3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a40:	d10a      	bne.n	8006a58 <_svfiprintf_r+0x130>
 8006a42:	7863      	ldrb	r3, [r4, #1]
 8006a44:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a46:	d132      	bne.n	8006aae <_svfiprintf_r+0x186>
 8006a48:	9b03      	ldr	r3, [sp, #12]
 8006a4a:	1d1a      	adds	r2, r3, #4
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	9203      	str	r2, [sp, #12]
 8006a50:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a54:	3402      	adds	r4, #2
 8006a56:	9305      	str	r3, [sp, #20]
 8006a58:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b1c <_svfiprintf_r+0x1f4>
 8006a5c:	7821      	ldrb	r1, [r4, #0]
 8006a5e:	2203      	movs	r2, #3
 8006a60:	4650      	mov	r0, sl
 8006a62:	f7f9 fbcd 	bl	8000200 <memchr>
 8006a66:	b138      	cbz	r0, 8006a78 <_svfiprintf_r+0x150>
 8006a68:	9b04      	ldr	r3, [sp, #16]
 8006a6a:	eba0 000a 	sub.w	r0, r0, sl
 8006a6e:	2240      	movs	r2, #64	@ 0x40
 8006a70:	4082      	lsls	r2, r0
 8006a72:	4313      	orrs	r3, r2
 8006a74:	3401      	adds	r4, #1
 8006a76:	9304      	str	r3, [sp, #16]
 8006a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a7c:	4824      	ldr	r0, [pc, #144]	@ (8006b10 <_svfiprintf_r+0x1e8>)
 8006a7e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a82:	2206      	movs	r2, #6
 8006a84:	f7f9 fbbc 	bl	8000200 <memchr>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	d036      	beq.n	8006afa <_svfiprintf_r+0x1d2>
 8006a8c:	4b21      	ldr	r3, [pc, #132]	@ (8006b14 <_svfiprintf_r+0x1ec>)
 8006a8e:	bb1b      	cbnz	r3, 8006ad8 <_svfiprintf_r+0x1b0>
 8006a90:	9b03      	ldr	r3, [sp, #12]
 8006a92:	3307      	adds	r3, #7
 8006a94:	f023 0307 	bic.w	r3, r3, #7
 8006a98:	3308      	adds	r3, #8
 8006a9a:	9303      	str	r3, [sp, #12]
 8006a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a9e:	4433      	add	r3, r6
 8006aa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aa2:	e76a      	b.n	800697a <_svfiprintf_r+0x52>
 8006aa4:	fb0c 3202 	mla	r2, ip, r2, r3
 8006aa8:	460c      	mov	r4, r1
 8006aaa:	2001      	movs	r0, #1
 8006aac:	e7a8      	b.n	8006a00 <_svfiprintf_r+0xd8>
 8006aae:	2300      	movs	r3, #0
 8006ab0:	3401      	adds	r4, #1
 8006ab2:	9305      	str	r3, [sp, #20]
 8006ab4:	4619      	mov	r1, r3
 8006ab6:	f04f 0c0a 	mov.w	ip, #10
 8006aba:	4620      	mov	r0, r4
 8006abc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ac0:	3a30      	subs	r2, #48	@ 0x30
 8006ac2:	2a09      	cmp	r2, #9
 8006ac4:	d903      	bls.n	8006ace <_svfiprintf_r+0x1a6>
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d0c6      	beq.n	8006a58 <_svfiprintf_r+0x130>
 8006aca:	9105      	str	r1, [sp, #20]
 8006acc:	e7c4      	b.n	8006a58 <_svfiprintf_r+0x130>
 8006ace:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ad2:	4604      	mov	r4, r0
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e7f0      	b.n	8006aba <_svfiprintf_r+0x192>
 8006ad8:	ab03      	add	r3, sp, #12
 8006ada:	9300      	str	r3, [sp, #0]
 8006adc:	462a      	mov	r2, r5
 8006ade:	4b0e      	ldr	r3, [pc, #56]	@ (8006b18 <_svfiprintf_r+0x1f0>)
 8006ae0:	a904      	add	r1, sp, #16
 8006ae2:	4638      	mov	r0, r7
 8006ae4:	f3af 8000 	nop.w
 8006ae8:	1c42      	adds	r2, r0, #1
 8006aea:	4606      	mov	r6, r0
 8006aec:	d1d6      	bne.n	8006a9c <_svfiprintf_r+0x174>
 8006aee:	89ab      	ldrh	r3, [r5, #12]
 8006af0:	065b      	lsls	r3, r3, #25
 8006af2:	f53f af2d 	bmi.w	8006950 <_svfiprintf_r+0x28>
 8006af6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006af8:	e72c      	b.n	8006954 <_svfiprintf_r+0x2c>
 8006afa:	ab03      	add	r3, sp, #12
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	462a      	mov	r2, r5
 8006b00:	4b05      	ldr	r3, [pc, #20]	@ (8006b18 <_svfiprintf_r+0x1f0>)
 8006b02:	a904      	add	r1, sp, #16
 8006b04:	4638      	mov	r0, r7
 8006b06:	f000 f879 	bl	8006bfc <_printf_i>
 8006b0a:	e7ed      	b.n	8006ae8 <_svfiprintf_r+0x1c0>
 8006b0c:	08006f40 	.word	0x08006f40
 8006b10:	08006f4a 	.word	0x08006f4a
 8006b14:	00000000 	.word	0x00000000
 8006b18:	08006871 	.word	0x08006871
 8006b1c:	08006f46 	.word	0x08006f46

08006b20 <_printf_common>:
 8006b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b24:	4616      	mov	r6, r2
 8006b26:	4698      	mov	r8, r3
 8006b28:	688a      	ldr	r2, [r1, #8]
 8006b2a:	690b      	ldr	r3, [r1, #16]
 8006b2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b30:	4293      	cmp	r3, r2
 8006b32:	bfb8      	it	lt
 8006b34:	4613      	movlt	r3, r2
 8006b36:	6033      	str	r3, [r6, #0]
 8006b38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b3c:	4607      	mov	r7, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	b10a      	cbz	r2, 8006b46 <_printf_common+0x26>
 8006b42:	3301      	adds	r3, #1
 8006b44:	6033      	str	r3, [r6, #0]
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	0699      	lsls	r1, r3, #26
 8006b4a:	bf42      	ittt	mi
 8006b4c:	6833      	ldrmi	r3, [r6, #0]
 8006b4e:	3302      	addmi	r3, #2
 8006b50:	6033      	strmi	r3, [r6, #0]
 8006b52:	6825      	ldr	r5, [r4, #0]
 8006b54:	f015 0506 	ands.w	r5, r5, #6
 8006b58:	d106      	bne.n	8006b68 <_printf_common+0x48>
 8006b5a:	f104 0a19 	add.w	sl, r4, #25
 8006b5e:	68e3      	ldr	r3, [r4, #12]
 8006b60:	6832      	ldr	r2, [r6, #0]
 8006b62:	1a9b      	subs	r3, r3, r2
 8006b64:	42ab      	cmp	r3, r5
 8006b66:	dc26      	bgt.n	8006bb6 <_printf_common+0x96>
 8006b68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b6c:	6822      	ldr	r2, [r4, #0]
 8006b6e:	3b00      	subs	r3, #0
 8006b70:	bf18      	it	ne
 8006b72:	2301      	movne	r3, #1
 8006b74:	0692      	lsls	r2, r2, #26
 8006b76:	d42b      	bmi.n	8006bd0 <_printf_common+0xb0>
 8006b78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b7c:	4641      	mov	r1, r8
 8006b7e:	4638      	mov	r0, r7
 8006b80:	47c8      	blx	r9
 8006b82:	3001      	adds	r0, #1
 8006b84:	d01e      	beq.n	8006bc4 <_printf_common+0xa4>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	6922      	ldr	r2, [r4, #16]
 8006b8a:	f003 0306 	and.w	r3, r3, #6
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	bf02      	ittt	eq
 8006b92:	68e5      	ldreq	r5, [r4, #12]
 8006b94:	6833      	ldreq	r3, [r6, #0]
 8006b96:	1aed      	subeq	r5, r5, r3
 8006b98:	68a3      	ldr	r3, [r4, #8]
 8006b9a:	bf0c      	ite	eq
 8006b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ba0:	2500      	movne	r5, #0
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	bfc4      	itt	gt
 8006ba6:	1a9b      	subgt	r3, r3, r2
 8006ba8:	18ed      	addgt	r5, r5, r3
 8006baa:	2600      	movs	r6, #0
 8006bac:	341a      	adds	r4, #26
 8006bae:	42b5      	cmp	r5, r6
 8006bb0:	d11a      	bne.n	8006be8 <_printf_common+0xc8>
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	e008      	b.n	8006bc8 <_printf_common+0xa8>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	4652      	mov	r2, sl
 8006bba:	4641      	mov	r1, r8
 8006bbc:	4638      	mov	r0, r7
 8006bbe:	47c8      	blx	r9
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	d103      	bne.n	8006bcc <_printf_common+0xac>
 8006bc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bcc:	3501      	adds	r5, #1
 8006bce:	e7c6      	b.n	8006b5e <_printf_common+0x3e>
 8006bd0:	18e1      	adds	r1, r4, r3
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	2030      	movs	r0, #48	@ 0x30
 8006bd6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006bda:	4422      	add	r2, r4
 8006bdc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006be0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006be4:	3302      	adds	r3, #2
 8006be6:	e7c7      	b.n	8006b78 <_printf_common+0x58>
 8006be8:	2301      	movs	r3, #1
 8006bea:	4622      	mov	r2, r4
 8006bec:	4641      	mov	r1, r8
 8006bee:	4638      	mov	r0, r7
 8006bf0:	47c8      	blx	r9
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	d0e6      	beq.n	8006bc4 <_printf_common+0xa4>
 8006bf6:	3601      	adds	r6, #1
 8006bf8:	e7d9      	b.n	8006bae <_printf_common+0x8e>
	...

08006bfc <_printf_i>:
 8006bfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c00:	7e0f      	ldrb	r7, [r1, #24]
 8006c02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c04:	2f78      	cmp	r7, #120	@ 0x78
 8006c06:	4691      	mov	r9, r2
 8006c08:	4680      	mov	r8, r0
 8006c0a:	460c      	mov	r4, r1
 8006c0c:	469a      	mov	sl, r3
 8006c0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c12:	d807      	bhi.n	8006c24 <_printf_i+0x28>
 8006c14:	2f62      	cmp	r7, #98	@ 0x62
 8006c16:	d80a      	bhi.n	8006c2e <_printf_i+0x32>
 8006c18:	2f00      	cmp	r7, #0
 8006c1a:	f000 80d1 	beq.w	8006dc0 <_printf_i+0x1c4>
 8006c1e:	2f58      	cmp	r7, #88	@ 0x58
 8006c20:	f000 80b8 	beq.w	8006d94 <_printf_i+0x198>
 8006c24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c2c:	e03a      	b.n	8006ca4 <_printf_i+0xa8>
 8006c2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c32:	2b15      	cmp	r3, #21
 8006c34:	d8f6      	bhi.n	8006c24 <_printf_i+0x28>
 8006c36:	a101      	add	r1, pc, #4	@ (adr r1, 8006c3c <_printf_i+0x40>)
 8006c38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c3c:	08006c95 	.word	0x08006c95
 8006c40:	08006ca9 	.word	0x08006ca9
 8006c44:	08006c25 	.word	0x08006c25
 8006c48:	08006c25 	.word	0x08006c25
 8006c4c:	08006c25 	.word	0x08006c25
 8006c50:	08006c25 	.word	0x08006c25
 8006c54:	08006ca9 	.word	0x08006ca9
 8006c58:	08006c25 	.word	0x08006c25
 8006c5c:	08006c25 	.word	0x08006c25
 8006c60:	08006c25 	.word	0x08006c25
 8006c64:	08006c25 	.word	0x08006c25
 8006c68:	08006da7 	.word	0x08006da7
 8006c6c:	08006cd3 	.word	0x08006cd3
 8006c70:	08006d61 	.word	0x08006d61
 8006c74:	08006c25 	.word	0x08006c25
 8006c78:	08006c25 	.word	0x08006c25
 8006c7c:	08006dc9 	.word	0x08006dc9
 8006c80:	08006c25 	.word	0x08006c25
 8006c84:	08006cd3 	.word	0x08006cd3
 8006c88:	08006c25 	.word	0x08006c25
 8006c8c:	08006c25 	.word	0x08006c25
 8006c90:	08006d69 	.word	0x08006d69
 8006c94:	6833      	ldr	r3, [r6, #0]
 8006c96:	1d1a      	adds	r2, r3, #4
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6032      	str	r2, [r6, #0]
 8006c9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ca0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e09c      	b.n	8006de2 <_printf_i+0x1e6>
 8006ca8:	6833      	ldr	r3, [r6, #0]
 8006caa:	6820      	ldr	r0, [r4, #0]
 8006cac:	1d19      	adds	r1, r3, #4
 8006cae:	6031      	str	r1, [r6, #0]
 8006cb0:	0606      	lsls	r6, r0, #24
 8006cb2:	d501      	bpl.n	8006cb8 <_printf_i+0xbc>
 8006cb4:	681d      	ldr	r5, [r3, #0]
 8006cb6:	e003      	b.n	8006cc0 <_printf_i+0xc4>
 8006cb8:	0645      	lsls	r5, r0, #25
 8006cba:	d5fb      	bpl.n	8006cb4 <_printf_i+0xb8>
 8006cbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cc0:	2d00      	cmp	r5, #0
 8006cc2:	da03      	bge.n	8006ccc <_printf_i+0xd0>
 8006cc4:	232d      	movs	r3, #45	@ 0x2d
 8006cc6:	426d      	negs	r5, r5
 8006cc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ccc:	4858      	ldr	r0, [pc, #352]	@ (8006e30 <_printf_i+0x234>)
 8006cce:	230a      	movs	r3, #10
 8006cd0:	e011      	b.n	8006cf6 <_printf_i+0xfa>
 8006cd2:	6821      	ldr	r1, [r4, #0]
 8006cd4:	6833      	ldr	r3, [r6, #0]
 8006cd6:	0608      	lsls	r0, r1, #24
 8006cd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006cdc:	d402      	bmi.n	8006ce4 <_printf_i+0xe8>
 8006cde:	0649      	lsls	r1, r1, #25
 8006ce0:	bf48      	it	mi
 8006ce2:	b2ad      	uxthmi	r5, r5
 8006ce4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006ce6:	4852      	ldr	r0, [pc, #328]	@ (8006e30 <_printf_i+0x234>)
 8006ce8:	6033      	str	r3, [r6, #0]
 8006cea:	bf14      	ite	ne
 8006cec:	230a      	movne	r3, #10
 8006cee:	2308      	moveq	r3, #8
 8006cf0:	2100      	movs	r1, #0
 8006cf2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006cf6:	6866      	ldr	r6, [r4, #4]
 8006cf8:	60a6      	str	r6, [r4, #8]
 8006cfa:	2e00      	cmp	r6, #0
 8006cfc:	db05      	blt.n	8006d0a <_printf_i+0x10e>
 8006cfe:	6821      	ldr	r1, [r4, #0]
 8006d00:	432e      	orrs	r6, r5
 8006d02:	f021 0104 	bic.w	r1, r1, #4
 8006d06:	6021      	str	r1, [r4, #0]
 8006d08:	d04b      	beq.n	8006da2 <_printf_i+0x1a6>
 8006d0a:	4616      	mov	r6, r2
 8006d0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d10:	fb03 5711 	mls	r7, r3, r1, r5
 8006d14:	5dc7      	ldrb	r7, [r0, r7]
 8006d16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d1a:	462f      	mov	r7, r5
 8006d1c:	42bb      	cmp	r3, r7
 8006d1e:	460d      	mov	r5, r1
 8006d20:	d9f4      	bls.n	8006d0c <_printf_i+0x110>
 8006d22:	2b08      	cmp	r3, #8
 8006d24:	d10b      	bne.n	8006d3e <_printf_i+0x142>
 8006d26:	6823      	ldr	r3, [r4, #0]
 8006d28:	07df      	lsls	r7, r3, #31
 8006d2a:	d508      	bpl.n	8006d3e <_printf_i+0x142>
 8006d2c:	6923      	ldr	r3, [r4, #16]
 8006d2e:	6861      	ldr	r1, [r4, #4]
 8006d30:	4299      	cmp	r1, r3
 8006d32:	bfde      	ittt	le
 8006d34:	2330      	movle	r3, #48	@ 0x30
 8006d36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d3a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006d3e:	1b92      	subs	r2, r2, r6
 8006d40:	6122      	str	r2, [r4, #16]
 8006d42:	f8cd a000 	str.w	sl, [sp]
 8006d46:	464b      	mov	r3, r9
 8006d48:	aa03      	add	r2, sp, #12
 8006d4a:	4621      	mov	r1, r4
 8006d4c:	4640      	mov	r0, r8
 8006d4e:	f7ff fee7 	bl	8006b20 <_printf_common>
 8006d52:	3001      	adds	r0, #1
 8006d54:	d14a      	bne.n	8006dec <_printf_i+0x1f0>
 8006d56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d5a:	b004      	add	sp, #16
 8006d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	f043 0320 	orr.w	r3, r3, #32
 8006d66:	6023      	str	r3, [r4, #0]
 8006d68:	4832      	ldr	r0, [pc, #200]	@ (8006e34 <_printf_i+0x238>)
 8006d6a:	2778      	movs	r7, #120	@ 0x78
 8006d6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	6831      	ldr	r1, [r6, #0]
 8006d74:	061f      	lsls	r7, r3, #24
 8006d76:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d7a:	d402      	bmi.n	8006d82 <_printf_i+0x186>
 8006d7c:	065f      	lsls	r7, r3, #25
 8006d7e:	bf48      	it	mi
 8006d80:	b2ad      	uxthmi	r5, r5
 8006d82:	6031      	str	r1, [r6, #0]
 8006d84:	07d9      	lsls	r1, r3, #31
 8006d86:	bf44      	itt	mi
 8006d88:	f043 0320 	orrmi.w	r3, r3, #32
 8006d8c:	6023      	strmi	r3, [r4, #0]
 8006d8e:	b11d      	cbz	r5, 8006d98 <_printf_i+0x19c>
 8006d90:	2310      	movs	r3, #16
 8006d92:	e7ad      	b.n	8006cf0 <_printf_i+0xf4>
 8006d94:	4826      	ldr	r0, [pc, #152]	@ (8006e30 <_printf_i+0x234>)
 8006d96:	e7e9      	b.n	8006d6c <_printf_i+0x170>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	f023 0320 	bic.w	r3, r3, #32
 8006d9e:	6023      	str	r3, [r4, #0]
 8006da0:	e7f6      	b.n	8006d90 <_printf_i+0x194>
 8006da2:	4616      	mov	r6, r2
 8006da4:	e7bd      	b.n	8006d22 <_printf_i+0x126>
 8006da6:	6833      	ldr	r3, [r6, #0]
 8006da8:	6825      	ldr	r5, [r4, #0]
 8006daa:	6961      	ldr	r1, [r4, #20]
 8006dac:	1d18      	adds	r0, r3, #4
 8006dae:	6030      	str	r0, [r6, #0]
 8006db0:	062e      	lsls	r6, r5, #24
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	d501      	bpl.n	8006dba <_printf_i+0x1be>
 8006db6:	6019      	str	r1, [r3, #0]
 8006db8:	e002      	b.n	8006dc0 <_printf_i+0x1c4>
 8006dba:	0668      	lsls	r0, r5, #25
 8006dbc:	d5fb      	bpl.n	8006db6 <_printf_i+0x1ba>
 8006dbe:	8019      	strh	r1, [r3, #0]
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	6123      	str	r3, [r4, #16]
 8006dc4:	4616      	mov	r6, r2
 8006dc6:	e7bc      	b.n	8006d42 <_printf_i+0x146>
 8006dc8:	6833      	ldr	r3, [r6, #0]
 8006dca:	1d1a      	adds	r2, r3, #4
 8006dcc:	6032      	str	r2, [r6, #0]
 8006dce:	681e      	ldr	r6, [r3, #0]
 8006dd0:	6862      	ldr	r2, [r4, #4]
 8006dd2:	2100      	movs	r1, #0
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	f7f9 fa13 	bl	8000200 <memchr>
 8006dda:	b108      	cbz	r0, 8006de0 <_printf_i+0x1e4>
 8006ddc:	1b80      	subs	r0, r0, r6
 8006dde:	6060      	str	r0, [r4, #4]
 8006de0:	6863      	ldr	r3, [r4, #4]
 8006de2:	6123      	str	r3, [r4, #16]
 8006de4:	2300      	movs	r3, #0
 8006de6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dea:	e7aa      	b.n	8006d42 <_printf_i+0x146>
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	4632      	mov	r2, r6
 8006df0:	4649      	mov	r1, r9
 8006df2:	4640      	mov	r0, r8
 8006df4:	47d0      	blx	sl
 8006df6:	3001      	adds	r0, #1
 8006df8:	d0ad      	beq.n	8006d56 <_printf_i+0x15a>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	079b      	lsls	r3, r3, #30
 8006dfe:	d413      	bmi.n	8006e28 <_printf_i+0x22c>
 8006e00:	68e0      	ldr	r0, [r4, #12]
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	4298      	cmp	r0, r3
 8006e06:	bfb8      	it	lt
 8006e08:	4618      	movlt	r0, r3
 8006e0a:	e7a6      	b.n	8006d5a <_printf_i+0x15e>
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	4632      	mov	r2, r6
 8006e10:	4649      	mov	r1, r9
 8006e12:	4640      	mov	r0, r8
 8006e14:	47d0      	blx	sl
 8006e16:	3001      	adds	r0, #1
 8006e18:	d09d      	beq.n	8006d56 <_printf_i+0x15a>
 8006e1a:	3501      	adds	r5, #1
 8006e1c:	68e3      	ldr	r3, [r4, #12]
 8006e1e:	9903      	ldr	r1, [sp, #12]
 8006e20:	1a5b      	subs	r3, r3, r1
 8006e22:	42ab      	cmp	r3, r5
 8006e24:	dcf2      	bgt.n	8006e0c <_printf_i+0x210>
 8006e26:	e7eb      	b.n	8006e00 <_printf_i+0x204>
 8006e28:	2500      	movs	r5, #0
 8006e2a:	f104 0619 	add.w	r6, r4, #25
 8006e2e:	e7f5      	b.n	8006e1c <_printf_i+0x220>
 8006e30:	08006f51 	.word	0x08006f51
 8006e34:	08006f62 	.word	0x08006f62

08006e38 <memmove>:
 8006e38:	4288      	cmp	r0, r1
 8006e3a:	b510      	push	{r4, lr}
 8006e3c:	eb01 0402 	add.w	r4, r1, r2
 8006e40:	d902      	bls.n	8006e48 <memmove+0x10>
 8006e42:	4284      	cmp	r4, r0
 8006e44:	4623      	mov	r3, r4
 8006e46:	d807      	bhi.n	8006e58 <memmove+0x20>
 8006e48:	1e43      	subs	r3, r0, #1
 8006e4a:	42a1      	cmp	r1, r4
 8006e4c:	d008      	beq.n	8006e60 <memmove+0x28>
 8006e4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e56:	e7f8      	b.n	8006e4a <memmove+0x12>
 8006e58:	4402      	add	r2, r0
 8006e5a:	4601      	mov	r1, r0
 8006e5c:	428a      	cmp	r2, r1
 8006e5e:	d100      	bne.n	8006e62 <memmove+0x2a>
 8006e60:	bd10      	pop	{r4, pc}
 8006e62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e6a:	e7f7      	b.n	8006e5c <memmove+0x24>

08006e6c <_realloc_r>:
 8006e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e70:	4607      	mov	r7, r0
 8006e72:	4614      	mov	r4, r2
 8006e74:	460d      	mov	r5, r1
 8006e76:	b921      	cbnz	r1, 8006e82 <_realloc_r+0x16>
 8006e78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e7c:	4611      	mov	r1, r2
 8006e7e:	f7ff bb99 	b.w	80065b4 <_malloc_r>
 8006e82:	b92a      	cbnz	r2, 8006e90 <_realloc_r+0x24>
 8006e84:	f7ff fcaa 	bl	80067dc <_free_r>
 8006e88:	4625      	mov	r5, r4
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e90:	f000 f81a 	bl	8006ec8 <_malloc_usable_size_r>
 8006e94:	4284      	cmp	r4, r0
 8006e96:	4606      	mov	r6, r0
 8006e98:	d802      	bhi.n	8006ea0 <_realloc_r+0x34>
 8006e9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006e9e:	d8f4      	bhi.n	8006e8a <_realloc_r+0x1e>
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	4638      	mov	r0, r7
 8006ea4:	f7ff fb86 	bl	80065b4 <_malloc_r>
 8006ea8:	4680      	mov	r8, r0
 8006eaa:	b908      	cbnz	r0, 8006eb0 <_realloc_r+0x44>
 8006eac:	4645      	mov	r5, r8
 8006eae:	e7ec      	b.n	8006e8a <_realloc_r+0x1e>
 8006eb0:	42b4      	cmp	r4, r6
 8006eb2:	4622      	mov	r2, r4
 8006eb4:	4629      	mov	r1, r5
 8006eb6:	bf28      	it	cs
 8006eb8:	4632      	movcs	r2, r6
 8006eba:	f7ff fc81 	bl	80067c0 <memcpy>
 8006ebe:	4629      	mov	r1, r5
 8006ec0:	4638      	mov	r0, r7
 8006ec2:	f7ff fc8b 	bl	80067dc <_free_r>
 8006ec6:	e7f1      	b.n	8006eac <_realloc_r+0x40>

08006ec8 <_malloc_usable_size_r>:
 8006ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ecc:	1f18      	subs	r0, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	bfbc      	itt	lt
 8006ed2:	580b      	ldrlt	r3, [r1, r0]
 8006ed4:	18c0      	addlt	r0, r0, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_init>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	bf00      	nop
 8006edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ede:	bc08      	pop	{r3}
 8006ee0:	469e      	mov	lr, r3
 8006ee2:	4770      	bx	lr

08006ee4 <_fini>:
 8006ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ee6:	bf00      	nop
 8006ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eea:	bc08      	pop	{r3}
 8006eec:	469e      	mov	lr, r3
 8006eee:	4770      	bx	lr
