"D:/Efinity/2022.1/bin/efx_map" --project "syn" --write-efx-verilog "D:/Work/adv7393_axi/syn/outflow/syn.map.v" --write-premap-module "D:/Work/adv7393_axi/syn/outflow/syn.elab.vdb" --binary-db "D:/Work/adv7393_axi/syn/syn.vdb" --device "T8F81" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --min-sr-fanout "0" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=sv_09,vhdl_mode=vhdl_2008" --work-dir "D:/Work/adv7393_axi/syn/work_syn" --output-dir "D:/Work/adv7393_axi/syn/outflow" --project-xml "D:/Work/adv7393_axi/syn/syn.xml" --I "D:/Work/adv7393_axi/syn"