<pre>name: asicworld_code_hdl_models_mux_2to1_gates
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v</a>' to AST representation.
Generating RTLIL representation for module `\mux_2to1_gates'.
Warning: Identifier `\inv_sel' is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-13" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:13</a>.
Warning: Identifier `\asel' is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-14" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:14</a>.
Warning: Identifier `\bsel' is implicitly declared at <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_mux_2to1_gates.v:15</a>.
Successfully finished Verilog frontend.
</pre>