INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/Nahid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nahid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol R1ex, assumed default net type wire [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/datapath.sv:58]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/extend.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux2r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux4r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/mux6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/reduce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reduce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.srcs/sim_1/new/Nahid_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nahid_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pedro/Documents/arm7/tcc-arm7.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
