
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 UNKNOWN, x86_64-w64-mingw32-g++ 7.3-posix -O3 -DNDEBUG)


-- Parsing `main.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: main.v
Parsing Verilog input from `main.v' to AST representation.
Generating RTLIL representation for module `\laRVa'.
Warning: Replacing memory \PCreg with list of registers. See laRVa.v:292
laRVa.v:64: Warning: Identifier `\irqstart' is implicitly declared.
Generating RTLIL representation for module `\UART_CORE'.
Generating RTLIL representation for module `\SYSTEM'.
Warning: Replacing memory \irqvect with list of registers. See system.v:477
system.v:356: Warning: Identifier `\ADC_cs' is implicitly declared.
system.v:357: Warning: Identifier `\BME680_cs' is implicitly declared.
Generating RTLIL representation for module `\SPI_master'.
Generating RTLIL representation for module `\ram32'.
Generating RTLIL representation for module `\pll'.
Generating RTLIL representation for module `\main'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -relut' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   2 design levels: main                
root of   1 design levels: pll                 
root of   0 design levels: ram32               
root of   0 design levels: SPI_master          
root of   1 design levels: SYSTEM              
root of   0 design levels: UART_CORE           
root of   0 design levels: laRVa               
Automatically selected main as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \main
Used module:     \SYSTEM
Used module:         \SPI_master
Used module:         \UART_CORE
Used module:         \ram32
Used module:         \laRVa
Used module:     \pll
Parameter \BAUDBITS = 12

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\UART_CORE'.
Parameter \BAUDBITS = 12
Generating RTLIL representation for module `$paramod\UART_CORE\BAUDBITS=12'.
Parameter \BAUDBITS = 12
Found cached RTLIL representation for module `$paramod\UART_CORE\BAUDBITS=12'.
Parameter \BAUDBITS = 12
Found cached RTLIL representation for module `$paramod\UART_CORE\BAUDBITS=12'.

2.2.4. Analyzing design hierarchy..
Top module:  \main
Used module:     \SYSTEM
Used module:         \SPI_master
Used module:         $paramod\UART_CORE\BAUDBITS=12
Used module:         \ram32
Used module:         \laRVa
Used module:     \pll

2.2.5. Analyzing design hierarchy..
Top module:  \main
Used module:     \SYSTEM
Used module:         \SPI_master
Used module:         $paramod\UART_CORE\BAUDBITS=12
Used module:         \ram32
Used module:         \laRVa
Used module:     \pll
Removing unused module `\UART_CORE'.
Removed 1 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ram32.$proc$system.v:627$582'.
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$system.v:558$503 in module SPI_master.
Marked 1 switch rules as full_case in process $proc$system.v:547$499 in module SPI_master.
Marked 1 switch rules as full_case in process $proc$system.v:538$493 in module SPI_master.
Marked 1 switch rules as full_case in process $proc$system.v:529$490 in module SPI_master.
Removed 1 dead cases from process $proc$system.v:472$481 in module SYSTEM.
Marked 1 switch rules as full_case in process $proc$system.v:472$481 in module SYSTEM.
Marked 3 switch rules as full_case in process $proc$system.v:474$453 in module SYSTEM.
Marked 1 switch rules as full_case in process $proc$system.v:466$449 in module SYSTEM.
Marked 1 switch rules as full_case in process $proc$system.v:414$440 in module SYSTEM.
Marked 2 switch rules as full_case in process $proc$system.v:350$416 in module SYSTEM.
Marked 1 switch rules as full_case in process $proc$system.v:247$381 in module SYSTEM.
Marked 1 switch rules as full_case in process $proc$system.v:203$360 in module SYSTEM.
Removed 1 dead cases from process $proc$laRVa.v:276$250 in module laRVa.
Marked 1 switch rules as full_case in process $proc$laRVa.v:276$250 in module laRVa.
Marked 1 switch rules as full_case in process $proc$laRVa.v:314$239 in module laRVa.
Marked 2 switch rules as full_case in process $proc$laRVa.v:291$230 in module laRVa.
Marked 1 switch rules as full_case in process $proc$laRVa.v:62$45 in module laRVa.
Removed a total of 2 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 7 redundant assignments.
Promoted 73 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\main.$proc$main.v:91$588'.
  Set init value: \cnt = 22'1111111111111111111111
Found init rule in `\SPI_master.$proc$system.v:554$557'.
  Set init value: \sin = 1'0
Found init rule in `\SPI_master.$proc$system.v:544$556'.
  Set init value: \bitcnt = 6'000000
Found init rule in `\SPI_master.$proc$system.v:536$555'.
  Set init value: \sck = 1'0
Found init rule in `\SPI_master.$proc$system.v:526$554'.
  Set init value: \divcnt = 8'00000000
Found init rule in `\SYSTEM.$proc$system.v:465$488'.
  Set init value: \irqen = 8'00000000
Found init rule in `\SYSTEM.$proc$system.v:412$487'.
  Set init value: \mc_flag = 1'0
Found init rule in `\SYSTEM.$proc$system.v:411$486'.
  Set init value: \max_count = 32'11111111111111111111111111111111
Found init rule in `\SYSTEM.$proc$system.v:410$485'.
  Set init value: \tcount = 0
Found init rule in `\SYSTEM.$proc$system.v:346$484'.
  Set init value: \nss_ICE = 2'11
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:99$761'.
  Set init value: \cbrx = 4'1111
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:95$760'.
  Set init value: \ove = 1'0
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:94$759'.
  Set init value: \dv = 1'0
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:86$758'.
  Set init value: \divrx = 12'000000000000
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:76$757'.
  Set init value: \rrxd = 2'00
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:38$756'.
  Set init value: \divtx = 12'000000000000
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:35$755'.
  Set init value: \rdy = 1'1
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:33$754'.
  Set init value: \shtx = 9'111111111
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:32$753'.
  Set init value: \thre = 1'1
Found init rule in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:26$752'.
  Set init value: \divider = 12'000000000000
Found init rule in `\laRVa.$proc$laRVa.v:310$302'.
  Set init value: \mmode = 1'0
Found init rule in `\laRVa.$proc$laRVa.v:309$301'.
  Set init value: \q0 = 1'0
Found init rule in `\laRVa.$proc$laRVa.v:61$300'.
  Set init value: \opvalid = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\SYSTEM.$proc$system.v:474$453'.
Found async reset \reset in `\SYSTEM.$proc$system.v:466$449'.
Found async reset \reset in `\laRVa.$proc$laRVa.v:314$239'.
Found async reset \reset in `\laRVa.$proc$laRVa.v:291$230'.
Found async reset \reset in `\laRVa.$proc$laRVa.v:62$45'.

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\main.$proc$main.v:91$588'.
Creating decoders for process `\main.$proc$main.v:94$584'.
Creating decoders for process `\ram32.$proc$system.v:623$575'.
     1/1: $0\data_out[31:0]
Creating decoders for process `\ram32.$proc$system.v:616$562'.
     1/12: $0$memwr$\ram_array$system.v:617$558_EN[31:0]$565
     2/12: $0$memwr$\ram_array$system.v:617$558_DATA[31:0]$564
     3/12: $0$memwr$\ram_array$system.v:617$558_ADDR[11:0]$563
     4/12: $0$memwr$\ram_array$system.v:618$559_EN[31:0]$568
     5/12: $0$memwr$\ram_array$system.v:618$559_DATA[31:0]$567
     6/12: $0$memwr$\ram_array$system.v:618$559_ADDR[11:0]$566
     7/12: $0$memwr$\ram_array$system.v:619$560_EN[31:0]$571
     8/12: $0$memwr$\ram_array$system.v:619$560_DATA[31:0]$570
     9/12: $0$memwr$\ram_array$system.v:619$560_ADDR[11:0]$569
    10/12: $0$memwr$\ram_array$system.v:620$561_EN[31:0]$574
    11/12: $0$memwr$\ram_array$system.v:620$561_DATA[31:0]$573
    12/12: $0$memwr$\ram_array$system.v:620$561_ADDR[11:0]$572
Creating decoders for process `\SPI_master.$proc$system.v:554$557'.
Creating decoders for process `\SPI_master.$proc$system.v:544$556'.
Creating decoders for process `\SPI_master.$proc$system.v:536$555'.
Creating decoders for process `\SPI_master.$proc$system.v:526$554'.
Creating decoders for process `\SPI_master.$proc$system.v:558$503'.
     1/25: $0\shreg[31:0] [31]
     2/25: $0\shreg[31:0] [30]
     3/25: $0\shreg[31:0] [29]
     4/25: $0\shreg[31:0] [28]
     5/25: $0\shreg[31:0] [27]
     6/25: $0\shreg[31:0] [26]
     7/25: $0\shreg[31:0] [25]
     8/25: $0\shreg[31:0] [24]
     9/25: $0\shreg[31:0] [23]
    10/25: $0\shreg[31:0] [22]
    11/25: $0\shreg[31:0] [21]
    12/25: $0\shreg[31:0] [20]
    13/25: $0\shreg[31:0] [19]
    14/25: $0\shreg[31:0] [18]
    15/25: $0\shreg[31:0] [17]
    16/25: $0\shreg[31:0] [16]
    17/25: $0\shreg[31:0] [15]
    18/25: $0\shreg[31:0] [14]
    19/25: $0\shreg[31:0] [13]
    20/25: $0\shreg[31:0] [12]
    21/25: $0\shreg[31:0] [11]
    22/25: $0\shreg[31:0] [10]
    23/25: $0\shreg[31:0] [9]
    24/25: $0\shreg[31:0] [8]
    25/25: $0\shreg[31:0] [7:0]
Creating decoders for process `\SPI_master.$proc$system.v:555$502'.
Creating decoders for process `\SPI_master.$proc$system.v:547$499'.
     1/1: $0\bitcnt[5:0]
Creating decoders for process `\SPI_master.$proc$system.v:538$493'.
     1/1: $0\sck[0:0]
Creating decoders for process `\SPI_master.$proc$system.v:529$490'.
     1/1: $0\divcnt[7:0]
Creating decoders for process `\SYSTEM.$proc$system.v:465$488'.
Creating decoders for process `\SYSTEM.$proc$system.v:412$487'.
Creating decoders for process `\SYSTEM.$proc$system.v:411$486'.
Creating decoders for process `\SYSTEM.$proc$system.v:410$485'.
Creating decoders for process `\SYSTEM.$proc$system.v:346$484'.
Creating decoders for process `\SYSTEM.$proc$system.v:472$481'.
     1/1: $1$mem2reg_rd$\irqvect$system.v:496$357_DATA[29:0]$483
Creating decoders for process `\SYSTEM.$proc$system.v:474$453'.
     1/13: $2$mem2reg_wr$\irqvect$system.v:480$356_ADDR[2:0]$462
     2/13: $2$mem2reg_wr$\irqvect$system.v:480$356_DATA[29:0]$463
     3/13: $1$mem2reg_wr$\irqvect$system.v:480$356_DATA[29:0]$457
     4/13: $1$mem2reg_wr$\irqvect$system.v:480$356_ADDR[2:0]$456
     5/13: $1\k[31:0]
     6/13: $0\irqvect[7][29:0]
     7/13: $0\irqvect[6][29:0]
     8/13: $0\irqvect[5][29:0]
     9/13: $0\irqvect[4][29:0]
    10/13: $0\irqvect[3][29:0]
    11/13: $0\irqvect[2][29:0]
    12/13: $0\irqvect[1][29:0]
    13/13: $0\irqvect[0][29:0]
Creating decoders for process `\SYSTEM.$proc$system.v:466$449'.
     1/1: $0\irqen[7:0]
Creating decoders for process `\SYSTEM.$proc$system.v:414$440'.
     1/2: $1\tcount[31:0]
     2/2: $0\max_count[31:0]
Creating decoders for process `\SYSTEM.$proc$system.v:394$435'.
Creating decoders for process `\SYSTEM.$proc$system.v:371$425'.
     1/3: $0\divider_LORA[7:0]
     2/3: $0\control_LORA[5:0]
     3/3: $0\din_spi_LORA[31:0]
Creating decoders for process `\SYSTEM.$proc$system.v:350$416'.
     1/3: $0\nss_ICE[1:0]
     2/3: $0\control_ICE[31:0]
     3/3: $0\din_spi_ICE[31:0]
Creating decoders for process `\SYSTEM.$proc$system.v:247$381'.
     1/1: $0\iodo[31:0]
Creating decoders for process `\SYSTEM.$proc$system.v:203$360'.
     1/1: $0\cdi[31:0]
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:99$761'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:95$760'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:94$759'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:86$758'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:76$757'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:38$756'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:35$755'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:33$754'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:32$753'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:26$752'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
     1/6: $0\stopb[0:0]
     2/6: $0\rbr[7:0]
     3/6: $0\cbrx[3:0]
     4/6: $0\shrx[8:0]
     5/6: $0\ove[0:0]
     6/6: $0\dv[0:0]
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:92$738'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:79$732'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
     1/5: $0\rdy[0:0]
     2/5: $0\cntbit[3:0]
     3/5: $0\shtx[8:0]
     4/5: $0\thr[7:0]
     5/5: $0\thre[0:0]
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:41$719'.
Creating decoders for process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:27$717'.
     1/1: $0\divider[11:0]
Creating decoders for process `\laRVa.$proc$laRVa.v:310$302'.
Creating decoders for process `\laRVa.$proc$laRVa.v:309$301'.
Creating decoders for process `\laRVa.$proc$laRVa.v:61$300'.
Creating decoders for process `\laRVa.$proc$laRVa.v:32$269'.
Creating decoders for process `\laRVa.$proc$laRVa.v:276$250'.
     1/1: $1$mem2reg_rd$\PCreg$laRVa.v:277$16_DATA[29:0]$252
Creating decoders for process `\laRVa.$proc$laRVa.v:314$239'.
     1/2: $0\mmode[0:0]
     2/2: $0\q0[0:0]
Creating decoders for process `\laRVa.$proc$laRVa.v:302$235'.
Creating decoders for process `\laRVa.$proc$laRVa.v:291$230'.
     1/2: $0\PCreg[1][29:0]
     2/2: $0\PCreg[0][29:0]
Creating decoders for process `\laRVa.$proc$laRVa.v:69$51'.
Creating decoders for process `\laRVa.$proc$laRVa.v:62$45'.
     1/1: $0\opvalid[0:0]
Creating decoders for process `\laRVa.$proc$laRVa.v:47$39'.
     1/3: $0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42
     2/3: $0$memwr$\regs$laRVa.v:48$32_DATA[31:0]$41
     3/3: $0$memwr$\regs$laRVa.v:48$32_ADDR[3:0]$40

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\SYSTEM.$mem2reg_rd$\irqvect$system.v:496$357_DATA' from process `\SYSTEM.$proc$system.v:472$481'.
No latch inferred for signal `\SYSTEM.\iodo' from process `\SYSTEM.$proc$system.v:247$381'.
No latch inferred for signal `\SYSTEM.\cdi' from process `\SYSTEM.$proc$system.v:203$360'.
No latch inferred for signal `\laRVa.\i' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$17_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$17_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$18_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$18_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$19_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$19_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$20_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$20_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$21_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$21_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$22_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$22_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$23_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$23_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$24_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$24_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$25_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$25_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$26_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$26_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$27_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$27_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$28_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$28_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$29_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$29_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$30_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$30_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$31_ADDR' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$memwr$\regs$laRVa.v:33$31_DATA' from process `\laRVa.$proc$laRVa.v:32$269'.
No latch inferred for signal `\laRVa.$mem2reg_rd$\PCreg$laRVa.v:277$16_DATA' from process `\laRVa.$proc$laRVa.v:276$250'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\main.\cnt' using process `\main.$proc$main.v:94$584'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\ram32.\data_out' using process `\ram32.$proc$system.v:623$575'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:617$558_ADDR' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:617$558_DATA' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:617$558_EN' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:618$559_ADDR' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:618$559_DATA' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:618$559_EN' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:619$560_ADDR' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:619$560_DATA' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:619$560_EN' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:620$561_ADDR' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:620$561_DATA' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\ram32.$memwr$\ram_array$system.v:620$561_EN' using process `\ram32.$proc$system.v:616$562'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\SPI_master.\shreg' using process `\SPI_master.$proc$system.v:558$503'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\SPI_master.\sin' using process `\SPI_master.$proc$system.v:555$502'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\SPI_master.\bitcnt' using process `\SPI_master.$proc$system.v:547$499'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\SPI_master.\sck' using process `\SPI_master.$proc$system.v:538$493'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\SPI_master.\divcnt' using process `\SPI_master.$proc$system.v:529$490'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\SYSTEM.\k' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1139' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[0]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1140' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[1]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1141' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[2]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1142' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[3]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1143' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[4]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1144' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[5]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1145' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[6]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1146' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqvect[7]' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1147' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.$mem2reg_wr$\irqvect$system.v:480$356_ADDR' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1148' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.$mem2reg_wr$\irqvect$system.v:480$356_DATA' using process `\SYSTEM.$proc$system.v:474$453'.
  created $adff cell `$procdff$1149' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\irqen' using process `\SYSTEM.$proc$system.v:466$449'.
  created $adff cell `$procdff$1150' with positive edge clock and positive level reset.
Creating register for signal `\SYSTEM.\tcount' using process `\SYSTEM.$proc$system.v:414$440'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\SYSTEM.\max_count' using process `\SYSTEM.$proc$system.v:414$440'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\SYSTEM.\mc_flag' using process `\SYSTEM.$proc$system.v:414$440'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\SYSTEM.\outreg' using process `\SYSTEM.$proc$system.v:394$435'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\SYSTEM.\din_spi_LORA' using process `\SYSTEM.$proc$system.v:371$425'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\SYSTEM.\control_LORA' using process `\SYSTEM.$proc$system.v:371$425'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\SYSTEM.\divider_LORA' using process `\SYSTEM.$proc$system.v:371$425'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\SYSTEM.\din_spi_ICE' using process `\SYSTEM.$proc$system.v:350$416'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\SYSTEM.\control_ICE' using process `\SYSTEM.$proc$system.v:350$416'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\SYSTEM.\nss_ICE' using process `\SYSTEM.$proc$system.v:350$416'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\dv' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\ove' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\shrx' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\rbr' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\stopb' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\cbrx' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\rxst0' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\divrx' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:92$738'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\rrxd' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:79$732'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\thre' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
  created $dff cell `$procdff$1170' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\thr' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
  created $dff cell `$procdff$1171' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\shtx' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
  created $dff cell `$procdff$1172' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\cntbit' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\rdy' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
  created $dff cell `$procdff$1174' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\divtx' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:41$719'.
  created $dff cell `$procdff$1175' with positive edge clock.
Creating register for signal `$paramod\UART_CORE\BAUDBITS=12.\divider' using process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:27$717'.
  created $dff cell `$procdff$1176' with positive edge clock.
Creating register for signal `\laRVa.\q0' using process `\laRVa.$proc$laRVa.v:314$239'.
  created $adff cell `$procdff$1177' with positive edge clock and positive level reset.
Creating register for signal `\laRVa.\mmode' using process `\laRVa.$proc$laRVa.v:314$239'.
  created $adff cell `$procdff$1178' with positive edge clock and positive level reset.
Creating register for signal `\laRVa.\PCci' using process `\laRVa.$proc$laRVa.v:302$235'.
  created $dff cell `$procdff$1179' with positive edge clock.
Creating register for signal `\laRVa.\PCreg[0]' using process `\laRVa.$proc$laRVa.v:291$230'.
  created $adff cell `$procdff$1180' with positive edge clock and positive level reset.
Creating register for signal `\laRVa.\PCreg[1]' using process `\laRVa.$proc$laRVa.v:291$230'.
  created $adff cell `$procdff$1181' with positive edge clock and positive level reset.
Creating register for signal `\laRVa.\IR' using process `\laRVa.$proc$laRVa.v:69$51'.
  created $dff cell `$procdff$1182' with positive edge clock.
Creating register for signal `\laRVa.\opvalid' using process `\laRVa.$proc$laRVa.v:62$45'.
  created $adff cell `$procdff$1183' with positive edge clock and positive level reset.
Creating register for signal `\laRVa.$memwr$\regs$laRVa.v:48$32_ADDR' using process `\laRVa.$proc$laRVa.v:47$39'.
  created $dff cell `$procdff$1184' with positive edge clock.
Creating register for signal `\laRVa.$memwr$\regs$laRVa.v:48$32_DATA' using process `\laRVa.$proc$laRVa.v:47$39'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\laRVa.$memwr$\regs$laRVa.v:48$32_EN' using process `\laRVa.$proc$laRVa.v:47$39'.
  created $dff cell `$procdff$1186' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `main.$proc$main.v:91$588'.
Removing empty process `main.$proc$main.v:94$584'.
Found and cleaned up 1 empty switch in `\ram32.$proc$system.v:623$575'.
Removing empty process `ram32.$proc$system.v:623$575'.
Found and cleaned up 4 empty switches in `\ram32.$proc$system.v:616$562'.
Removing empty process `ram32.$proc$system.v:616$562'.
Removing empty process `SPI_master.$proc$system.v:554$557'.
Removing empty process `SPI_master.$proc$system.v:544$556'.
Removing empty process `SPI_master.$proc$system.v:536$555'.
Removing empty process `SPI_master.$proc$system.v:526$554'.
Found and cleaned up 2 empty switches in `\SPI_master.$proc$system.v:558$503'.
Removing empty process `SPI_master.$proc$system.v:558$503'.
Removing empty process `SPI_master.$proc$system.v:555$502'.
Found and cleaned up 2 empty switches in `\SPI_master.$proc$system.v:547$499'.
Removing empty process `SPI_master.$proc$system.v:547$499'.
Found and cleaned up 2 empty switches in `\SPI_master.$proc$system.v:538$493'.
Removing empty process `SPI_master.$proc$system.v:538$493'.
Found and cleaned up 1 empty switch in `\SPI_master.$proc$system.v:529$490'.
Removing empty process `SPI_master.$proc$system.v:529$490'.
Removing empty process `SYSTEM.$proc$system.v:465$488'.
Removing empty process `SYSTEM.$proc$system.v:412$487'.
Removing empty process `SYSTEM.$proc$system.v:411$486'.
Removing empty process `SYSTEM.$proc$system.v:410$485'.
Removing empty process `SYSTEM.$proc$system.v:346$484'.
Found and cleaned up 1 empty switch in `\SYSTEM.$proc$system.v:472$481'.
Removing empty process `SYSTEM.$proc$system.v:472$481'.
Found and cleaned up 2 empty switches in `\SYSTEM.$proc$system.v:474$453'.
Removing empty process `SYSTEM.$proc$system.v:474$453'.
Found and cleaned up 1 empty switch in `\SYSTEM.$proc$system.v:466$449'.
Removing empty process `SYSTEM.$proc$system.v:466$449'.
Found and cleaned up 2 empty switches in `\SYSTEM.$proc$system.v:414$440'.
Removing empty process `SYSTEM.$proc$system.v:414$440'.
Removing empty process `SYSTEM.$proc$system.v:394$435'.
Found and cleaned up 2 empty switches in `\SYSTEM.$proc$system.v:371$425'.
Removing empty process `SYSTEM.$proc$system.v:371$425'.
Found and cleaned up 3 empty switches in `\SYSTEM.$proc$system.v:350$416'.
Removing empty process `SYSTEM.$proc$system.v:350$416'.
Found and cleaned up 1 empty switch in `\SYSTEM.$proc$system.v:247$381'.
Removing empty process `SYSTEM.$proc$system.v:247$381'.
Found and cleaned up 1 empty switch in `\SYSTEM.$proc$system.v:203$360'.
Removing empty process `SYSTEM.$proc$system.v:203$360'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:99$761'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:95$760'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:94$759'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:86$758'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:76$757'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:38$756'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:35$755'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:33$754'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:32$753'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:26$752'.
Found and cleaned up 4 empty switches in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:104$744'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:92$738'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:79$732'.
Found and cleaned up 5 empty switches in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:44$725'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:41$719'.
Found and cleaned up 1 empty switch in `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:27$717'.
Removing empty process `$paramod\UART_CORE\BAUDBITS=12.$proc$uart.v:27$717'.
Removing empty process `laRVa.$proc$laRVa.v:310$302'.
Removing empty process `laRVa.$proc$laRVa.v:309$301'.
Removing empty process `laRVa.$proc$laRVa.v:61$300'.
Removing empty process `laRVa.$proc$laRVa.v:32$269'.
Found and cleaned up 1 empty switch in `\laRVa.$proc$laRVa.v:276$250'.
Removing empty process `laRVa.$proc$laRVa.v:276$250'.
Removing empty process `laRVa.$proc$laRVa.v:314$239'.
Removing empty process `laRVa.$proc$laRVa.v:302$235'.
Found and cleaned up 2 empty switches in `\laRVa.$proc$laRVa.v:291$230'.
Removing empty process `laRVa.$proc$laRVa.v:291$230'.
Removing empty process `laRVa.$proc$laRVa.v:69$51'.
Removing empty process `laRVa.$proc$laRVa.v:62$45'.
Found and cleaned up 1 empty switch in `\laRVa.$proc$laRVa.v:47$39'.
Removing empty process `laRVa.$proc$laRVa.v:47$39'.
Cleaned up 39 empty switches.

2.4. Executing FLATTEN pass (flatten design).
Using template pll for cells of type pll.
Using template SYSTEM for cells of type SYSTEM.
Using template SPI_master for cells of type SPI_master.
Using template laRVa for cells of type laRVa.
Using template $paramod\UART_CORE\BAUDBITS=12 for cells of type $paramod\UART_CORE\BAUDBITS=12.
Using template ram32 for cells of type ram32.
No more expansions possible.
Deleting now unused module pll.
Deleting now unused module ram32.
Deleting now unused module SPI_master.
Deleting now unused module SYSTEM.
Deleting now unused module $paramod\UART_CORE\BAUDBITS=12.
Deleting now unused module laRVa.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 21 unused cells and 651 unused wires.

2.9. Executing CHECK pass (checking for obvious problems).
checking module main..
Warning: Wire main.\BME680_CS is used but has no driver.
Warning: Wire main.\ADC_CS is used but has no driver.
Warning: Wire main.\sys1.entrada [31] is used but has no driver.
Warning: Wire main.\sys1.entrada [30] is used but has no driver.
Warning: Wire main.\sys1.entrada [29] is used but has no driver.
Warning: Wire main.\sys1.entrada [28] is used but has no driver.
Warning: Wire main.\sys1.entrada [27] is used but has no driver.
Warning: Wire main.\sys1.entrada [26] is used but has no driver.
Warning: Wire main.\sys1.entrada [25] is used but has no driver.
Warning: Wire main.\sys1.entrada [24] is used but has no driver.
Warning: Wire main.\sys1.entrada [23] is used but has no driver.
Warning: Wire main.\sys1.entrada [22] is used but has no driver.
Warning: Wire main.\sys1.entrada [21] is used but has no driver.
Warning: Wire main.\sys1.entrada [20] is used but has no driver.
Warning: Wire main.\sys1.entrada [19] is used but has no driver.
Warning: Wire main.\sys1.entrada [18] is used but has no driver.
Warning: Wire main.\sys1.entrada [17] is used but has no driver.
Warning: Wire main.\sys1.entrada [16] is used but has no driver.
Warning: Wire main.\sys1.entrada [15] is used but has no driver.
Warning: Wire main.\sys1.entrada [14] is used but has no driver.
Warning: Wire main.\sys1.entrada [13] is used but has no driver.
Warning: Wire main.\sys1.entrada [12] is used but has no driver.
Warning: Wire main.\sys1.entrada [11] is used but has no driver.
Warning: Wire main.\sys1.entrada [10] is used but has no driver.
Warning: Wire main.\sys1.entrada [9] is used but has no driver.
Warning: Wire main.\sys1.entrada [8] is used but has no driver.
Warning: Wire main.\sys1.entrada [7] is used but has no driver.
Warning: Wire main.\sys1.entrada [6] is used but has no driver.
Warning: Wire main.\sys1.entrada [5] is used but has no driver.
Warning: Wire main.\sys1.entrada [4] is used but has no driver.
Warning: Wire main.\sys1.entrada [3] is used but has no driver.
Warning: Wire main.\sys1.entrada [2] is used but has no driver.
found and reported 32 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 38 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$procmux$1114:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42
      New ports: A=1'0, B=1'1, Y=$techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0]
      New connections: $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [31:1] = { $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] $techmap\sys1.cpu.$0$memwr$\regs$laRVa.v:48$32_EN[31:0]$42 [0] }
    Consolidated identical input bits for $mux cell $techmap\sys1.ram0.$procmux$764:
      Old ports: A=0, B=255, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565
      New ports: A=1'0, B=1'1, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0]
      New connections: $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [31:1] = { 24'000000000000000000000000 $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565 [0] }
    Consolidated identical input bits for $mux cell $techmap\sys1.ram0.$procmux$770:
      Old ports: A=0, B=65280, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568
      New ports: A=1'0, B=1'1, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8]
      New connections: { $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [31:9] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [7:0] } = { 16'0000000000000000 $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\sys1.ram0.$procmux$776:
      Old ports: A=0, B=16711680, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571
      New ports: A=1'0, B=1'1, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16]
      New connections: { $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [31:17] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [15:0] } = { 8'00000000 $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\sys1.ram0.$procmux$782:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574
      New ports: A=1'0, B=1'1, Y=$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24]
      New connections: { $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [31:25] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [23:0] } = { $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] $techmap\sys1.ram0.$0$memwr$\ram_array$system.v:620$561_EN[31:0]$574 [24] 24'000000000000000000000000 }
  Optimizing cells in module \main.
Performed a total of 5 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \sys1.nss_ICE = 2'11 to constant driver in module main.
Promoted 1 init specs to constant drivers.

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 38 unused wires.

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$253 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$254 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$255 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$256 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$257 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$258 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$259 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$260 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$261 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$262 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$263 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$264 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$265 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$266 (sys1.cpu.regs).
Removed top 28 address bits (of 32) from memory init port main.$techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$267 (sys1.cpu.regs).
Removed top 20 address bits (of 32) from memory init port main.$techmap\sys1.ram0.$meminit$\ram_array$system.v:631$577 (sys1.ram0.ram_array).
Removed top 31 bits (of 32) from port B of cell main.$sub$main.v:94$585 ($sub).
Removed top 9 bits (of 32) from port Y of cell main.$sub$main.v:94$585 ($sub).
Removed top 10 bits (of 32) from mux cell main.$ternary$main.v:94$587 ($mux).
Removed top 1 bits (of 2) from port B of cell main.$techmap\sys1.$procmux$1059_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1054_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1053_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1052_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1051_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1050_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1049_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1048_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell main.$techmap\sys1.$procmux$1047_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$994_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$983_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$973_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$933_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$932_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.$procmux$931_CMP0 ($eq).
Removed cell main.$techmap\sys1.$ternary$system.v:495$471 ($mux).
Removed top 2 bits (of 6) from port B of cell main.$techmap\sys1.$lt$system.v:478$458 ($lt).
Removed top 2 bits (of 6) from port B of cell main.$techmap\sys1.$eq$system.v:468$450 ($eq).
Removed top 31 bits (of 32) from mux cell main.$techmap\sys1.$ternary$system.v:428$448 ($mux).
Removed top 31 bits (of 32) from mux cell main.$techmap\sys1.$ternary$system.v:428$447 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.$add$system.v:426$444 ($add).
Removed top 1 bits (of 2) from port B of cell main.$techmap\sys1.$eq$system.v:352$417 ($eq).
Removed top 2 bits (of 4) from port B of cell main.$techmap\sys1.$eq$system.v:240$375 ($eq).
Removed top 1 bits (of 4) from port B of cell main.$techmap\sys1.$eq$system.v:239$373 ($eq).
Removed top 1 bits (of 4) from port B of cell main.$techmap\sys1.$eq$system.v:237$371 ($eq).
Removed top 1 bits (of 4) from port B of cell main.$techmap\sys1.$eq$system.v:236$369 ($eq).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$sub$system.v:588$552 ($sub).
Removed top 25 bits (of 32) from port Y of cell main.$techmap\sys1.spi1.$sub$system.v:588$552 ($sub).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:585$550 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:584$548 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:583$546 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:582$544 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:581$542 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:580$540 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:579$538 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:578$536 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:577$534 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:576$532 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:575$530 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:574$528 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:573$526 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:572$524 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:571$522 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:570$520 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:569$518 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:568$516 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:567$514 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:566$512 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:565$510 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:564$508 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:563$506 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$gt$system.v:562$504 ($gt).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$sub$system.v:549$501 ($sub).
Removed top 26 bits (of 32) from port Y of cell main.$techmap\sys1.spi1.$sub$system.v:549$501 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi1.$sub$system.v:531$492 ($sub).
Removed top 24 bits (of 32) from port Y of cell main.$techmap\sys1.spi1.$sub$system.v:531$492 ($sub).
Removed top 31 bits (of 32) from FF cell main.$techmap\sys1.cpu.$procdff$1186 ($dff).
Removed cell main.$techmap\sys1.cpu.$procmux$1118 ($mux).
Removed cell main.$techmap\sys1.cpu.$procmux$1116 ($mux).
Removed top 2 bits (of 32) from port Y of cell main.$techmap\sys1.cpu.$add$laRVa.v:287$226 ($add).
Removed top 2 bits (of 32) from port B of cell main.$techmap\sys1.cpu.$add$laRVa.v:287$226 ($add).
Removed top 31 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:287$225 ($mux).
Removed top 2 bits (of 4) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:250$202 ($mux).
Removed top 27 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:217$186 ($mux).
Removed top 1 bits (of 2) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:212$185 ($eq).
Removed top 31 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:181$161 ($mux).
Removed top 31 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:180$158 ($mux).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:126$118 ($eq).
Removed top 1 bits (of 3) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:126$116 ($eq).
Removed top 2 bits (of 12) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:100$101 ($eq).
Removed top 2 bits (of 3) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:100$99 ($eq).
Removed top 1 bits (of 2) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:99$97 ($eq).
Removed top 2 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:89$74 ($eq).
Removed top 1 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:88$72 ($eq).
Removed top 1 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:84$64 ($eq).
Removed top 5 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:83$62 ($eq).
Removed top 2 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:82$60 ($eq).
Removed top 1 bits (of 7) from port B of cell main.$techmap\sys1.cpu.$eq$laRVa.v:81$58 ($eq).
Removed top 28 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:78$57 ($mux).
Removed top 28 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:77$55 ($mux).
Removed top 28 bits (of 32) from mux cell main.$techmap\sys1.cpu.$ternary$laRVa.v:76$53 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$sub$system.v:588$552 ($sub).
Removed top 25 bits (of 32) from port Y of cell main.$techmap\sys1.spi0.$sub$system.v:588$552 ($sub).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:585$550 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:584$548 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:583$546 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:582$544 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:581$542 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:580$540 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:579$538 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:578$536 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:577$534 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:576$532 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:575$530 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:574$528 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:573$526 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:572$524 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:571$522 ($gt).
Removed top 27 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:570$520 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:569$518 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:568$516 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:567$514 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:566$512 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:565$510 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:564$508 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:563$506 ($gt).
Removed top 28 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$gt$system.v:562$504 ($gt).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$sub$system.v:549$501 ($sub).
Removed top 26 bits (of 32) from port Y of cell main.$techmap\sys1.spi0.$sub$system.v:549$501 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.spi0.$sub$system.v:531$492 ($sub).
Removed top 24 bits (of 32) from port Y of cell main.$techmap\sys1.spi0.$sub$system.v:531$492 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart2.$sub$uart.v:110$748 ($sub).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart2.$sub$uart.v:110$748 ($sub).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart2.$ternary$uart.v:92$742 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart2.$sub$uart.v:92$740 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart2.$sub$uart.v:92$740 ($sub).
Removed top 1 bits (of 12) from port B of cell main.$techmap\sys1.uart2.$eq$uart.v:89$736 ($eq).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart2.$add$uart.v:63$729 ($add).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart2.$add$uart.v:63$729 ($add).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart2.$ternary$uart.v:42$724 ($mux).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart2.$ternary$uart.v:42$723 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart2.$sub$uart.v:42$721 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart2.$sub$uart.v:42$721 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart1.$sub$uart.v:110$748 ($sub).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart1.$sub$uart.v:110$748 ($sub).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart1.$ternary$uart.v:92$742 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart1.$sub$uart.v:92$740 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart1.$sub$uart.v:92$740 ($sub).
Removed top 1 bits (of 12) from port B of cell main.$techmap\sys1.uart1.$eq$uart.v:89$736 ($eq).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart1.$add$uart.v:63$729 ($add).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart1.$add$uart.v:63$729 ($add).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart1.$ternary$uart.v:42$724 ($mux).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart1.$ternary$uart.v:42$723 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart1.$sub$uart.v:42$721 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart1.$sub$uart.v:42$721 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart0.$sub$uart.v:110$748 ($sub).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart0.$sub$uart.v:110$748 ($sub).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart0.$ternary$uart.v:92$742 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart0.$sub$uart.v:92$740 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart0.$sub$uart.v:92$740 ($sub).
Removed top 1 bits (of 12) from port B of cell main.$techmap\sys1.uart0.$eq$uart.v:89$736 ($eq).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart0.$add$uart.v:63$729 ($add).
Removed top 28 bits (of 32) from port Y of cell main.$techmap\sys1.uart0.$add$uart.v:63$729 ($add).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart0.$ternary$uart.v:42$724 ($mux).
Removed top 20 bits (of 32) from mux cell main.$techmap\sys1.uart0.$ternary$uart.v:42$723 ($mux).
Removed top 31 bits (of 32) from port B of cell main.$techmap\sys1.uart0.$sub$uart.v:42$721 ($sub).
Removed top 20 bits (of 32) from port Y of cell main.$techmap\sys1.uart0.$sub$uart.v:42$721 ($sub).
Removed top 7 bits (of 32) from FF cell main.$techmap\sys1.ram0.$procdff$1133 ($dff).
Removed top 8 bits (of 32) from FF cell main.$techmap\sys1.ram0.$procdff$1130 ($dff).
Removed top 16 bits (of 32) from FF cell main.$techmap\sys1.ram0.$procdff$1127 ($dff).
Removed top 24 bits (of 32) from FF cell main.$techmap\sys1.ram0.$procdff$1124 ($dff).
Removed cell main.$techmap\sys1.ram0.$procmux$786 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$784 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$780 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$778 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$774 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$772 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$768 ($mux).
Removed cell main.$techmap\sys1.ram0.$procmux$766 ($mux).
Removed top 1 bits (of 23) from port Y of cell main.$sub$main.v:94$585 ($sub).
Removed top 7 bits (of 24) from FF cell main.$techmap\sys1.ram0.$procdff$1130 ($dff).
Removed top 7 bits (of 16) from FF cell main.$techmap\sys1.ram0.$procdff$1127 ($dff).
Removed top 7 bits (of 8) from FF cell main.$techmap\sys1.ram0.$procdff$1124 ($dff).
Removed top 10 bits (of 32) from wire main.$sub$main.v:94$585_Y.
Removed top 31 bits (of 32) from wire main.$techmap\sys1.$ternary$system.v:428$447_Y.
Removed top 31 bits (of 32) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:180$158_Y.
Removed top 31 bits (of 32) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:181$161_Y.
Removed top 2 bits (of 4) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:250$202_Y.
Removed top 31 bits (of 32) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:287$225_Y.
Removed top 28 bits (of 32) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:77$55_Y.
Removed top 28 bits (of 32) from wire main.$techmap\sys1.cpu.$ternary$laRVa.v:78$57_Y.
Removed top 24 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_DATA[31:0]$564.
Removed top 24 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:617$558_EN[31:0]$565.
Removed top 16 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_DATA[31:0]$567.
Removed top 16 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:618$559_EN[31:0]$568.
Removed top 8 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_DATA[31:0]$570.
Removed top 8 bits (of 32) from wire main.$techmap\sys1.ram0.$0$memwr$\ram_array$system.v:619$560_EN[31:0]$571.
Removed top 24 bits (of 32) from wire main.$techmap\sys1.ram0.$memwr$\ram_array$system.v:617$558_EN.
Removed top 16 bits (of 32) from wire main.$techmap\sys1.ram0.$memwr$\ram_array$system.v:618$559_EN.
Removed top 8 bits (of 32) from wire main.$techmap\sys1.ram0.$memwr$\ram_array$system.v:619$560_EN.
Removed top 24 bits (of 32) from wire main.$techmap\sys1.spi0.$sub$system.v:531$492_Y.
Removed top 26 bits (of 32) from wire main.$techmap\sys1.spi0.$sub$system.v:549$501_Y.
Removed top 24 bits (of 32) from wire main.$techmap\sys1.spi1.$sub$system.v:531$492_Y.
Removed top 26 bits (of 32) from wire main.$techmap\sys1.spi1.$sub$system.v:549$501_Y.
Removed top 28 bits (of 32) from wire main.$techmap\sys1.uart0.$add$uart.v:63$729_Y.
Removed top 2 bits (of 4) from wire main.$techmap\sys1.uart0.$procmux$1088_Y.
Removed top 1 bits (of 9) from wire main.$techmap\sys1.uart0.$procmux$1092_Y.
Removed top 20 bits (of 32) from wire main.$techmap\sys1.uart0.$sub$uart.v:42$721_Y.
Removed top 28 bits (of 32) from wire main.$techmap\sys1.uart1.$add$uart.v:63$729_Y.
Removed top 20 bits (of 32) from wire main.$techmap\sys1.uart1.$sub$uart.v:42$721_Y.
Removed top 28 bits (of 32) from wire main.$techmap\sys1.uart2.$add$uart.v:63$729_Y.
Removed top 20 bits (of 32) from wire main.$techmap\sys1.uart2.$sub$uart.v:42$721_Y.
Removed top 1 bits (of 5) from wire main.sys1.cpu.rs1.
Removed top 1 bits (of 5) from wire main.sys1.cpu.rs2.

2.12. Executing PEEPOPT pass (run peephole optimizers).

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 54 unused wires.

2.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module main that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sys1.ram0.$memrd$\ram_array$system.v:624$576 ($memrd):
    Found 1 activation_patterns using ctrl signal \sys1.iramcs.
    No candidates found.
  Analyzing resource sharing options for $techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\sys1.cpu.$ne$laRVa.v:45$36_Y.
    Found 1 candidates: $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34
    Analyzing resource sharing with $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34 ($memrd):
      Found 3 activation_patterns using ctrl signal { \sys1.cpu.oplui \sys1.cpu.opauipc \sys1.cpu.csrrw_mepc \sys1.cpu.mmode $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y $techmap\sys1.cpu.$or$laRVa.v:218$188_Y }.
      Forbidden control signals for this pair of cells: { \sys1.ram0.wrlanes \sys1.uart0.wrtx \sys1.uart0.wrbaud \sys1.uart0.rd $techmap\sys1.uart0.$and$uart.v:42$720_Y \sys1.uart1.wrtx \sys1.uart1.wrbaud \sys1.uart1.rd $techmap\sys1.uart1.$and$uart.v:42$720_Y \sys1.uart2.wrtx \sys1.uart2.wrbaud \sys1.uart2.rd $techmap\sys1.uart2.$and$uart.v:42$720_Y \sys1.spi0.wr $techmap\sys1.spi0.$or$system.v:530$491_Y \sys1.cpu.jump \sys1.cpu.aluIn2 [4:0] \sys1.cpu.aluAdder [1:0] $techmap\sys1.cpu.$xor$laRVa.v:131$131_Y $techmap\sys1.cpu.$and$laRVa.v:283$219_Y \sys1.spi1.wr $techmap\sys1.spi1.$or$system.v:530$491_Y \sys1.iramcs \sys1.timercs \sys1.owr $techmap\sys1.$and$system.v:352$420_Y $techmap\sys1.$and$system.v:373$429_Y $techmap\sys1.$and$system.v:417$442_Y $techmap\sys1.$eq$system.v:468$450_Y $techmap\sys1.$and$system.v:468$452_Y $techmap\sys1.$logic_and$system.v:478$461_Y $techmap\sys1.$procmux$943_CMP $techmap\sys1.$procmux$949_CMP $techmap\sys1.$procmux$956_CMP $techmap\sys1.$procmux$964_CMP $techmap\sys1.$procmux$973_CMP $techmap\sys1.$procmux$983_CMP $techmap\sys1.$procmux$994_CMP $techmap\sys1.$procmux$1041_CMP $techmap\sys1.$procmux$1042_CMP $techmap\sys1.$procmux$1043_CMP $techmap\sys1.$procmux$1044_CMP $techmap\sys1.$procmux$1045_CMP $techmap\sys1.$procmux$1046_CMP $techmap\sys1.$procmux$1047_CMP $techmap\sys1.$procmux$1048_CMP $techmap\sys1.$procmux$1049_CMP $techmap\sys1.$procmux$1050_CMP $techmap\sys1.$procmux$1051_CMP $techmap\sys1.$procmux$1052_CMP $techmap\sys1.$procmux$1006_CMP $techmap\sys1.$procmux$1053_CMP $techmap\sys1.$procmux$1054_CMP $techmap\sys1.$procmux$1058_CMP $techmap\sys1.$procmux$1059_CMP }
      Activation pattern for cell $techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37: $techmap\sys1.cpu.$ne$laRVa.v:45$36_Y = 1'1
      Activation pattern for cell $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34: { $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y $techmap\sys1.cpu.$or$laRVa.v:218$188_Y } = 2'11
      Activation pattern for cell $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34: { \sys1.cpu.oplui \sys1.cpu.opauipc $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y } = 3'001
      Activation pattern for cell $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34: { \sys1.cpu.csrrw_mepc \sys1.cpu.mmode $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y } = 3'111
      Size of SAT problem: 19 cells, 235 variables, 612 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sys1.cpu.oplui \sys1.cpu.opauipc \sys1.cpu.csrrw_mepc \sys1.cpu.mmode $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y $techmap\sys1.cpu.$ne$laRVa.v:45$36_Y $techmap\sys1.cpu.$or$laRVa.v:218$188_Y } = 7'0000110
  Analyzing resource sharing options for $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34 ($memrd):
    Found 3 activation_patterns using ctrl signal { \sys1.cpu.oplui \sys1.cpu.opauipc \sys1.cpu.csrrw_mepc \sys1.cpu.mmode $techmap\sys1.cpu.$ne$laRVa.v:44$33_Y $techmap\sys1.cpu.$or$laRVa.v:218$188_Y }.
    No candidates found.

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/cmp2lut.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
No more expansions possible.

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module main:
  creating $macc model for $sub$main.v:94$585 ($sub).
  creating $macc model for $techmap\sys1.$add$system.v:426$444 ($add).
  creating $macc model for $techmap\sys1.cpu.$add$laRVa.v:130$129 ($add).
  creating $macc model for $techmap\sys1.cpu.$add$laRVa.v:130$130 ($add).
  creating $macc model for $techmap\sys1.cpu.$add$laRVa.v:217$187 ($add).
  creating $macc model for $techmap\sys1.cpu.$add$laRVa.v:287$226 ($add).
  creating $macc model for $techmap\sys1.cpu.$add$laRVa.v:288$227 ($add).
  creating $macc model for $techmap\sys1.spi0.$sub$system.v:531$492 ($sub).
  creating $macc model for $techmap\sys1.spi0.$sub$system.v:549$501 ($sub).
  creating $macc model for $techmap\sys1.spi0.$sub$system.v:588$552 ($sub).
  creating $macc model for $techmap\sys1.spi1.$sub$system.v:531$492 ($sub).
  creating $macc model for $techmap\sys1.spi1.$sub$system.v:549$501 ($sub).
  creating $macc model for $techmap\sys1.spi1.$sub$system.v:588$552 ($sub).
  creating $macc model for $techmap\sys1.uart0.$add$uart.v:63$729 ($add).
  creating $macc model for $techmap\sys1.uart0.$sub$uart.v:110$748 ($sub).
  creating $macc model for $techmap\sys1.uart0.$sub$uart.v:42$721 ($sub).
  creating $macc model for $techmap\sys1.uart0.$sub$uart.v:92$740 ($sub).
  creating $macc model for $techmap\sys1.uart1.$add$uart.v:63$729 ($add).
  creating $macc model for $techmap\sys1.uart1.$sub$uart.v:110$748 ($sub).
  creating $macc model for $techmap\sys1.uart1.$sub$uart.v:42$721 ($sub).
  creating $macc model for $techmap\sys1.uart1.$sub$uart.v:92$740 ($sub).
  creating $macc model for $techmap\sys1.uart2.$add$uart.v:63$729 ($add).
  creating $macc model for $techmap\sys1.uart2.$sub$uart.v:110$748 ($sub).
  creating $macc model for $techmap\sys1.uart2.$sub$uart.v:42$721 ($sub).
  creating $macc model for $techmap\sys1.uart2.$sub$uart.v:92$740 ($sub).
  merging $macc model for $techmap\sys1.cpu.$add$laRVa.v:130$129 into $techmap\sys1.cpu.$add$laRVa.v:130$130.
  creating $alu model for $macc $techmap\sys1.uart2.$sub$uart.v:42$721.
  creating $alu model for $macc $techmap\sys1.uart2.$sub$uart.v:110$748.
  creating $alu model for $macc $techmap\sys1.uart2.$add$uart.v:63$729.
  creating $alu model for $macc $techmap\sys1.uart1.$sub$uart.v:92$740.
  creating $alu model for $macc $techmap\sys1.uart1.$sub$uart.v:42$721.
  creating $alu model for $macc $techmap\sys1.uart1.$sub$uart.v:110$748.
  creating $alu model for $macc $techmap\sys1.uart1.$add$uart.v:63$729.
  creating $alu model for $macc $techmap\sys1.uart0.$sub$uart.v:92$740.
  creating $alu model for $macc $techmap\sys1.uart0.$sub$uart.v:42$721.
  creating $alu model for $macc $techmap\sys1.uart0.$sub$uart.v:110$748.
  creating $alu model for $macc $techmap\sys1.uart0.$add$uart.v:63$729.
  creating $alu model for $macc $techmap\sys1.spi1.$sub$system.v:588$552.
  creating $alu model for $macc $techmap\sys1.spi1.$sub$system.v:549$501.
  creating $alu model for $macc $techmap\sys1.spi1.$sub$system.v:531$492.
  creating $alu model for $macc $techmap\sys1.spi0.$sub$system.v:588$552.
  creating $alu model for $macc $techmap\sys1.spi0.$sub$system.v:549$501.
  creating $alu model for $macc $techmap\sys1.spi0.$sub$system.v:531$492.
  creating $alu model for $macc $techmap\sys1.cpu.$add$laRVa.v:288$227.
  creating $alu model for $macc $techmap\sys1.cpu.$add$laRVa.v:287$226.
  creating $alu model for $macc $techmap\sys1.cpu.$add$laRVa.v:217$187.
  creating $alu model for $macc $techmap\sys1.cpu.$add$laRVa.v:130$130.
  creating $alu model for $macc $techmap\sys1.uart2.$sub$uart.v:92$740.
  creating $alu model for $macc $techmap\sys1.$add$system.v:426$444.
  creating $alu model for $macc $sub$main.v:94$585.
  creating $alu model for $techmap\sys1.$ge$system.v:422$443 ($ge): new $alu
  creating $alu model for $techmap\sys1.$lt$system.v:478$458 ($lt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:562$504 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:563$506 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:564$508 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:565$510 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:566$512 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:567$514 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:568$516 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:569$518 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:570$520 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:571$522 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:572$524 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:573$526 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:574$528 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:575$530 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:576$532 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:577$534 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:578$536 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:579$538 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:580$540 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:581$542 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:582$544 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:583$546 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:584$548 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi0.$gt$system.v:585$550 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:562$504 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:563$506 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:564$508 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:565$510 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:566$512 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:567$514 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:568$516 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:569$518 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:570$520 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:571$522 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:572$524 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:573$526 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:574$528 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:575$530 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:576$532 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:577$534 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:578$536 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:579$538 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:580$540 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:581$542 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:582$544 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:583$546 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:584$548 ($gt): new $alu
  creating $alu model for $techmap\sys1.spi1.$gt$system.v:585$550 ($gt): new $alu
  creating $alu model for $techmap\sys1.$eq$system.v:468$450 ($eq): merged with $techmap\sys1.$lt$system.v:478$458.
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:585$550: $auto$alumacc.cc:485:replace_alu$1268
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:584$548: $auto$alumacc.cc:485:replace_alu$1273
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:583$546: $auto$alumacc.cc:485:replace_alu$1278
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:582$544: $auto$alumacc.cc:485:replace_alu$1283
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:581$542: $auto$alumacc.cc:485:replace_alu$1288
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:580$540: $auto$alumacc.cc:485:replace_alu$1293
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:579$538: $auto$alumacc.cc:485:replace_alu$1298
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:578$536: $auto$alumacc.cc:485:replace_alu$1303
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:577$534: $auto$alumacc.cc:485:replace_alu$1308
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:576$532: $auto$alumacc.cc:485:replace_alu$1313
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:575$530: $auto$alumacc.cc:485:replace_alu$1318
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:574$528: $auto$alumacc.cc:485:replace_alu$1323
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:573$526: $auto$alumacc.cc:485:replace_alu$1328
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:572$524: $auto$alumacc.cc:485:replace_alu$1333
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:571$522: $auto$alumacc.cc:485:replace_alu$1338
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:570$520: $auto$alumacc.cc:485:replace_alu$1343
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:569$518: $auto$alumacc.cc:485:replace_alu$1348
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:568$516: $auto$alumacc.cc:485:replace_alu$1353
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:567$514: $auto$alumacc.cc:485:replace_alu$1358
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:566$512: $auto$alumacc.cc:485:replace_alu$1363
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:565$510: $auto$alumacc.cc:485:replace_alu$1368
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:564$508: $auto$alumacc.cc:485:replace_alu$1373
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:563$506: $auto$alumacc.cc:485:replace_alu$1378
  creating $alu cell for $techmap\sys1.spi1.$gt$system.v:562$504: $auto$alumacc.cc:485:replace_alu$1383
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:585$550: $auto$alumacc.cc:485:replace_alu$1388
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:584$548: $auto$alumacc.cc:485:replace_alu$1393
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:583$546: $auto$alumacc.cc:485:replace_alu$1398
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:582$544: $auto$alumacc.cc:485:replace_alu$1403
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:581$542: $auto$alumacc.cc:485:replace_alu$1408
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:580$540: $auto$alumacc.cc:485:replace_alu$1413
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:579$538: $auto$alumacc.cc:485:replace_alu$1418
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:578$536: $auto$alumacc.cc:485:replace_alu$1423
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:577$534: $auto$alumacc.cc:485:replace_alu$1428
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:576$532: $auto$alumacc.cc:485:replace_alu$1433
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:575$530: $auto$alumacc.cc:485:replace_alu$1438
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:574$528: $auto$alumacc.cc:485:replace_alu$1443
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:573$526: $auto$alumacc.cc:485:replace_alu$1448
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:572$524: $auto$alumacc.cc:485:replace_alu$1453
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:571$522: $auto$alumacc.cc:485:replace_alu$1458
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:570$520: $auto$alumacc.cc:485:replace_alu$1463
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:569$518: $auto$alumacc.cc:485:replace_alu$1468
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:568$516: $auto$alumacc.cc:485:replace_alu$1473
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:567$514: $auto$alumacc.cc:485:replace_alu$1478
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:566$512: $auto$alumacc.cc:485:replace_alu$1483
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:565$510: $auto$alumacc.cc:485:replace_alu$1488
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:564$508: $auto$alumacc.cc:485:replace_alu$1493
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:563$506: $auto$alumacc.cc:485:replace_alu$1498
  creating $alu cell for $techmap\sys1.spi0.$gt$system.v:562$504: $auto$alumacc.cc:485:replace_alu$1503
  creating $alu cell for $techmap\sys1.$lt$system.v:478$458, $techmap\sys1.$eq$system.v:468$450: $auto$alumacc.cc:485:replace_alu$1508
  creating $alu cell for $techmap\sys1.$ge$system.v:422$443: $auto$alumacc.cc:485:replace_alu$1519
  creating $alu cell for $sub$main.v:94$585: $auto$alumacc.cc:485:replace_alu$1532
  creating $alu cell for $techmap\sys1.$add$system.v:426$444: $auto$alumacc.cc:485:replace_alu$1535
  creating $alu cell for $techmap\sys1.uart2.$sub$uart.v:92$740: $auto$alumacc.cc:485:replace_alu$1538
  creating $alu cell for $techmap\sys1.cpu.$add$laRVa.v:130$130: $auto$alumacc.cc:485:replace_alu$1541
  creating $alu cell for $techmap\sys1.cpu.$add$laRVa.v:217$187: $auto$alumacc.cc:485:replace_alu$1544
  creating $alu cell for $techmap\sys1.cpu.$add$laRVa.v:287$226: $auto$alumacc.cc:485:replace_alu$1547
  creating $alu cell for $techmap\sys1.cpu.$add$laRVa.v:288$227: $auto$alumacc.cc:485:replace_alu$1550
  creating $alu cell for $techmap\sys1.spi0.$sub$system.v:531$492: $auto$alumacc.cc:485:replace_alu$1553
  creating $alu cell for $techmap\sys1.spi0.$sub$system.v:549$501: $auto$alumacc.cc:485:replace_alu$1556
  creating $alu cell for $techmap\sys1.spi0.$sub$system.v:588$552: $auto$alumacc.cc:485:replace_alu$1559
  creating $alu cell for $techmap\sys1.spi1.$sub$system.v:531$492: $auto$alumacc.cc:485:replace_alu$1562
  creating $alu cell for $techmap\sys1.spi1.$sub$system.v:549$501: $auto$alumacc.cc:485:replace_alu$1565
  creating $alu cell for $techmap\sys1.spi1.$sub$system.v:588$552: $auto$alumacc.cc:485:replace_alu$1568
  creating $alu cell for $techmap\sys1.uart0.$add$uart.v:63$729: $auto$alumacc.cc:485:replace_alu$1571
  creating $alu cell for $techmap\sys1.uart0.$sub$uart.v:110$748: $auto$alumacc.cc:485:replace_alu$1574
  creating $alu cell for $techmap\sys1.uart0.$sub$uart.v:42$721: $auto$alumacc.cc:485:replace_alu$1577
  creating $alu cell for $techmap\sys1.uart0.$sub$uart.v:92$740: $auto$alumacc.cc:485:replace_alu$1580
  creating $alu cell for $techmap\sys1.uart1.$add$uart.v:63$729: $auto$alumacc.cc:485:replace_alu$1583
  creating $alu cell for $techmap\sys1.uart1.$sub$uart.v:110$748: $auto$alumacc.cc:485:replace_alu$1586
  creating $alu cell for $techmap\sys1.uart1.$sub$uart.v:42$721: $auto$alumacc.cc:485:replace_alu$1589
  creating $alu cell for $techmap\sys1.uart1.$sub$uart.v:92$740: $auto$alumacc.cc:485:replace_alu$1592
  creating $alu cell for $techmap\sys1.uart2.$add$uart.v:63$729: $auto$alumacc.cc:485:replace_alu$1595
  creating $alu cell for $techmap\sys1.uart2.$sub$uart.v:110$748: $auto$alumacc.cc:485:replace_alu$1598
  creating $alu cell for $techmap\sys1.uart2.$sub$uart.v:42$721: $auto$alumacc.cc:485:replace_alu$1601
  created 74 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 3 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
    New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$1530: { $auto$rtlil.cc:1862:Not$1529 $auto$rtlil.cc:1865:ReduceAnd$1525 }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1524: { $auto$alumacc.cc:501:replace_alu$1520 [0] $auto$alumacc.cc:501:replace_alu$1520 [1] $auto$alumacc.cc:501:replace_alu$1520 [2] $auto$alumacc.cc:501:replace_alu$1520 [3] $auto$alumacc.cc:501:replace_alu$1520 [4] $auto$alumacc.cc:501:replace_alu$1520 [5] $auto$alumacc.cc:501:replace_alu$1520 [6] $auto$alumacc.cc:501:replace_alu$1520 [7] $auto$alumacc.cc:501:replace_alu$1520 [8] $auto$alumacc.cc:501:replace_alu$1520 [9] $auto$alumacc.cc:501:replace_alu$1520 [10] $auto$alumacc.cc:501:replace_alu$1520 [11] $auto$alumacc.cc:501:replace_alu$1520 [12] $auto$alumacc.cc:501:replace_alu$1520 [13] $auto$alumacc.cc:501:replace_alu$1520 [14] $auto$alumacc.cc:501:replace_alu$1520 [15] $auto$alumacc.cc:501:replace_alu$1520 [16] $auto$alumacc.cc:501:replace_alu$1520 [17] $auto$alumacc.cc:501:replace_alu$1520 [18] $auto$alumacc.cc:501:replace_alu$1520 [19] $auto$alumacc.cc:501:replace_alu$1520 [20] $auto$alumacc.cc:501:replace_alu$1520 [21] $auto$alumacc.cc:501:replace_alu$1520 [22] $auto$alumacc.cc:501:replace_alu$1520 [23] $auto$alumacc.cc:501:replace_alu$1520 [24] $auto$alumacc.cc:501:replace_alu$1520 [25] $auto$alumacc.cc:501:replace_alu$1520 [26] $auto$alumacc.cc:501:replace_alu$1520 [27] $auto$alumacc.cc:501:replace_alu$1520 [28] $auto$alumacc.cc:501:replace_alu$1520 [29] $auto$alumacc.cc:501:replace_alu$1520 [30] $auto$alumacc.cc:501:replace_alu$1520 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$1513: { $auto$alumacc.cc:501:replace_alu$1509 [0] $auto$alumacc.cc:501:replace_alu$1509 [1] $auto$alumacc.cc:501:replace_alu$1509 [2] $auto$alumacc.cc:501:replace_alu$1509 [3] $auto$alumacc.cc:501:replace_alu$1509 [4] $auto$alumacc.cc:501:replace_alu$1509 [5] }
  Optimizing cells in module \main.
Performed a total of 3 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 1 unused cells and 55 unused wires.

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\sys1.cpu.$memwr$\regs$laRVa.v:48$268' in module `\main': merged $dff to cell.
Checking cell `$techmap\sys1.ram0.$memwr$\ram_array$system.v:617$578' in module `\main': merged $dff to cell.
Checking cell `$techmap\sys1.ram0.$memwr$\ram_array$system.v:618$579' in module `\main': merged $dff to cell.
Checking cell `$techmap\sys1.ram0.$memwr$\ram_array$system.v:619$580' in module `\main': merged $dff to cell.
Checking cell `$techmap\sys1.ram0.$memwr$\ram_array$system.v:620$581' in module `\main': merged $dff to cell.
Checking cell `$techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34' in module `\main': no (compatible) $dff found.
Checking cell `$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37' in module `\main': no (compatible) $dff found.
Checking cell `$techmap\sys1.ram0.$memrd$\ram_array$system.v:624$576' in module `\main': merged data $dff with rd enable to cell.

2.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 24 unused cells and 25 unused wires.

2.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory main.sys1.ram0.ram_array by address:
  New clock domain: negedge \clk
    Port 0 ($techmap\sys1.ram0.$memwr$\ram_array$system.v:617$578) has addr \sys1.cpu.addr [11:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\sys1.ram0.$memwr$\ram_array$system.v:618$579) has addr \sys1.cpu.addr [11:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\sys1.ram0.$memwr$\ram_array$system.v:619$580) has addr \sys1.cpu.addr [11:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\sys1.ram0.$memwr$\ram_array$system.v:620$581) has addr \sys1.cpu.addr [11:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\sys1.cpu.regs' in module `\main':
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$253 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$254 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$255 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$256 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$257 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$258 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$259 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$260 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$261 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$262 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$263 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$264 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$265 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$266 ($meminit)
  $techmap\sys1.cpu.$meminit$\regs$laRVa.v:33$267 ($meminit)
  $techmap\sys1.cpu.$memwr$\regs$laRVa.v:48$268 ($memwr)
  $techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37 ($memrd)
  $techmap\sys1.cpu.$memrd$\regs$laRVa.v:44$34 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sys1.ram0.ram_array' in module `\main':
  $techmap\sys1.ram0.$meminit$\ram_array$system.v:631$577 ($meminit)
  $techmap\sys1.ram0.$memwr$\ram_array$system.v:620$581 ($memwr)
  $techmap\sys1.ram0.$memrd$\ram_array$system.v:624$576 ($memrd)

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing main.sys1.cpu.regs:
  Properties: ports=3 bits=480 rports=2 wports=1 dbits=32 abits=4 words=15
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=241 dwaste=0 bwaste=3856 waste=3856 efficiency=5
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=497 dwaste=0 bwaste=3976 waste=3976 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1009 dwaste=0 bwaste=4036 waste=4036 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2033 dwaste=0 bwaste=4066 waste=4066 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing main.sys1.ram0.ram_array:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain !\clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !\clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain !\clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !\clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain !\clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !\clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain !\clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !\clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=32, acells=2
    Efficiency for rule 2.2: efficiency=100, cells=32, acells=4
    Efficiency for rule 2.1: efficiency=100, cells=32, acells=8
    Efficiency for rule 1.1: efficiency=100, cells=32, acells=16
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain !\clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !\clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sys1.ram0.ram_array.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sys1.ram0.ram_array.0.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: sys1.ram0.ram_array.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 1 0>: sys1.ram0.ram_array.1.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: sys1.ram0.ram_array.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 1 0>: sys1.ram0.ram_array.2.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: sys1.ram0.ram_array.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 1 0>: sys1.ram0.ram_array.3.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: sys1.ram0.ram_array.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 1 0>: sys1.ram0.ram_array.4.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: sys1.ram0.ram_array.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 1 0>: sys1.ram0.ram_array.5.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: sys1.ram0.ram_array.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 1 0>: sys1.ram0.ram_array.6.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: sys1.ram0.ram_array.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 1 0>: sys1.ram0.ram_array.7.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: sys1.ram0.ram_array.8.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 1 0>: sys1.ram0.ram_array.8.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: sys1.ram0.ram_array.9.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 1 0>: sys1.ram0.ram_array.9.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: sys1.ram0.ram_array.10.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 1 0>: sys1.ram0.ram_array.10.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: sys1.ram0.ram_array.11.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 1 0>: sys1.ram0.ram_array.11.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: sys1.ram0.ram_array.12.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 1 0>: sys1.ram0.ram_array.12.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: sys1.ram0.ram_array.13.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 1 0>: sys1.ram0.ram_array.13.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: sys1.ram0.ram_array.14.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 1 0>: sys1.ram0.ram_array.14.1.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: sys1.ram0.ram_array.15.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 1 0>: sys1.ram0.ram_array.15.1.0

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/brams_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
Using template $paramod$ddfc7cc17ec131ed2baf779fe6bb18683356c938\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$79850c9f3044adbd93537bcbd39dc26db9e4f182\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$483fb3597736eaf157ef5eba46a2169edd29cb18\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f510ff0290864eb5fe1989dcec94de74498308ed\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6825c40594a44ef0489d312a19a5baf0750b87c9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$62b5bac3dd79d6ce3398570e36a405245b21cba0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4ee27d60a01a41cce783501a02b8f1f9c3c63663\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6e84f5c1278854c37e6646de8704ae50a12a23b2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$75ee8d7838c4b2369b7e81e0c9a8d063f3f7c961\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$588dbd55378d4720ea8484cc2e3950bdf1a2ba76\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6680fc01b0afdfa7f888eda28f24e501806d4441\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ae4d841965cd5bab69637a92c8dec9ad943f0b22\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$781898488595ba7814412e8ab52bf7dfdb61d8f1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$cec5ea63c069d5e21e50c94ae244f0123b099d53\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$ffeb21cb93d1a2bee8db2d56631dd0f571d15793\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0d1d0729c0ae7289283faa60edec75e87c0e052a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$486f625f21be2941a85571e5f37f63874f925c77\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$d58db858ece4824f67ca19ed0ea8f8393864edfb\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$eb6bfa52d997f75f07250dcbd952efcd37d4aed9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$3bd333d8fc8a3bcccb569b24743b33d0c90472b4\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66897e3d931d000d80e580a8007e0d9970b50ce1\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$aaefd89a1480f6118d35b50600fbbc2ed85504b2\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$65765cbfc6717601b0eb990a58a6051e4c155eba\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$672472bef583cf7e0b703cbaf5b038dee4eed6f3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$9eaea1e2453fba5bc72995dac2e32c891c7b2db7\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$957fa46d46a044df9a8fd6a99a80c159f205d610\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6733fbdbc380509ddfa3591909dcf66157ab406d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$75c4d442b0f981c4c9ac2abf0c5fc275eb805847\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e35812344463cc7118be2a8144e21bd137920e10\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f85e53b9e1f257b6d3cf3eafed05b3d0c340df17\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1d93fc911d59c924bb323a9fa1d869dfdd79f279\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4e1065aa84ce95bbdec7c9231cd79b98c7be361f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f7a682ea0a86a063bb962636240d4237799682d5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$912170742eb01bf30d4372eabc82e39fc3512845\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d177923a1facd0af264da028ac243b7613d5eec2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6ead01600a804c0875db4f0c515897c5778c4f2b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$be89c7b07090f74e5707867b10764a798c7019c4\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$75f6d0f6670f7fe8d687297e1f1350d8cb19aad0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$87f5a1933d93dfc82d4d599ebd20dacb9c1064b5\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0dd419a1073eef831aa46af1ac7af42e5af4f9fd\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$9c74337366c941ca26eaf13ca05b319e7e1ecc0f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d80913c1679e8dfa657ae13923fd8ffc6b605e30\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e1d574af8208eea7b78002a4201b29290a54fce0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$316cfb42f47ae39ca504a5dcfa214b5a47024da2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a17ee227664463c27c8fa6ee4ece11cefdec993b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ba476a92432946a7dc57b5e706bd465aabcbc3c0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6b93a3bf709f24303a9c57c8e571e91c3a5e6c75\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$49ef430f48d8af0740c038fd8a010621311c7443\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$67a948f2653cf0b92044bb86b319e86a59d0dd77\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c7e3f094184243d5e90844c2ccb5eb49612e2694\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$65bb1fd39cc2d2892ca117b160209b1806019613\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c8da81ecec68d16c93772489ad1e04e9192d0097\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$2178a996130028ab05f8e2f119993c6c3c10f795\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6fcbdeaec61a7ddd4ec3821e395cd519d57b8831\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$418e8c37678d85e3a6bf22171043ed6768821170\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$006d87e1b1f1d66ec05e7f8a7cc1e78256edd377\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$a1fb26d36a33a0acade010eba91fa0c41f63a90d\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$17303590cafcf44e8b6ed52b0b0c97f8e45c3024\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$28ea3431506cc4a968ff99921e34e701d79be4ea\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$735bb13a9153e8c3c071fc3c450669a7890e6f5b\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$928059098c76b70e729598e17c98055cbe9ab986\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d6f63e19b1e0eb1a3c520fa3cbe601f00224908e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fa0f71d477449eaad2d6218a06270011394b8644\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e8634cdd8630e7735bdcc9da7cdb2a1cb9e201a3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 85 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 34 unused cells and 895 unused wires.

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \sys1.cpu.regs in module \main:
  created 15 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 30 $mux cells.
  write interface: 15 write mux blocks.

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 64 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
    Consolidated identical input bits for $mux cell $techmap\sys1.$ternary$system.v:495$472:
      Old ports: A=3'111, B=3'110, Y=$techmap\sys1.$ternary$system.v:495$472_Y
      New ports: A=1'1, B=1'0, Y=$techmap\sys1.$ternary$system.v:495$472_Y [0]
      New connections: $techmap\sys1.$ternary$system.v:495$472_Y [2:1] = 2'11
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:121$109:
      Old ports: A=0, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31:20] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y
      New ports: A=12'000000000000, B=\sys1.cpu.IR [31:20], Y=$techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11:0]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [31:12] = { $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:121$109_Y [11] }
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:122$111:
      Old ports: A=0, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31:25] \sys1.cpu.IR [11:7] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y
      New ports: A=12'000000000000, B={ \sys1.cpu.IR [31:25] \sys1.cpu.IR [11:7] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11:0]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [31:12] = { $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] $techmap\sys1.cpu.$ternary$laRVa.v:122$111_Y [11] }
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:123$114:
      Old ports: A=0, B={ \sys1.cpu.IR [31:12] 12'000000000000 }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:123$114_Y
      New ports: A=20'00000000000000000000, B=\sys1.cpu.IR [31:12], Y=$techmap\sys1.cpu.$ternary$laRVa.v:123$114_Y [31:12]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:123$114_Y [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:249$201:
      Old ports: A=4'0100, B=4'1000, Y=$techmap\sys1.cpu.$ternary$laRVa.v:249$201_Y
      New ports: A=2'01, B=2'10, Y=$techmap\sys1.cpu.$ternary$laRVa.v:249$201_Y [3:2]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:249$201_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:253$204:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [2] $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [0] }
      New connections: { $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [3] $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [1] } = { $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [2] $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:264$215:
      Old ports: A=0, B={ \sys1.cpu.PC 2'00 }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:264$215_Y
      New ports: A=30'000000000000000000000000000000, B=\sys1.cpu.PC, Y=$techmap\sys1.cpu.$ternary$laRVa.v:264$215_Y [31:2]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:264$215_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:265$217:
      Old ports: A=0, B={ \sys1.cpu.PCreg[0] 2'00 }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:265$217_Y
      New ports: A=30'000000000000000000000000000000, B=\sys1.cpu.PCreg[0], Y=$techmap\sys1.cpu.$ternary$laRVa.v:265$217_Y [31:2]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:265$217_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:283$220:
      Old ports: A=30'000000000000000000000000000000, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [7] \sys1.cpu.IR [30:25] \sys1.cpu.IR [11:9] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y
      New ports: A=11'00000000000, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [7] \sys1.cpu.IR [30:25] \sys1.cpu.IR [11:9] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10:0]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [29:11] = { $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] $techmap\sys1.cpu.$ternary$laRVa.v:283$220_Y [10] }
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:284$221:
      Old ports: A=30'000000000000000000000000000000, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [31] \sys1.cpu.IR [19:12] \sys1.cpu.IR [20] \sys1.cpu.IR [30:22] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y
      New ports: A=19'0000000000000000000, B={ \sys1.cpu.IR [31] \sys1.cpu.IR [19:12] \sys1.cpu.IR [20] \sys1.cpu.IR [30:22] }, Y=$techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18:0]
      New connections: $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [29:19] = { $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] $techmap\sys1.cpu.$ternary$laRVa.v:284$221_Y [18] }
  Optimizing cells in module \main.
    Consolidated identical input bits for $mux cell $techmap\sys1.$ternary$system.v:495$473:
      Old ports: A=$techmap\sys1.$ternary$system.v:495$472_Y, B=3'101, Y=$techmap\sys1.$ternary$system.v:495$473_Y
      New ports: A={ 1'1 $techmap\sys1.$ternary$system.v:495$472_Y [0] }, B=2'01, Y=$techmap\sys1.$ternary$system.v:495$473_Y [1:0]
      New connections: $techmap\sys1.$ternary$system.v:495$473_Y [2] = 1'1
    Consolidated identical input bits for $mux cell $techmap\sys1.cpu.$ternary$laRVa.v:254$205:
      Old ports: A=4'1111, B=$techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y, Y=$techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y
      New ports: A=2'11, B={ $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [2] $techmap\sys1.cpu.$ternary$laRVa.v:253$204_Y [0] }, Y={ $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [2] $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [0] }
      New connections: { $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [3] $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [1] } = { $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [2] $techmap\sys1.cpu.$ternary$laRVa.v:254$205_Y [0] }
  Optimizing cells in module \main.
    Consolidated identical input bits for $mux cell $techmap\sys1.$ternary$system.v:495$474:
      Old ports: A=$techmap\sys1.$ternary$system.v:495$473_Y, B=3'100, Y=$techmap\sys1.$ternary$system.v:495$474_Y
      New ports: A=$techmap\sys1.$ternary$system.v:495$473_Y [1:0], B=2'00, Y=$techmap\sys1.$ternary$system.v:495$474_Y [1:0]
      New connections: $techmap\sys1.$ternary$system.v:495$474_Y [2] = 1'1
  Optimizing cells in module \main.
Performed a total of 13 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 1 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 137 unused wires.

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 0 unused cells and 7 unused wires.

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.29.16. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/arith_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Running "alumacc" on wrapper $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=4:Y_WIDTH=4:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=14 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=30\S_WIDTH=7 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=22\B_WIDTH=1\Y_WIDTH=22 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using template $paramod$constmap:f73fd5ba4618feeb57a105b7870e98bc61f18d66$paramod$350e5b3c77f745285d3c3768fb71530b920a3cff\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:435871ccfaaa68ec92802bdcb13436347a619db3$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
No more expansions possible.

2.32. Executing ICE40_OPT pass (performing simple optimizations).

2.32.1. Running ICE40 specific optimizations.

2.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 1028 cells.

2.32.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 911 unused cells and 1593 unused wires.

2.32.6. Rerunning OPT passes. (Removed registers in this run.)

2.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1273.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1278.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1283.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1288.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1293.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1298.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1303.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1308.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1313.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1318.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1323.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1328.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1333.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1338.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1343.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1348.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1353.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1358.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1363.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1368.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1373.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1378.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1383.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1393.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1398.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1403.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1408.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1413.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1418.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1423.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1428.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1433.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1438.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1443.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1448.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1453.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1458.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1463.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1468.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1473.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1478.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1483.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1488.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1493.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1498.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1503.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1508.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1508.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1532.slice[0].carry: CO=\cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1535.slice[0].carry: CO=\sys1.tcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1538.slice[0].carry: CO=\sys1.uart2.divrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1553.slice[0].carry: CO=\sys1.spi0.divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1556.slice[0].carry: CO=\sys1.spi0.bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1559.slice[0].carry: CO=\sys1.control_ICE [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1559.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$1559.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1562.slice[0].carry: CO=\sys1.spi1.divcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1565.slice[0].carry: CO=\sys1.spi1.bitcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1568.slice[0].carry: CO=\sys1.control_LORA [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1568.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$1568.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1571.slice[0].carry: CO=\sys1.uart0.cntbit [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1574.slice[0].carry: CO=\sys1.uart0.cbrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1577.slice[0].carry: CO=\sys1.uart0.divtx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1580.slice[0].carry: CO=\sys1.uart0.divrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1583.slice[0].carry: CO=\sys1.uart1.cntbit [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1586.slice[0].carry: CO=\sys1.uart1.cbrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1589.slice[0].carry: CO=\sys1.uart1.divtx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1592.slice[0].carry: CO=\sys1.uart1.divrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1595.slice[0].carry: CO=\sys1.uart2.cntbit [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1598.slice[0].carry: CO=\sys1.uart2.cbrx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1601.slice[0].carry: CO=\sys1.uart2.divtx [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$techmap$auto$memory_map.cc:196:handle_cell$2192.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry: CO=\sys1.cpu.rs2 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$techmap$auto$memory_map.cc:196:handle_cell$2239.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry: CO=\sys1.cpu.rs1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$techmap$auto$memory_map.cc:285:handle_cell$2526.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry: CO=\sys1.cpu.rd [0]

2.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 44 cells.

2.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 7 unused cells and 2 unused wires.

2.32.12. Rerunning OPT passes. (Removed registers in this run.)

2.32.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1278.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1288.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1298.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1308.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1318.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1328.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1338.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1348.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1358.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1368.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1378.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1398.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1408.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1418.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1428.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1438.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1448.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1458.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1468.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1478.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1488.slice[1].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1498.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [1]

2.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 20 cells.

2.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 4 unused cells and 0 unused wires.

2.32.18. Rerunning OPT passes. (Removed registers in this run.)

2.32.19. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1288.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1308.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1328.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1348.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1368.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1408.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1428.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1448.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1468.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1488.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [2]

2.32.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 8 cells.

2.32.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 4 unused cells and 0 unused wires.

2.32.24. Rerunning OPT passes. (Removed registers in this run.)

2.32.25. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1308.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1348.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1428.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1468.slice[3].carry: CO=1'1

2.32.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 2 cells.

2.32.28. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 4 unused cells and 0 unused wires.

2.32.30. Rerunning OPT passes. (Removed registers in this run.)

2.32.31. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1348.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[4].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1468.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [4]

2.32.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.32.34. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 4 unused cells and 4 unused wires.

2.32.36. Rerunning OPT passes. (Removed registers in this run.)

2.32.37. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1268.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$1268.BB [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) main.$auto$alumacc.cc:485:replace_alu$1388.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$1388.BB [5]

2.32.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.32.40. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 2 unused cells and 6 unused wires.

2.32.42. Rerunning OPT passes. (Removed registers in this run.)

2.32.43. Running ICE40 specific optimizations.

2.32.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.32.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.32.46. Executing OPT_RMDFF pass (remove dff with constant values).

2.32.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.32.48. Finished OPT passes. (There is nothing left to do.)

2.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module main:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10053 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [0] -> \sys1.uart1.divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10054 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [1] -> \sys1.uart1.divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10055 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [2] -> \sys1.uart1.divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10056 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [3] -> \sys1.uart1.divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10057 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [4] -> \sys1.uart1.divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10058 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [5] -> \sys1.uart1.divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10059 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [6] -> \sys1.uart1.divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10060 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [7] -> \sys1.uart1.divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10061 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [8] -> \sys1.uart1.divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10062 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [9] -> \sys1.uart1.divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10063 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [10] -> \sys1.uart1.divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10064 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\divider[11:0] [11] -> \sys1.uart1.divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10091 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [0] -> \sys1.uart1.thr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10092 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [1] -> \sys1.uart1.thr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10093 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [2] -> \sys1.uart1.thr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10094 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [3] -> \sys1.uart1.thr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10095 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [4] -> \sys1.uart1.thr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10096 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [5] -> \sys1.uart1.thr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10097 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [6] -> \sys1.uart1.thr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10098 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thr[7:0] [7] -> \sys1.uart1.thr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10099 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\thre[0:0] -> \sys1.uart1.thre.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10115 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\cbrx[3:0] [0] -> \sys1.uart1.cbrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10116 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\cbrx[3:0] [1] -> \sys1.uart1.cbrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10117 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\cbrx[3:0] [2] -> \sys1.uart1.cbrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10118 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\cbrx[3:0] [3] -> \sys1.uart1.cbrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10119 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\stopb[0:0] -> \sys1.uart1.stopb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10120 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [0] -> \sys1.uart1.rbr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10121 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [1] -> \sys1.uart1.rbr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10122 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [2] -> \sys1.uart1.rbr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10123 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [3] -> \sys1.uart1.rbr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10124 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [4] -> \sys1.uart1.rbr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10125 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [5] -> \sys1.uart1.rbr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10126 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [6] -> \sys1.uart1.rbr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10127 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\rbr[7:0] [7] -> \sys1.uart1.rbr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10128 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [0] -> \sys1.uart1.shrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10129 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [1] -> \sys1.uart1.shrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10130 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [2] -> \sys1.uart1.shrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10131 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [3] -> \sys1.uart1.shrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10132 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [4] -> \sys1.uart1.shrx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10133 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [5] -> \sys1.uart1.shrx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10134 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [6] -> \sys1.uart1.shrx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10135 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [7] -> \sys1.uart1.shrx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10136 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\shrx[8:0] [8] -> \sys1.uart1.shrx [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10137 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\ove[0:0] -> \sys1.uart1.ove.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10138 to $_DFFE_PP_ for $techmap\sys1.uart1.$0\dv[0:0] -> \sys1.uart1.dv.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10379 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [0] -> \sys1.uart0.divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10380 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [1] -> \sys1.uart0.divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10381 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [2] -> \sys1.uart0.divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10382 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [3] -> \sys1.uart0.divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10383 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [4] -> \sys1.uart0.divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10384 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [5] -> \sys1.uart0.divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10385 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [6] -> \sys1.uart0.divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10386 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [7] -> \sys1.uart0.divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10387 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [8] -> \sys1.uart0.divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10388 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [9] -> \sys1.uart0.divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10389 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [10] -> \sys1.uart0.divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10390 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\divider[11:0] [11] -> \sys1.uart0.divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10417 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [0] -> \sys1.uart0.thr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10418 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [1] -> \sys1.uart0.thr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10419 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [2] -> \sys1.uart0.thr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10420 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [3] -> \sys1.uart0.thr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10421 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [4] -> \sys1.uart0.thr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10422 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [5] -> \sys1.uart0.thr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10423 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [6] -> \sys1.uart0.thr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10424 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thr[7:0] [7] -> \sys1.uart0.thr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10425 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\thre[0:0] -> \sys1.uart0.thre.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10441 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\cbrx[3:0] [0] -> \sys1.uart0.cbrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10442 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\cbrx[3:0] [1] -> \sys1.uart0.cbrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10443 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\cbrx[3:0] [2] -> \sys1.uart0.cbrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10444 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\cbrx[3:0] [3] -> \sys1.uart0.cbrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10445 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\stopb[0:0] -> \sys1.uart0.stopb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10446 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [0] -> \sys1.uart0.rbr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10447 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [1] -> \sys1.uart0.rbr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10448 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [2] -> \sys1.uart0.rbr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10449 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [3] -> \sys1.uart0.rbr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10450 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [4] -> \sys1.uart0.rbr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10451 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [5] -> \sys1.uart0.rbr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10452 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [6] -> \sys1.uart0.rbr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10453 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\rbr[7:0] [7] -> \sys1.uart0.rbr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10454 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [0] -> \sys1.uart0.shrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10455 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [1] -> \sys1.uart0.shrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10456 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [2] -> \sys1.uart0.shrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10457 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [3] -> \sys1.uart0.shrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10458 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [4] -> \sys1.uart0.shrx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10459 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [5] -> \sys1.uart0.shrx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10460 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [6] -> \sys1.uart0.shrx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10461 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [7] -> \sys1.uart0.shrx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10462 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\shrx[8:0] [8] -> \sys1.uart0.shrx [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10463 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\ove[0:0] -> \sys1.uart0.ove.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10464 to $_DFFE_PP_ for $techmap\sys1.uart0.$0\dv[0:0] -> \sys1.uart0.dv.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$10694 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1658 -> $auto$memory_bram.cc:964:replace_cell$1656.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3710 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [0] -> \sys1.cpu.regs[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3711 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [1] -> \sys1.cpu.regs[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3712 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [2] -> \sys1.cpu.regs[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3713 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [3] -> \sys1.cpu.regs[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3714 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [4] -> \sys1.cpu.regs[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3715 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [5] -> \sys1.cpu.regs[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3716 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [6] -> \sys1.cpu.regs[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3717 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [7] -> \sys1.cpu.regs[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3718 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [8] -> \sys1.cpu.regs[8] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3719 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [9] -> \sys1.cpu.regs[8] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3720 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [10] -> \sys1.cpu.regs[8] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3721 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [11] -> \sys1.cpu.regs[8] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3722 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [12] -> \sys1.cpu.regs[8] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3723 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [13] -> \sys1.cpu.regs[8] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3724 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [14] -> \sys1.cpu.regs[8] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3725 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [15] -> \sys1.cpu.regs[8] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3726 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [16] -> \sys1.cpu.regs[8] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3727 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [17] -> \sys1.cpu.regs[8] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3728 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [18] -> \sys1.cpu.regs[8] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3729 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [19] -> \sys1.cpu.regs[8] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3730 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [20] -> \sys1.cpu.regs[8] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3731 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [21] -> \sys1.cpu.regs[8] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3732 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [22] -> \sys1.cpu.regs[8] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3733 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [23] -> \sys1.cpu.regs[8] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3734 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [24] -> \sys1.cpu.regs[8] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3735 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [25] -> \sys1.cpu.regs[8] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3736 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [26] -> \sys1.cpu.regs[8] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3737 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [27] -> \sys1.cpu.regs[8] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3738 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [28] -> \sys1.cpu.regs[8] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3739 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [29] -> \sys1.cpu.regs[8] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3740 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [30] -> \sys1.cpu.regs[8] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3741 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[8][0][0]$y$2465 [31] -> \sys1.cpu.regs[8] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3742 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [0] -> \sys1.cpu.regs[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3743 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [1] -> \sys1.cpu.regs[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3744 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [2] -> \sys1.cpu.regs[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3745 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [3] -> \sys1.cpu.regs[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3746 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [4] -> \sys1.cpu.regs[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3747 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [5] -> \sys1.cpu.regs[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3748 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [6] -> \sys1.cpu.regs[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3749 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [7] -> \sys1.cpu.regs[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3750 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [8] -> \sys1.cpu.regs[7] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3751 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [9] -> \sys1.cpu.regs[7] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3752 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [10] -> \sys1.cpu.regs[7] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3753 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [11] -> \sys1.cpu.regs[7] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3754 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [12] -> \sys1.cpu.regs[7] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3755 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [13] -> \sys1.cpu.regs[7] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3756 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [14] -> \sys1.cpu.regs[7] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3757 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [15] -> \sys1.cpu.regs[7] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3758 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [16] -> \sys1.cpu.regs[7] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3759 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [17] -> \sys1.cpu.regs[7] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3760 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [18] -> \sys1.cpu.regs[7] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3761 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [19] -> \sys1.cpu.regs[7] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3762 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [20] -> \sys1.cpu.regs[7] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3763 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [21] -> \sys1.cpu.regs[7] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3764 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [22] -> \sys1.cpu.regs[7] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3765 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [23] -> \sys1.cpu.regs[7] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3766 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [24] -> \sys1.cpu.regs[7] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3767 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [25] -> \sys1.cpu.regs[7] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3768 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [26] -> \sys1.cpu.regs[7] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3769 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [27] -> \sys1.cpu.regs[7] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3770 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [28] -> \sys1.cpu.regs[7] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3771 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [29] -> \sys1.cpu.regs[7] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3772 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [30] -> \sys1.cpu.regs[7] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3773 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[7][0][0]$y$2445 [31] -> \sys1.cpu.regs[7] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3806 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [0] -> \sys1.cpu.regs[9] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3807 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [1] -> \sys1.cpu.regs[9] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3808 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [2] -> \sys1.cpu.regs[9] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3809 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [3] -> \sys1.cpu.regs[9] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3810 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [4] -> \sys1.cpu.regs[9] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3811 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [5] -> \sys1.cpu.regs[9] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3812 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [6] -> \sys1.cpu.regs[9] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3813 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [7] -> \sys1.cpu.regs[9] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3814 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [8] -> \sys1.cpu.regs[9] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3815 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [9] -> \sys1.cpu.regs[9] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3816 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [10] -> \sys1.cpu.regs[9] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3817 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [11] -> \sys1.cpu.regs[9] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3818 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [12] -> \sys1.cpu.regs[9] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3819 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [13] -> \sys1.cpu.regs[9] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3820 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [14] -> \sys1.cpu.regs[9] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3821 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [15] -> \sys1.cpu.regs[9] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3822 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [16] -> \sys1.cpu.regs[9] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3823 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [17] -> \sys1.cpu.regs[9] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3824 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [18] -> \sys1.cpu.regs[9] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3825 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [19] -> \sys1.cpu.regs[9] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3826 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [20] -> \sys1.cpu.regs[9] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3827 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [21] -> \sys1.cpu.regs[9] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3828 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [22] -> \sys1.cpu.regs[9] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3829 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [23] -> \sys1.cpu.regs[9] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3830 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [24] -> \sys1.cpu.regs[9] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3831 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [25] -> \sys1.cpu.regs[9] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3832 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [26] -> \sys1.cpu.regs[9] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3833 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [27] -> \sys1.cpu.regs[9] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3834 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [28] -> \sys1.cpu.regs[9] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3835 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [29] -> \sys1.cpu.regs[9] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3836 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [30] -> \sys1.cpu.regs[9] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3837 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[9][0][0]$y$2485 [31] -> \sys1.cpu.regs[9] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3934 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [0] -> \sys1.cpu.regs[11] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3935 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [1] -> \sys1.cpu.regs[11] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3936 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [2] -> \sys1.cpu.regs[11] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3937 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [3] -> \sys1.cpu.regs[11] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3938 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [4] -> \sys1.cpu.regs[11] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3939 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [5] -> \sys1.cpu.regs[11] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3940 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [6] -> \sys1.cpu.regs[11] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3941 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [7] -> \sys1.cpu.regs[11] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3942 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [8] -> \sys1.cpu.regs[11] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3943 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [9] -> \sys1.cpu.regs[11] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3944 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [10] -> \sys1.cpu.regs[11] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3945 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [11] -> \sys1.cpu.regs[11] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3946 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [12] -> \sys1.cpu.regs[11] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3947 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [13] -> \sys1.cpu.regs[11] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3948 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [14] -> \sys1.cpu.regs[11] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3949 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [15] -> \sys1.cpu.regs[11] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3950 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [16] -> \sys1.cpu.regs[11] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3951 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [17] -> \sys1.cpu.regs[11] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3952 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [18] -> \sys1.cpu.regs[11] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3953 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [19] -> \sys1.cpu.regs[11] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3954 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [20] -> \sys1.cpu.regs[11] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3955 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [21] -> \sys1.cpu.regs[11] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3956 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [22] -> \sys1.cpu.regs[11] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3957 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [23] -> \sys1.cpu.regs[11] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3958 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [24] -> \sys1.cpu.regs[11] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3959 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [25] -> \sys1.cpu.regs[11] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3960 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [26] -> \sys1.cpu.regs[11] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3961 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [27] -> \sys1.cpu.regs[11] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3962 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [28] -> \sys1.cpu.regs[11] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3963 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [29] -> \sys1.cpu.regs[11] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3964 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [30] -> \sys1.cpu.regs[11] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3965 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[11][0][0]$y$2525 [31] -> \sys1.cpu.regs[11] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3966 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [0] -> \sys1.cpu.regs[12] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3967 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [1] -> \sys1.cpu.regs[12] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3968 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [2] -> \sys1.cpu.regs[12] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3969 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [3] -> \sys1.cpu.regs[12] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3970 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [4] -> \sys1.cpu.regs[12] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3971 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [5] -> \sys1.cpu.regs[12] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3972 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [6] -> \sys1.cpu.regs[12] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3973 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [7] -> \sys1.cpu.regs[12] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3974 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [8] -> \sys1.cpu.regs[12] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3975 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [9] -> \sys1.cpu.regs[12] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3976 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [10] -> \sys1.cpu.regs[12] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3977 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [11] -> \sys1.cpu.regs[12] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3978 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [12] -> \sys1.cpu.regs[12] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3979 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [13] -> \sys1.cpu.regs[12] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3980 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [14] -> \sys1.cpu.regs[12] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3981 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [15] -> \sys1.cpu.regs[12] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3982 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [16] -> \sys1.cpu.regs[12] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3983 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [17] -> \sys1.cpu.regs[12] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3984 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [18] -> \sys1.cpu.regs[12] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3985 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [19] -> \sys1.cpu.regs[12] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3986 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [20] -> \sys1.cpu.regs[12] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3987 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [21] -> \sys1.cpu.regs[12] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3988 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [22] -> \sys1.cpu.regs[12] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3989 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [23] -> \sys1.cpu.regs[12] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3990 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [24] -> \sys1.cpu.regs[12] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3991 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [25] -> \sys1.cpu.regs[12] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3992 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [26] -> \sys1.cpu.regs[12] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3993 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [27] -> \sys1.cpu.regs[12] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3994 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [28] -> \sys1.cpu.regs[12] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3995 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [29] -> \sys1.cpu.regs[12] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3996 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [30] -> \sys1.cpu.regs[12] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3997 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[12][0][0]$y$2545 [31] -> \sys1.cpu.regs[12] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4062 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [0] -> \sys1.cpu.regs[13] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4063 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [1] -> \sys1.cpu.regs[13] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4064 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [2] -> \sys1.cpu.regs[13] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4065 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [3] -> \sys1.cpu.regs[13] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4066 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [4] -> \sys1.cpu.regs[13] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4067 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [5] -> \sys1.cpu.regs[13] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4068 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [6] -> \sys1.cpu.regs[13] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4069 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [7] -> \sys1.cpu.regs[13] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4070 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [8] -> \sys1.cpu.regs[13] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4071 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [9] -> \sys1.cpu.regs[13] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4072 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [10] -> \sys1.cpu.regs[13] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4073 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [11] -> \sys1.cpu.regs[13] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4074 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [12] -> \sys1.cpu.regs[13] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4075 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [13] -> \sys1.cpu.regs[13] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4076 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [14] -> \sys1.cpu.regs[13] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4077 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [15] -> \sys1.cpu.regs[13] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4078 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [16] -> \sys1.cpu.regs[13] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4079 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [17] -> \sys1.cpu.regs[13] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4080 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [18] -> \sys1.cpu.regs[13] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4081 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [19] -> \sys1.cpu.regs[13] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4082 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [20] -> \sys1.cpu.regs[13] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4083 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [21] -> \sys1.cpu.regs[13] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4084 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [22] -> \sys1.cpu.regs[13] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4085 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [23] -> \sys1.cpu.regs[13] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4086 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [24] -> \sys1.cpu.regs[13] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4087 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [25] -> \sys1.cpu.regs[13] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4088 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [26] -> \sys1.cpu.regs[13] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4089 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [27] -> \sys1.cpu.regs[13] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4090 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [28] -> \sys1.cpu.regs[13] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4091 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [29] -> \sys1.cpu.regs[13] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4092 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [30] -> \sys1.cpu.regs[13] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4093 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[13][0][0]$y$2565 [31] -> \sys1.cpu.regs[13] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4095 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [0] -> \sys1.cpu.regs[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4096 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [1] -> \sys1.cpu.regs[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4097 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [2] -> \sys1.cpu.regs[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4098 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [3] -> \sys1.cpu.regs[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4099 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [4] -> \sys1.cpu.regs[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4100 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [5] -> \sys1.cpu.regs[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4101 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [6] -> \sys1.cpu.regs[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4102 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [7] -> \sys1.cpu.regs[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4103 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [8] -> \sys1.cpu.regs[1] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4104 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [9] -> \sys1.cpu.regs[1] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4105 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [10] -> \sys1.cpu.regs[1] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4106 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [11] -> \sys1.cpu.regs[1] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4107 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [12] -> \sys1.cpu.regs[1] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4108 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [13] -> \sys1.cpu.regs[1] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4109 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [14] -> \sys1.cpu.regs[1] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4110 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [15] -> \sys1.cpu.regs[1] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4111 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [16] -> \sys1.cpu.regs[1] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4112 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [17] -> \sys1.cpu.regs[1] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4113 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [18] -> \sys1.cpu.regs[1] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4114 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [19] -> \sys1.cpu.regs[1] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4115 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [20] -> \sys1.cpu.regs[1] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4116 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [21] -> \sys1.cpu.regs[1] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4117 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [22] -> \sys1.cpu.regs[1] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4118 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [23] -> \sys1.cpu.regs[1] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4119 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [24] -> \sys1.cpu.regs[1] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4120 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [25] -> \sys1.cpu.regs[1] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4121 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [26] -> \sys1.cpu.regs[1] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4122 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [27] -> \sys1.cpu.regs[1] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4123 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [28] -> \sys1.cpu.regs[1] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4124 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [29] -> \sys1.cpu.regs[1] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4125 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [30] -> \sys1.cpu.regs[1] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4126 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[1][0][0]$y$2325 [31] -> \sys1.cpu.regs[1] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4127 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [0] -> \sys1.cpu.regs[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4128 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [1] -> \sys1.cpu.regs[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4129 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [2] -> \sys1.cpu.regs[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4130 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [3] -> \sys1.cpu.regs[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4131 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [4] -> \sys1.cpu.regs[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4132 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [5] -> \sys1.cpu.regs[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4133 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [6] -> \sys1.cpu.regs[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4134 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [7] -> \sys1.cpu.regs[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4135 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [8] -> \sys1.cpu.regs[2] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4136 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [9] -> \sys1.cpu.regs[2] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4137 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [10] -> \sys1.cpu.regs[2] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4138 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [11] -> \sys1.cpu.regs[2] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4139 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [12] -> \sys1.cpu.regs[2] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4140 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [13] -> \sys1.cpu.regs[2] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4141 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [14] -> \sys1.cpu.regs[2] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4142 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [15] -> \sys1.cpu.regs[2] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4143 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [16] -> \sys1.cpu.regs[2] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4144 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [17] -> \sys1.cpu.regs[2] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4145 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [18] -> \sys1.cpu.regs[2] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4146 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [19] -> \sys1.cpu.regs[2] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4147 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [20] -> \sys1.cpu.regs[2] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4148 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [21] -> \sys1.cpu.regs[2] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4149 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [22] -> \sys1.cpu.regs[2] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4150 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [23] -> \sys1.cpu.regs[2] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4151 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [24] -> \sys1.cpu.regs[2] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4152 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [25] -> \sys1.cpu.regs[2] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4153 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [26] -> \sys1.cpu.regs[2] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4154 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [27] -> \sys1.cpu.regs[2] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4155 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [28] -> \sys1.cpu.regs[2] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4156 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [29] -> \sys1.cpu.regs[2] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4157 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [30] -> \sys1.cpu.regs[2] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4158 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[2][0][0]$y$2345 [31] -> \sys1.cpu.regs[2] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4159 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [0] -> \sys1.cpu.regs[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4160 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [1] -> \sys1.cpu.regs[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4161 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [2] -> \sys1.cpu.regs[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4162 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [3] -> \sys1.cpu.regs[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4163 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [4] -> \sys1.cpu.regs[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4164 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [5] -> \sys1.cpu.regs[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4165 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [6] -> \sys1.cpu.regs[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4166 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [7] -> \sys1.cpu.regs[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4167 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [8] -> \sys1.cpu.regs[4] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4168 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [9] -> \sys1.cpu.regs[4] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4169 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [10] -> \sys1.cpu.regs[4] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4170 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [11] -> \sys1.cpu.regs[4] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4171 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [12] -> \sys1.cpu.regs[4] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4172 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [13] -> \sys1.cpu.regs[4] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4173 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [14] -> \sys1.cpu.regs[4] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4174 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [15] -> \sys1.cpu.regs[4] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4175 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [16] -> \sys1.cpu.regs[4] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4176 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [17] -> \sys1.cpu.regs[4] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4177 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [18] -> \sys1.cpu.regs[4] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4178 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [19] -> \sys1.cpu.regs[4] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4179 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [20] -> \sys1.cpu.regs[4] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4180 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [21] -> \sys1.cpu.regs[4] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4181 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [22] -> \sys1.cpu.regs[4] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4182 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [23] -> \sys1.cpu.regs[4] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4183 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [24] -> \sys1.cpu.regs[4] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4184 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [25] -> \sys1.cpu.regs[4] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4185 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [26] -> \sys1.cpu.regs[4] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4186 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [27] -> \sys1.cpu.regs[4] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4187 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [28] -> \sys1.cpu.regs[4] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4188 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [29] -> \sys1.cpu.regs[4] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4189 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [30] -> \sys1.cpu.regs[4] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4190 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[4][0][0]$y$2385 [31] -> \sys1.cpu.regs[4] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4191 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [0] -> \sys1.cpu.regs[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4192 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [1] -> \sys1.cpu.regs[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4193 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [2] -> \sys1.cpu.regs[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4194 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [3] -> \sys1.cpu.regs[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4195 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [4] -> \sys1.cpu.regs[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4196 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [5] -> \sys1.cpu.regs[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4197 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [6] -> \sys1.cpu.regs[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4198 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [7] -> \sys1.cpu.regs[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4199 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [8] -> \sys1.cpu.regs[3] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4200 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [9] -> \sys1.cpu.regs[3] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4201 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [10] -> \sys1.cpu.regs[3] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4202 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [11] -> \sys1.cpu.regs[3] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4203 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [12] -> \sys1.cpu.regs[3] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4204 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [13] -> \sys1.cpu.regs[3] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4205 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [14] -> \sys1.cpu.regs[3] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4206 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [15] -> \sys1.cpu.regs[3] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4207 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [16] -> \sys1.cpu.regs[3] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4208 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [17] -> \sys1.cpu.regs[3] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4209 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [18] -> \sys1.cpu.regs[3] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4210 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [19] -> \sys1.cpu.regs[3] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4211 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [20] -> \sys1.cpu.regs[3] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4212 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [21] -> \sys1.cpu.regs[3] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4213 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [22] -> \sys1.cpu.regs[3] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4214 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [23] -> \sys1.cpu.regs[3] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4215 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [24] -> \sys1.cpu.regs[3] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4216 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [25] -> \sys1.cpu.regs[3] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4217 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [26] -> \sys1.cpu.regs[3] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4218 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [27] -> \sys1.cpu.regs[3] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4219 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [28] -> \sys1.cpu.regs[3] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4220 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [29] -> \sys1.cpu.regs[3] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4221 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [30] -> \sys1.cpu.regs[3] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4222 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[3][0][0]$y$2365 [31] -> \sys1.cpu.regs[3] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4223 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [0] -> \sys1.cpu.regs[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4224 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [1] -> \sys1.cpu.regs[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4225 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [2] -> \sys1.cpu.regs[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4226 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [3] -> \sys1.cpu.regs[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4227 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [4] -> \sys1.cpu.regs[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4228 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [5] -> \sys1.cpu.regs[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4229 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [6] -> \sys1.cpu.regs[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4230 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [7] -> \sys1.cpu.regs[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4231 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [8] -> \sys1.cpu.regs[5] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4232 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [9] -> \sys1.cpu.regs[5] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4233 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [10] -> \sys1.cpu.regs[5] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4234 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [11] -> \sys1.cpu.regs[5] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4235 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [12] -> \sys1.cpu.regs[5] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4236 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [13] -> \sys1.cpu.regs[5] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4237 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [14] -> \sys1.cpu.regs[5] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4238 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [15] -> \sys1.cpu.regs[5] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4239 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [16] -> \sys1.cpu.regs[5] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4240 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [17] -> \sys1.cpu.regs[5] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4241 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [18] -> \sys1.cpu.regs[5] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4242 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [19] -> \sys1.cpu.regs[5] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4243 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [20] -> \sys1.cpu.regs[5] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4244 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [21] -> \sys1.cpu.regs[5] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4245 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [22] -> \sys1.cpu.regs[5] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4246 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [23] -> \sys1.cpu.regs[5] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4247 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [24] -> \sys1.cpu.regs[5] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4248 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [25] -> \sys1.cpu.regs[5] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4249 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [26] -> \sys1.cpu.regs[5] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4250 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [27] -> \sys1.cpu.regs[5] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4251 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [28] -> \sys1.cpu.regs[5] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4252 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [29] -> \sys1.cpu.regs[5] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4253 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [30] -> \sys1.cpu.regs[5] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4254 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[5][0][0]$y$2405 [31] -> \sys1.cpu.regs[5] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4287 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [0] -> \sys1.cpu.regs[14] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4288 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [1] -> \sys1.cpu.regs[14] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4289 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [2] -> \sys1.cpu.regs[14] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4290 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [3] -> \sys1.cpu.regs[14] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4291 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [4] -> \sys1.cpu.regs[14] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4292 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [5] -> \sys1.cpu.regs[14] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4293 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [6] -> \sys1.cpu.regs[14] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4294 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [7] -> \sys1.cpu.regs[14] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4295 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [8] -> \sys1.cpu.regs[14] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4296 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [9] -> \sys1.cpu.regs[14] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4297 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [10] -> \sys1.cpu.regs[14] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4298 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [11] -> \sys1.cpu.regs[14] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4299 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [12] -> \sys1.cpu.regs[14] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4300 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [13] -> \sys1.cpu.regs[14] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4301 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [14] -> \sys1.cpu.regs[14] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4302 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [15] -> \sys1.cpu.regs[14] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4303 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [16] -> \sys1.cpu.regs[14] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4304 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [17] -> \sys1.cpu.regs[14] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4305 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [18] -> \sys1.cpu.regs[14] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4306 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [19] -> \sys1.cpu.regs[14] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4307 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [20] -> \sys1.cpu.regs[14] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4308 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [21] -> \sys1.cpu.regs[14] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4309 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [22] -> \sys1.cpu.regs[14] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4310 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [23] -> \sys1.cpu.regs[14] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4311 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [24] -> \sys1.cpu.regs[14] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4312 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [25] -> \sys1.cpu.regs[14] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4313 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [26] -> \sys1.cpu.regs[14] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4314 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [27] -> \sys1.cpu.regs[14] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4315 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [28] -> \sys1.cpu.regs[14] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4316 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [29] -> \sys1.cpu.regs[14] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4317 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [30] -> \sys1.cpu.regs[14] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4318 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[14][0][0]$y$2585 [31] -> \sys1.cpu.regs[14] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4416 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [0] -> \sys1.cpu.regs[10] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4417 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [1] -> \sys1.cpu.regs[10] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4418 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [2] -> \sys1.cpu.regs[10] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4419 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [3] -> \sys1.cpu.regs[10] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4420 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [4] -> \sys1.cpu.regs[10] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4421 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [5] -> \sys1.cpu.regs[10] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4422 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [6] -> \sys1.cpu.regs[10] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4423 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [7] -> \sys1.cpu.regs[10] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4424 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [8] -> \sys1.cpu.regs[10] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4425 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [9] -> \sys1.cpu.regs[10] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4426 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [10] -> \sys1.cpu.regs[10] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4427 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [11] -> \sys1.cpu.regs[10] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4428 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [12] -> \sys1.cpu.regs[10] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4429 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [13] -> \sys1.cpu.regs[10] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4430 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [14] -> \sys1.cpu.regs[10] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4431 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [15] -> \sys1.cpu.regs[10] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4432 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [16] -> \sys1.cpu.regs[10] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4433 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [17] -> \sys1.cpu.regs[10] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4434 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [18] -> \sys1.cpu.regs[10] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4435 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [19] -> \sys1.cpu.regs[10] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4436 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [20] -> \sys1.cpu.regs[10] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4437 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [21] -> \sys1.cpu.regs[10] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4438 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [22] -> \sys1.cpu.regs[10] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4439 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [23] -> \sys1.cpu.regs[10] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4440 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [24] -> \sys1.cpu.regs[10] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4441 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [25] -> \sys1.cpu.regs[10] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4442 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [26] -> \sys1.cpu.regs[10] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4443 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [27] -> \sys1.cpu.regs[10] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4444 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [28] -> \sys1.cpu.regs[10] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4445 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [29] -> \sys1.cpu.regs[10] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4446 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [30] -> \sys1.cpu.regs[10] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4447 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[10][0][0]$y$2505 [31] -> \sys1.cpu.regs[10] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4516 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [0] -> \sys1.cpu.regs[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4517 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [1] -> \sys1.cpu.regs[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4518 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [2] -> \sys1.cpu.regs[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4519 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [3] -> \sys1.cpu.regs[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4520 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [4] -> \sys1.cpu.regs[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4521 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [5] -> \sys1.cpu.regs[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4522 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [6] -> \sys1.cpu.regs[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4523 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [7] -> \sys1.cpu.regs[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4524 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [8] -> \sys1.cpu.regs[6] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4525 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [9] -> \sys1.cpu.regs[6] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4526 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [10] -> \sys1.cpu.regs[6] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4527 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [11] -> \sys1.cpu.regs[6] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4528 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [12] -> \sys1.cpu.regs[6] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4529 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [13] -> \sys1.cpu.regs[6] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4530 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [14] -> \sys1.cpu.regs[6] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4531 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [15] -> \sys1.cpu.regs[6] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4532 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [16] -> \sys1.cpu.regs[6] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4533 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [17] -> \sys1.cpu.regs[6] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4534 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [18] -> \sys1.cpu.regs[6] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4535 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [19] -> \sys1.cpu.regs[6] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4536 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [20] -> \sys1.cpu.regs[6] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4537 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [21] -> \sys1.cpu.regs[6] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4538 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [22] -> \sys1.cpu.regs[6] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4539 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [23] -> \sys1.cpu.regs[6] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4540 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [24] -> \sys1.cpu.regs[6] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4541 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [25] -> \sys1.cpu.regs[6] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4542 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [26] -> \sys1.cpu.regs[6] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4543 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [27] -> \sys1.cpu.regs[6] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4544 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [28] -> \sys1.cpu.regs[6] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4545 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [29] -> \sys1.cpu.regs[6] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4546 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [30] -> \sys1.cpu.regs[6] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4547 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[6][0][0]$y$2425 [31] -> \sys1.cpu.regs[6] [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4548 to $_DFFE_PP_ for $0\cnt[21:0] [0] -> \cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4549 to $_DFFE_PP_ for $0\cnt[21:0] [1] -> \cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4550 to $_DFFE_PP_ for $0\cnt[21:0] [2] -> \cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4551 to $_DFFE_PP_ for $0\cnt[21:0] [3] -> \cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4552 to $_DFFE_PP_ for $0\cnt[21:0] [4] -> \cnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4553 to $_DFFE_PP_ for $0\cnt[21:0] [5] -> \cnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4554 to $_DFFE_PP_ for $0\cnt[21:0] [6] -> \cnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4555 to $_DFFE_PP_ for $0\cnt[21:0] [7] -> \cnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4556 to $_DFFE_PP_ for $0\cnt[21:0] [8] -> \cnt [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4557 to $_DFFE_PP_ for $0\cnt[21:0] [9] -> \cnt [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4558 to $_DFFE_PP_ for $0\cnt[21:0] [10] -> \cnt [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4559 to $_DFFE_PP_ for $0\cnt[21:0] [11] -> \cnt [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4560 to $_DFFE_PP_ for $0\cnt[21:0] [12] -> \cnt [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4561 to $_DFFE_PP_ for $0\cnt[21:0] [13] -> \cnt [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4562 to $_DFFE_PP_ for $0\cnt[21:0] [14] -> \cnt [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4563 to $_DFFE_PP_ for $0\cnt[21:0] [15] -> \cnt [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4564 to $_DFFE_PP_ for $0\cnt[21:0] [16] -> \cnt [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4565 to $_DFFE_PP_ for $0\cnt[21:0] [17] -> \cnt [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4566 to $_DFFE_PP_ for $0\cnt[21:0] [18] -> \cnt [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4567 to $_DFFE_PP_ for $0\cnt[21:0] [19] -> \cnt [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4568 to $_DFFE_PP_ for $0\cnt[21:0] [20] -> \cnt [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4569 to $_DFFE_PP_ for $0\cnt[21:0] [21] -> \cnt [21].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4764 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$2022 -> $auto$memory_bram.cc:964:replace_cell$2020.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$4767 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1996 -> $auto$memory_bram.cc:964:replace_cell$1994.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4768 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [0] -> \sys1.control_ICE [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4769 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [1] -> \sys1.control_ICE [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4770 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [2] -> \sys1.control_ICE [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4771 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [3] -> \sys1.control_ICE [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4772 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [4] -> \sys1.control_ICE [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4773 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [5] -> \sys1.control_ICE [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4774 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [6] -> \sys1.control_ICE [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4775 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [7] -> \sys1.control_ICE [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4776 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [8] -> \sys1.control_ICE [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4777 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [9] -> \sys1.control_ICE [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4778 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [10] -> \sys1.control_ICE [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4779 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [11] -> \sys1.control_ICE [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4780 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [12] -> \sys1.control_ICE [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4781 to $_DFFE_PP_ for $techmap\sys1.$0\control_ICE[31:0] [13] -> \sys1.control_ICE [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4800 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [0] -> \sys1.divider_LORA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4801 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [1] -> \sys1.divider_LORA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4802 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [2] -> \sys1.divider_LORA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4803 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [3] -> \sys1.divider_LORA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4804 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [4] -> \sys1.divider_LORA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4805 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [5] -> \sys1.divider_LORA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4806 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [6] -> \sys1.divider_LORA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4807 to $_DFFE_PP_ for $techmap\sys1.$0\divider_LORA[7:0] [7] -> \sys1.divider_LORA [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4808 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [0] -> \sys1.control_LORA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4809 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [1] -> \sys1.control_LORA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4810 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [2] -> \sys1.control_LORA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4811 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [3] -> \sys1.control_LORA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4812 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [4] -> \sys1.control_LORA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4813 to $_DFFE_PP_ for $techmap\sys1.$0\control_LORA[5:0] [5] -> \sys1.control_LORA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4814 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [0] -> \sys1.din_spi_LORA [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4815 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [1] -> \sys1.din_spi_LORA [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4816 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [2] -> \sys1.din_spi_LORA [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4817 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [3] -> \sys1.din_spi_LORA [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4818 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [4] -> \sys1.din_spi_LORA [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4819 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [5] -> \sys1.din_spi_LORA [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4820 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [6] -> \sys1.din_spi_LORA [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4821 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [7] -> \sys1.din_spi_LORA [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4822 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [8] -> \sys1.din_spi_LORA [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4823 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [9] -> \sys1.din_spi_LORA [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4824 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [10] -> \sys1.din_spi_LORA [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4825 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [11] -> \sys1.din_spi_LORA [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4826 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [12] -> \sys1.din_spi_LORA [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4827 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [13] -> \sys1.din_spi_LORA [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4828 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [14] -> \sys1.din_spi_LORA [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4829 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [15] -> \sys1.din_spi_LORA [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4830 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [16] -> \sys1.din_spi_LORA [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4831 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [17] -> \sys1.din_spi_LORA [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4832 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [18] -> \sys1.din_spi_LORA [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4833 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [19] -> \sys1.din_spi_LORA [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4834 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [20] -> \sys1.din_spi_LORA [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4835 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [21] -> \sys1.din_spi_LORA [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4836 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [22] -> \sys1.din_spi_LORA [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4837 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [23] -> \sys1.din_spi_LORA [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4838 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [24] -> \sys1.din_spi_LORA [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4839 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [25] -> \sys1.din_spi_LORA [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4840 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [26] -> \sys1.din_spi_LORA [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4841 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [27] -> \sys1.din_spi_LORA [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4842 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [28] -> \sys1.din_spi_LORA [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4843 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [29] -> \sys1.din_spi_LORA [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4844 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [30] -> \sys1.din_spi_LORA [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4845 to $_DFFE_PP_ for $techmap\sys1.$0\din_spi_LORA[31:0] [31] -> \sys1.din_spi_LORA [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4846 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [0] -> \sys1.outreg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4847 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [1] -> \sys1.outreg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4848 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [2] -> \sys1.outreg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4849 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [3] -> \sys1.outreg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4850 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [4] -> \sys1.outreg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4851 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [5] -> \sys1.outreg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4852 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [6] -> \sys1.outreg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4853 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [7] -> \sys1.outreg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4854 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [8] -> \sys1.outreg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4855 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [9] -> \sys1.outreg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4856 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [10] -> \sys1.outreg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4857 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [11] -> \sys1.outreg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4858 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [12] -> \sys1.outreg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4859 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [13] -> \sys1.outreg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4860 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [14] -> \sys1.outreg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4861 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [15] -> \sys1.outreg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4862 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [16] -> \sys1.outreg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4863 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [17] -> \sys1.outreg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4864 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [18] -> \sys1.outreg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4865 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [19] -> \sys1.outreg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4866 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [20] -> \sys1.outreg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4867 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [21] -> \sys1.outreg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4868 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [22] -> \sys1.outreg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4869 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [23] -> \sys1.outreg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4870 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [24] -> \sys1.outreg [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4871 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [25] -> \sys1.outreg [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4872 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [26] -> \sys1.outreg [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4873 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [27] -> \sys1.outreg [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4874 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [28] -> \sys1.outreg [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4875 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [29] -> \sys1.outreg [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4876 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [30] -> \sys1.outreg [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4877 to $_DFFE_PP_ for $techmap\sys1.$0\outreg[31:0] [31] -> \sys1.outreg [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4878 to $_DFFE_PP_ for $techmap\sys1.$0\mc_flag[0:0] -> \sys1.mc_flag.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4879 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [0] -> \sys1.max_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4880 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [1] -> \sys1.max_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4881 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [2] -> \sys1.max_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4882 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [3] -> \sys1.max_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4883 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [4] -> \sys1.max_count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4884 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [5] -> \sys1.max_count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4885 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [6] -> \sys1.max_count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4886 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [7] -> \sys1.max_count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4887 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [8] -> \sys1.max_count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4888 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [9] -> \sys1.max_count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4889 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [10] -> \sys1.max_count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4890 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [11] -> \sys1.max_count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4891 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [12] -> \sys1.max_count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4892 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [13] -> \sys1.max_count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4893 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [14] -> \sys1.max_count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4894 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [15] -> \sys1.max_count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4895 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [16] -> \sys1.max_count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4896 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [17] -> \sys1.max_count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4897 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [18] -> \sys1.max_count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4898 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [19] -> \sys1.max_count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4899 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [20] -> \sys1.max_count [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4900 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [21] -> \sys1.max_count [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4901 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [22] -> \sys1.max_count [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4902 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [23] -> \sys1.max_count [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4903 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [24] -> \sys1.max_count [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4904 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [25] -> \sys1.max_count [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4905 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [26] -> \sys1.max_count [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4906 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [27] -> \sys1.max_count [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4907 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [28] -> \sys1.max_count [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4908 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [29] -> \sys1.max_count [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4909 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [30] -> \sys1.max_count [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4910 to $_DFFE_PP_ for $techmap\sys1.$0\max_count[31:0] [31] -> \sys1.max_count [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6827 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1970 -> $auto$memory_bram.cc:964:replace_cell$1968.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6829 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1944 -> $auto$memory_bram.cc:964:replace_cell$1942.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6832 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1684 -> $auto$memory_bram.cc:964:replace_cell$1682.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$6834 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1918 -> $auto$memory_bram.cc:964:replace_cell$1916.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6844 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\sck[0:0] -> \sys1.spi1.sck.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6845 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [0] -> \sys1.spi1.bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6846 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [1] -> \sys1.spi1.bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6847 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [2] -> \sys1.spi1.bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6848 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [3] -> \sys1.spi1.bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6849 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [4] -> \sys1.spi1.bitcnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6850 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\bitcnt[5:0] [5] -> \sys1.spi1.bitcnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6852 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [0] -> \sys1.spi1.shreg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6853 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [1] -> \sys1.spi1.shreg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6854 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [2] -> \sys1.spi1.shreg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6855 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [3] -> \sys1.spi1.shreg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6856 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [4] -> \sys1.spi1.shreg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6857 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [5] -> \sys1.spi1.shreg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6858 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [6] -> \sys1.spi1.shreg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6859 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [7] -> \sys1.spi1.shreg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6860 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [8] -> \sys1.spi1.shreg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6861 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [9] -> \sys1.spi1.shreg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6862 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [10] -> \sys1.spi1.shreg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6863 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [11] -> \sys1.spi1.shreg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6864 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [12] -> \sys1.spi1.shreg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6865 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [13] -> \sys1.spi1.shreg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6866 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [14] -> \sys1.spi1.shreg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6867 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [15] -> \sys1.spi1.shreg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6868 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [16] -> \sys1.spi1.shreg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6869 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [17] -> \sys1.spi1.shreg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6870 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [18] -> \sys1.spi1.shreg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6871 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [19] -> \sys1.spi1.shreg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6872 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [20] -> \sys1.spi1.shreg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6873 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [21] -> \sys1.spi1.shreg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6874 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [22] -> \sys1.spi1.shreg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6875 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [23] -> \sys1.spi1.shreg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6876 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [24] -> \sys1.spi1.shreg [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6877 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [25] -> \sys1.spi1.shreg [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6878 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [26] -> \sys1.spi1.shreg [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6879 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [27] -> \sys1.spi1.shreg [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6880 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [28] -> \sys1.spi1.shreg [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6881 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [29] -> \sys1.spi1.shreg [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6882 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [30] -> \sys1.spi1.shreg [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$6883 to $_DFFE_PP_ for $techmap\sys1.spi1.$0\shreg[31:0] [31] -> \sys1.spi1.shreg [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7234 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1892 -> $auto$memory_bram.cc:964:replace_cell$1890.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7236 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [0] -> \sys1.cpu.regs[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7237 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [1] -> \sys1.cpu.regs[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7238 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [2] -> \sys1.cpu.regs[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7239 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [3] -> \sys1.cpu.regs[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7240 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [4] -> \sys1.cpu.regs[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7241 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [5] -> \sys1.cpu.regs[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7242 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [6] -> \sys1.cpu.regs[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7243 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [7] -> \sys1.cpu.regs[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7244 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [8] -> \sys1.cpu.regs[0] [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7245 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [9] -> \sys1.cpu.regs[0] [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7246 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [10] -> \sys1.cpu.regs[0] [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7247 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [11] -> \sys1.cpu.regs[0] [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7248 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [12] -> \sys1.cpu.regs[0] [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7249 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [13] -> \sys1.cpu.regs[0] [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7250 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [14] -> \sys1.cpu.regs[0] [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7251 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [15] -> \sys1.cpu.regs[0] [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7252 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [16] -> \sys1.cpu.regs[0] [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7253 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [17] -> \sys1.cpu.regs[0] [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7254 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [18] -> \sys1.cpu.regs[0] [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7255 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [19] -> \sys1.cpu.regs[0] [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7256 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [20] -> \sys1.cpu.regs[0] [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7257 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [21] -> \sys1.cpu.regs[0] [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7258 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [22] -> \sys1.cpu.regs[0] [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7259 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [23] -> \sys1.cpu.regs[0] [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7260 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [24] -> \sys1.cpu.regs[0] [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7261 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [25] -> \sys1.cpu.regs[0] [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7262 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [26] -> \sys1.cpu.regs[0] [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7263 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [27] -> \sys1.cpu.regs[0] [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7264 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [28] -> \sys1.cpu.regs[0] [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7265 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [29] -> \sys1.cpu.regs[0] [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7266 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [30] -> \sys1.cpu.regs[0] [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7267 to $_DFFE_PP_ for $memory\sys1.cpu.regs$wrmux[0][0][0]$y$2305 [31] -> \sys1.cpu.regs[0] [31].
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7269 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1866 -> $auto$memory_bram.cc:964:replace_cell$1864.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7273 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1840 -> $auto$memory_bram.cc:964:replace_cell$1838.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7278 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1814 -> $auto$memory_bram.cc:964:replace_cell$1812.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7281 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1788 -> $auto$memory_bram.cc:964:replace_cell$1786.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$7499 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1632 -> $auto$memory_bram.cc:964:replace_cell$1630.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9459 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1762 -> $auto$memory_bram.cc:964:replace_cell$1760.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9461 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1736 -> $auto$memory_bram.cc:964:replace_cell$1734.
  converting $_DFF_N_ cell $auto$simplemap.cc:420:simplemap_dff$9484 to $_DFFE_NP_ for $auto$rtlil.cc:1936:Mux$1710 -> $auto$memory_bram.cc:964:replace_cell$1708.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9494 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\sck[0:0] -> \sys1.spi0.sck.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9495 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [0] -> \sys1.spi0.bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9496 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [1] -> \sys1.spi0.bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9497 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [2] -> \sys1.spi0.bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9498 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [3] -> \sys1.spi0.bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9499 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [4] -> \sys1.spi0.bitcnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9500 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\bitcnt[5:0] [5] -> \sys1.spi0.bitcnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9502 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [0] -> \sys1.spi0.shreg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9503 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [1] -> \sys1.spi0.shreg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9504 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [2] -> \sys1.spi0.shreg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9505 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [3] -> \sys1.spi0.shreg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9506 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [4] -> \sys1.spi0.shreg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9507 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [5] -> \sys1.spi0.shreg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9508 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [6] -> \sys1.spi0.shreg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9509 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [7] -> \sys1.spi0.shreg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9510 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [8] -> \sys1.spi0.shreg [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9511 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [9] -> \sys1.spi0.shreg [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9512 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [10] -> \sys1.spi0.shreg [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9513 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [11] -> \sys1.spi0.shreg [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9514 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [12] -> \sys1.spi0.shreg [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9515 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [13] -> \sys1.spi0.shreg [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9516 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [14] -> \sys1.spi0.shreg [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9517 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [15] -> \sys1.spi0.shreg [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9518 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [16] -> \sys1.spi0.shreg [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9519 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [17] -> \sys1.spi0.shreg [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9520 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [18] -> \sys1.spi0.shreg [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9521 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [19] -> \sys1.spi0.shreg [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9522 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [20] -> \sys1.spi0.shreg [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9523 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [21] -> \sys1.spi0.shreg [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9524 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [22] -> \sys1.spi0.shreg [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9525 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [23] -> \sys1.spi0.shreg [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9526 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [24] -> \sys1.spi0.shreg [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9527 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [25] -> \sys1.spi0.shreg [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9528 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [26] -> \sys1.spi0.shreg [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9529 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [27] -> \sys1.spi0.shreg [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9530 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [28] -> \sys1.spi0.shreg [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9531 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [29] -> \sys1.spi0.shreg [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9532 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [30] -> \sys1.spi0.shreg [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9533 to $_DFFE_PP_ for $techmap\sys1.spi0.$0\shreg[31:0] [31] -> \sys1.spi0.shreg [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9724 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [0] -> \sys1.uart2.divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9725 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [1] -> \sys1.uart2.divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9726 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [2] -> \sys1.uart2.divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9727 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [3] -> \sys1.uart2.divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9728 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [4] -> \sys1.uart2.divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9729 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [5] -> \sys1.uart2.divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9730 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [6] -> \sys1.uart2.divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9731 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [7] -> \sys1.uart2.divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9732 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [8] -> \sys1.uart2.divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9733 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [9] -> \sys1.uart2.divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9734 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [10] -> \sys1.uart2.divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9735 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\divider[11:0] [11] -> \sys1.uart2.divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9762 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [0] -> \sys1.uart2.thr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9763 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [1] -> \sys1.uart2.thr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9764 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [2] -> \sys1.uart2.thr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9765 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [3] -> \sys1.uart2.thr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9766 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [4] -> \sys1.uart2.thr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9767 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [5] -> \sys1.uart2.thr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9768 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [6] -> \sys1.uart2.thr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9769 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thr[7:0] [7] -> \sys1.uart2.thr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9770 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\thre[0:0] -> \sys1.uart2.thre.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9786 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\cbrx[3:0] [0] -> \sys1.uart2.cbrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9787 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\cbrx[3:0] [1] -> \sys1.uart2.cbrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9788 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\cbrx[3:0] [2] -> \sys1.uart2.cbrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9789 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\cbrx[3:0] [3] -> \sys1.uart2.cbrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9790 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\stopb[0:0] -> \sys1.uart2.stopb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9791 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [0] -> \sys1.uart2.rbr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9792 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [1] -> \sys1.uart2.rbr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9793 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [2] -> \sys1.uart2.rbr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9794 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [3] -> \sys1.uart2.rbr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9795 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [4] -> \sys1.uart2.rbr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9796 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [5] -> \sys1.uart2.rbr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9797 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [6] -> \sys1.uart2.rbr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9798 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\rbr[7:0] [7] -> \sys1.uart2.rbr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9799 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [0] -> \sys1.uart2.shrx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9800 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [1] -> \sys1.uart2.shrx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9801 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [2] -> \sys1.uart2.shrx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9802 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [3] -> \sys1.uart2.shrx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9803 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [4] -> \sys1.uart2.shrx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9804 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [5] -> \sys1.uart2.shrx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9805 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [6] -> \sys1.uart2.shrx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9806 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [7] -> \sys1.uart2.shrx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9807 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\shrx[8:0] [8] -> \sys1.uart2.shrx [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9808 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\ove[0:0] -> \sys1.uart2.ove.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$9809 to $_DFFE_PP_ for $techmap\sys1.uart2.$0\dv[0:0] -> \sys1.uart2.dv.
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4943 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [0] -> \sys1.irqen [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4944 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [1] -> \sys1.irqen [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4945 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [2] -> \sys1.irqen [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4946 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [3] -> \sys1.irqen [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4947 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [4] -> \sys1.irqen [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4948 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [5] -> \sys1.irqen [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4949 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [6] -> \sys1.irqen [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4950 to $__DFFE_PP0 for $techmap\sys1.$0\irqen[7:0] [7] -> \sys1.irqen [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4951 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [0] -> \sys1.irqvect[7] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4952 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [1] -> \sys1.irqvect[7] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4953 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [2] -> \sys1.irqvect[7] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4954 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [3] -> \sys1.irqvect[7] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4955 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [4] -> \sys1.irqvect[7] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4956 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [5] -> \sys1.irqvect[7] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4957 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [6] -> \sys1.irqvect[7] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4958 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [7] -> \sys1.irqvect[7] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4959 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [8] -> \sys1.irqvect[7] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4960 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [9] -> \sys1.irqvect[7] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4961 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [10] -> \sys1.irqvect[7] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4962 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [11] -> \sys1.irqvect[7] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4963 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [12] -> \sys1.irqvect[7] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4964 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [13] -> \sys1.irqvect[7] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4965 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [14] -> \sys1.irqvect[7] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4966 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [15] -> \sys1.irqvect[7] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4967 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [16] -> \sys1.irqvect[7] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4968 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [17] -> \sys1.irqvect[7] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4969 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [18] -> \sys1.irqvect[7] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4970 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [19] -> \sys1.irqvect[7] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4971 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [20] -> \sys1.irqvect[7] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4972 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [21] -> \sys1.irqvect[7] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4973 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [22] -> \sys1.irqvect[7] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4974 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [23] -> \sys1.irqvect[7] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4975 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [24] -> \sys1.irqvect[7] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4976 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [25] -> \sys1.irqvect[7] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4977 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [26] -> \sys1.irqvect[7] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4978 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [27] -> \sys1.irqvect[7] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4979 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [28] -> \sys1.irqvect[7] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4980 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[7][29:0] [29] -> \sys1.irqvect[7] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4981 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [0] -> \sys1.irqvect[6] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4982 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [1] -> \sys1.irqvect[6] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4983 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [2] -> \sys1.irqvect[6] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4984 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [3] -> \sys1.irqvect[6] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4985 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [4] -> \sys1.irqvect[6] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4986 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [5] -> \sys1.irqvect[6] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4987 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [6] -> \sys1.irqvect[6] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4988 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [7] -> \sys1.irqvect[6] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4989 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [8] -> \sys1.irqvect[6] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4990 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [9] -> \sys1.irqvect[6] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4991 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [10] -> \sys1.irqvect[6] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4992 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [11] -> \sys1.irqvect[6] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4993 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [12] -> \sys1.irqvect[6] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4994 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [13] -> \sys1.irqvect[6] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4995 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [14] -> \sys1.irqvect[6] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4996 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [15] -> \sys1.irqvect[6] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4997 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [16] -> \sys1.irqvect[6] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4998 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [17] -> \sys1.irqvect[6] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$4999 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [18] -> \sys1.irqvect[6] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5000 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [19] -> \sys1.irqvect[6] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5001 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [20] -> \sys1.irqvect[6] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5002 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [21] -> \sys1.irqvect[6] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5003 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [22] -> \sys1.irqvect[6] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5004 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [23] -> \sys1.irqvect[6] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5005 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [24] -> \sys1.irqvect[6] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5006 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [25] -> \sys1.irqvect[6] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5007 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [26] -> \sys1.irqvect[6] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5008 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [27] -> \sys1.irqvect[6] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5009 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [28] -> \sys1.irqvect[6] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5010 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[6][29:0] [29] -> \sys1.irqvect[6] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5011 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [0] -> \sys1.irqvect[5] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5012 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [1] -> \sys1.irqvect[5] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5013 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [2] -> \sys1.irqvect[5] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5014 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [3] -> \sys1.irqvect[5] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5015 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [4] -> \sys1.irqvect[5] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5016 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [5] -> \sys1.irqvect[5] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5017 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [6] -> \sys1.irqvect[5] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5018 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [7] -> \sys1.irqvect[5] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5019 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [8] -> \sys1.irqvect[5] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5020 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [9] -> \sys1.irqvect[5] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5021 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [10] -> \sys1.irqvect[5] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5022 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [11] -> \sys1.irqvect[5] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5023 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [12] -> \sys1.irqvect[5] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5024 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [13] -> \sys1.irqvect[5] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5025 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [14] -> \sys1.irqvect[5] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5026 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [15] -> \sys1.irqvect[5] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5027 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [16] -> \sys1.irqvect[5] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5028 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [17] -> \sys1.irqvect[5] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5029 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [18] -> \sys1.irqvect[5] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5030 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [19] -> \sys1.irqvect[5] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5031 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [20] -> \sys1.irqvect[5] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5032 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [21] -> \sys1.irqvect[5] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5033 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [22] -> \sys1.irqvect[5] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5034 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [23] -> \sys1.irqvect[5] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5035 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [24] -> \sys1.irqvect[5] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5036 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [25] -> \sys1.irqvect[5] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5037 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [26] -> \sys1.irqvect[5] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5038 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [27] -> \sys1.irqvect[5] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5039 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [28] -> \sys1.irqvect[5] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5040 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[5][29:0] [29] -> \sys1.irqvect[5] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5041 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [0] -> \sys1.irqvect[4] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5042 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [1] -> \sys1.irqvect[4] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5043 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [2] -> \sys1.irqvect[4] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5044 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [3] -> \sys1.irqvect[4] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5045 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [4] -> \sys1.irqvect[4] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5046 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [5] -> \sys1.irqvect[4] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5047 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [6] -> \sys1.irqvect[4] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5048 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [7] -> \sys1.irqvect[4] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5049 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [8] -> \sys1.irqvect[4] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5050 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [9] -> \sys1.irqvect[4] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5051 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [10] -> \sys1.irqvect[4] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5052 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [11] -> \sys1.irqvect[4] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5053 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [12] -> \sys1.irqvect[4] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5054 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [13] -> \sys1.irqvect[4] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5055 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [14] -> \sys1.irqvect[4] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5056 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [15] -> \sys1.irqvect[4] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5057 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [16] -> \sys1.irqvect[4] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5058 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [17] -> \sys1.irqvect[4] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5059 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [18] -> \sys1.irqvect[4] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5060 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [19] -> \sys1.irqvect[4] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5061 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [20] -> \sys1.irqvect[4] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5062 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [21] -> \sys1.irqvect[4] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5063 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [22] -> \sys1.irqvect[4] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5064 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [23] -> \sys1.irqvect[4] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5065 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [24] -> \sys1.irqvect[4] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5066 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [25] -> \sys1.irqvect[4] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5067 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [26] -> \sys1.irqvect[4] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5068 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [27] -> \sys1.irqvect[4] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5069 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [28] -> \sys1.irqvect[4] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5070 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[4][29:0] [29] -> \sys1.irqvect[4] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5071 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [0] -> \sys1.irqvect[3] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5072 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [1] -> \sys1.irqvect[3] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5073 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [2] -> \sys1.irqvect[3] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5074 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [3] -> \sys1.irqvect[3] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5075 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [4] -> \sys1.irqvect[3] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5076 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [5] -> \sys1.irqvect[3] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5077 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [6] -> \sys1.irqvect[3] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5078 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [7] -> \sys1.irqvect[3] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5079 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [8] -> \sys1.irqvect[3] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5080 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [9] -> \sys1.irqvect[3] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5081 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [10] -> \sys1.irqvect[3] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5082 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [11] -> \sys1.irqvect[3] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5083 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [12] -> \sys1.irqvect[3] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5084 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [13] -> \sys1.irqvect[3] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5085 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [14] -> \sys1.irqvect[3] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5086 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [15] -> \sys1.irqvect[3] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5087 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [16] -> \sys1.irqvect[3] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5088 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [17] -> \sys1.irqvect[3] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5089 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [18] -> \sys1.irqvect[3] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5090 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [19] -> \sys1.irqvect[3] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5091 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [20] -> \sys1.irqvect[3] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5092 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [21] -> \sys1.irqvect[3] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5093 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [22] -> \sys1.irqvect[3] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5094 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [23] -> \sys1.irqvect[3] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5095 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [24] -> \sys1.irqvect[3] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5096 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [25] -> \sys1.irqvect[3] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5097 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [26] -> \sys1.irqvect[3] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5098 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [27] -> \sys1.irqvect[3] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5099 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [28] -> \sys1.irqvect[3] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5100 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[3][29:0] [29] -> \sys1.irqvect[3] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5101 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [0] -> \sys1.irqvect[2] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5102 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [1] -> \sys1.irqvect[2] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5103 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [2] -> \sys1.irqvect[2] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5104 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [3] -> \sys1.irqvect[2] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5105 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [4] -> \sys1.irqvect[2] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5106 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [5] -> \sys1.irqvect[2] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5107 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [6] -> \sys1.irqvect[2] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5108 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [7] -> \sys1.irqvect[2] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5109 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [8] -> \sys1.irqvect[2] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5110 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [9] -> \sys1.irqvect[2] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5111 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [10] -> \sys1.irqvect[2] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5112 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [11] -> \sys1.irqvect[2] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5113 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [12] -> \sys1.irqvect[2] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5114 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [13] -> \sys1.irqvect[2] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5115 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [14] -> \sys1.irqvect[2] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5116 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [15] -> \sys1.irqvect[2] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5117 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [16] -> \sys1.irqvect[2] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5118 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [17] -> \sys1.irqvect[2] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5119 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [18] -> \sys1.irqvect[2] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5120 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [19] -> \sys1.irqvect[2] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5121 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [20] -> \sys1.irqvect[2] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5122 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [21] -> \sys1.irqvect[2] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5123 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [22] -> \sys1.irqvect[2] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5124 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [23] -> \sys1.irqvect[2] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5125 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [24] -> \sys1.irqvect[2] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5126 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [25] -> \sys1.irqvect[2] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5127 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [26] -> \sys1.irqvect[2] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5128 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [27] -> \sys1.irqvect[2] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5129 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [28] -> \sys1.irqvect[2] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5130 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[2][29:0] [29] -> \sys1.irqvect[2] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5131 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [0] -> \sys1.irqvect[1] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5132 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [1] -> \sys1.irqvect[1] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5133 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [2] -> \sys1.irqvect[1] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5134 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [3] -> \sys1.irqvect[1] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5135 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [4] -> \sys1.irqvect[1] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5136 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [5] -> \sys1.irqvect[1] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5137 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [6] -> \sys1.irqvect[1] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5138 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [7] -> \sys1.irqvect[1] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5139 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [8] -> \sys1.irqvect[1] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5140 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [9] -> \sys1.irqvect[1] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5141 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [10] -> \sys1.irqvect[1] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5142 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [11] -> \sys1.irqvect[1] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5143 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [12] -> \sys1.irqvect[1] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5144 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [13] -> \sys1.irqvect[1] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5145 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [14] -> \sys1.irqvect[1] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5146 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [15] -> \sys1.irqvect[1] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5147 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [16] -> \sys1.irqvect[1] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5148 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [17] -> \sys1.irqvect[1] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5149 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [18] -> \sys1.irqvect[1] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5150 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [19] -> \sys1.irqvect[1] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5151 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [20] -> \sys1.irqvect[1] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5152 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [21] -> \sys1.irqvect[1] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5153 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [22] -> \sys1.irqvect[1] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5154 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [23] -> \sys1.irqvect[1] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5155 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [24] -> \sys1.irqvect[1] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5156 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [25] -> \sys1.irqvect[1] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5157 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [26] -> \sys1.irqvect[1] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5158 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [27] -> \sys1.irqvect[1] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5159 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [28] -> \sys1.irqvect[1] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5160 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[1][29:0] [29] -> \sys1.irqvect[1] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5161 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [0] -> \sys1.irqvect[0] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5162 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [1] -> \sys1.irqvect[0] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5163 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [2] -> \sys1.irqvect[0] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5164 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [3] -> \sys1.irqvect[0] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5165 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [4] -> \sys1.irqvect[0] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5166 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [5] -> \sys1.irqvect[0] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5167 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [6] -> \sys1.irqvect[0] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5168 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [7] -> \sys1.irqvect[0] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5169 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [8] -> \sys1.irqvect[0] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5170 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [9] -> \sys1.irqvect[0] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5171 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [10] -> \sys1.irqvect[0] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5172 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [11] -> \sys1.irqvect[0] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5173 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [12] -> \sys1.irqvect[0] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5174 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [13] -> \sys1.irqvect[0] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5175 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [14] -> \sys1.irqvect[0] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5176 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [15] -> \sys1.irqvect[0] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5177 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [16] -> \sys1.irqvect[0] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5178 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [17] -> \sys1.irqvect[0] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5179 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [18] -> \sys1.irqvect[0] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5180 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [19] -> \sys1.irqvect[0] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5181 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [20] -> \sys1.irqvect[0] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5182 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [21] -> \sys1.irqvect[0] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5183 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [22] -> \sys1.irqvect[0] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5184 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [23] -> \sys1.irqvect[0] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5185 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [24] -> \sys1.irqvect[0] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5186 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [25] -> \sys1.irqvect[0] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5187 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [26] -> \sys1.irqvect[0] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5188 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [27] -> \sys1.irqvect[0] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5189 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [28] -> \sys1.irqvect[0] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$5190 to $__DFFE_PP0 for $techmap\sys1.$0\irqvect[0][29:0] [29] -> \sys1.irqvect[0] [29].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7346 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [0] -> \sys1.cpu.PCreg[0] [0].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7347 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [1] -> \sys1.cpu.PCreg[0] [1].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7348 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [2] -> \sys1.cpu.PCreg[0] [2].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7349 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [3] -> \sys1.cpu.PCreg[0] [3].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7350 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [4] -> \sys1.cpu.PCreg[0] [4].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7351 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [5] -> \sys1.cpu.PCreg[0] [5].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7352 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [6] -> \sys1.cpu.PCreg[0] [6].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7353 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [7] -> \sys1.cpu.PCreg[0] [7].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7354 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [8] -> \sys1.cpu.PCreg[0] [8].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7355 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [9] -> \sys1.cpu.PCreg[0] [9].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7356 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [10] -> \sys1.cpu.PCreg[0] [10].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7357 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [11] -> \sys1.cpu.PCreg[0] [11].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7358 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [12] -> \sys1.cpu.PCreg[0] [12].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7359 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [13] -> \sys1.cpu.PCreg[0] [13].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7360 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [14] -> \sys1.cpu.PCreg[0] [14].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7361 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [15] -> \sys1.cpu.PCreg[0] [15].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7362 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [16] -> \sys1.cpu.PCreg[0] [16].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7363 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [17] -> \sys1.cpu.PCreg[0] [17].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7364 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [18] -> \sys1.cpu.PCreg[0] [18].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7365 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [19] -> \sys1.cpu.PCreg[0] [19].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7366 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [20] -> \sys1.cpu.PCreg[0] [20].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7367 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [21] -> \sys1.cpu.PCreg[0] [21].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7368 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [22] -> \sys1.cpu.PCreg[0] [22].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7369 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [23] -> \sys1.cpu.PCreg[0] [23].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7370 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [24] -> \sys1.cpu.PCreg[0] [24].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7371 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [25] -> \sys1.cpu.PCreg[0] [25].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7372 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [26] -> \sys1.cpu.PCreg[0] [26].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7373 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [27] -> \sys1.cpu.PCreg[0] [27].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7374 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [28] -> \sys1.cpu.PCreg[0] [28].
  converting $_DFF_PP0_ cell $auto$simplemap.cc:496:simplemap_adff$7375 to $__DFFE_PP0 for $techmap\sys1.cpu.$0\PCreg[0][29:0] [29] -> \sys1.cpu.PCreg[0] [29].

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$__DFFE_PP0 for cells of type $__DFFE_PP0.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping main.$auto$alumacc.cc:485:replace_alu$1532.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1535.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1538.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1553.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1556.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1559.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1562.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1565.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1568.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1571.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1574.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1577.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1580.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1583.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1586.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1589.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1592.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1595.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1598.slice[0].carry ($lut).
Mapping main.$auto$alumacc.cc:485:replace_alu$1601.slice[0].carry ($lut).
Mapping main.$techmap$auto$memory_map.cc:196:handle_cell$2192.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry ($lut).
Mapping main.$techmap$auto$memory_map.cc:196:handle_cell$2239.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry ($lut).
Mapping main.$techmap$auto$memory_map.cc:285:handle_cell$2526.$auto$alumacc.cc:485:replace_alu$3107.slice[0].carry ($lut).

2.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in main.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9809 (SB_DFFE): \sys1.uart2.dv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10054 (SB_DFFE): \sys1.uart1.divider [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10055 (SB_DFFE): \sys1.uart1.divider [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10056 (SB_DFFE): \sys1.uart1.divider [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10057 (SB_DFFE): \sys1.uart1.divider [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10058 (SB_DFFE): \sys1.uart1.divider [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10059 (SB_DFFE): \sys1.uart1.divider [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10060 (SB_DFFE): \sys1.uart1.divider [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10061 (SB_DFFE): \sys1.uart1.divider [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10062 (SB_DFFE): \sys1.uart1.divider [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10063 (SB_DFFE): \sys1.uart1.divider [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10053 (SB_DFFE): \sys1.uart1.divider [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10064 (SB_DFFE): \sys1.uart1.divider [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10066 (SB_DFF): \sys1.uart1.divtx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10067 (SB_DFF): \sys1.uart1.divtx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10068 (SB_DFF): \sys1.uart1.divtx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10069 (SB_DFF): \sys1.uart1.divtx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10070 (SB_DFF): \sys1.uart1.divtx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10071 (SB_DFF): \sys1.uart1.divtx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10072 (SB_DFF): \sys1.uart1.divtx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10073 (SB_DFF): \sys1.uart1.divtx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10074 (SB_DFF): \sys1.uart1.divtx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10075 (SB_DFF): \sys1.uart1.divtx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10065 (SB_DFF): \sys1.uart1.divtx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10077 (SB_DFF): \sys1.uart1.rdy = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10076 (SB_DFF): \sys1.uart1.divtx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10083 (SB_DFF): \sys1.uart1.shtx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10084 (SB_DFF): \sys1.uart1.shtx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10085 (SB_DFF): \sys1.uart1.shtx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10086 (SB_DFF): \sys1.uart1.shtx [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10087 (SB_DFF): \sys1.uart1.shtx [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10088 (SB_DFF): \sys1.uart1.shtx [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10089 (SB_DFF): \sys1.uart1.shtx [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10082 (SB_DFF): \sys1.uart1.shtx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10090 (SB_DFF): \sys1.uart1.shtx [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10099 (SB_DFFE): \sys1.uart1.thre = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10100 (SB_DFF): \sys1.uart1.rrxd [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10101 (SB_DFF): \sys1.uart1.rrxd [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10103 (SB_DFF): \sys1.uart1.divrx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10104 (SB_DFF): \sys1.uart1.divrx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10105 (SB_DFF): \sys1.uart1.divrx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10106 (SB_DFF): \sys1.uart1.divrx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10107 (SB_DFF): \sys1.uart1.divrx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10108 (SB_DFF): \sys1.uart1.divrx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10109 (SB_DFF): \sys1.uart1.divrx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10110 (SB_DFF): \sys1.uart1.divrx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10111 (SB_DFF): \sys1.uart1.divrx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10112 (SB_DFF): \sys1.uart1.divrx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10102 (SB_DFF): \sys1.uart1.divrx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10113 (SB_DFF): \sys1.uart1.divrx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10116 (SB_DFFE): \sys1.uart1.cbrx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10117 (SB_DFFE): \sys1.uart1.cbrx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10115 (SB_DFFE): \sys1.uart1.cbrx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10118 (SB_DFFE): \sys1.uart1.cbrx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10137 (SB_DFFE): \sys1.uart1.ove = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10138 (SB_DFFE): \sys1.uart1.dv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10380 (SB_DFFE): \sys1.uart0.divider [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10381 (SB_DFFE): \sys1.uart0.divider [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10382 (SB_DFFE): \sys1.uart0.divider [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10383 (SB_DFFE): \sys1.uart0.divider [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10384 (SB_DFFE): \sys1.uart0.divider [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10385 (SB_DFFE): \sys1.uart0.divider [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFFE): \sys1.uart0.divider [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10387 (SB_DFFE): \sys1.uart0.divider [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10388 (SB_DFFE): \sys1.uart0.divider [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10389 (SB_DFFE): \sys1.uart0.divider [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10379 (SB_DFFE): \sys1.uart0.divider [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10390 (SB_DFFE): \sys1.uart0.divider [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFF): \sys1.uart0.divtx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFF): \sys1.uart0.divtx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10394 (SB_DFF): \sys1.uart0.divtx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10395 (SB_DFF): \sys1.uart0.divtx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10396 (SB_DFF): \sys1.uart0.divtx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10397 (SB_DFF): \sys1.uart0.divtx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10398 (SB_DFF): \sys1.uart0.divtx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10399 (SB_DFF): \sys1.uart0.divtx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10400 (SB_DFF): \sys1.uart0.divtx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10401 (SB_DFF): \sys1.uart0.divtx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFF): \sys1.uart0.divtx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10403 (SB_DFF): \sys1.uart0.rdy = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10402 (SB_DFF): \sys1.uart0.divtx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10409 (SB_DFF): \sys1.uart0.shtx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10410 (SB_DFF): \sys1.uart0.shtx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10411 (SB_DFF): \sys1.uart0.shtx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10412 (SB_DFF): \sys1.uart0.shtx [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10413 (SB_DFF): \sys1.uart0.shtx [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10414 (SB_DFF): \sys1.uart0.shtx [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10415 (SB_DFF): \sys1.uart0.shtx [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10408 (SB_DFF): \sys1.uart0.shtx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10416 (SB_DFF): \sys1.uart0.shtx [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10425 (SB_DFFE): \sys1.uart0.thre = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10426 (SB_DFF): \sys1.uart0.rrxd [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10427 (SB_DFF): \sys1.uart0.rrxd [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10429 (SB_DFF): \sys1.uart0.divrx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10430 (SB_DFF): \sys1.uart0.divrx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10431 (SB_DFF): \sys1.uart0.divrx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10432 (SB_DFF): \sys1.uart0.divrx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10433 (SB_DFF): \sys1.uart0.divrx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10434 (SB_DFF): \sys1.uart0.divrx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10435 (SB_DFF): \sys1.uart0.divrx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10436 (SB_DFF): \sys1.uart0.divrx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10437 (SB_DFF): \sys1.uart0.divrx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10438 (SB_DFF): \sys1.uart0.divrx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10428 (SB_DFF): \sys1.uart0.divrx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10439 (SB_DFF): \sys1.uart0.divrx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10442 (SB_DFFE): \sys1.uart0.cbrx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10443 (SB_DFFE): \sys1.uart0.cbrx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10441 (SB_DFFE): \sys1.uart0.cbrx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10444 (SB_DFFE): \sys1.uart0.cbrx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10463 (SB_DFFE): \sys1.uart0.ove = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$10464 (SB_DFFE): \sys1.uart0.dv = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4442 (SB_DFFE): \sys1.cpu.regs[10] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3712 (SB_DFFE): \sys1.cpu.regs[8] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3713 (SB_DFFE): \sys1.cpu.regs[8] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3714 (SB_DFFE): \sys1.cpu.regs[8] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3715 (SB_DFFE): \sys1.cpu.regs[8] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3716 (SB_DFFE): \sys1.cpu.regs[8] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3717 (SB_DFFE): \sys1.cpu.regs[8] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3718 (SB_DFFE): \sys1.cpu.regs[8] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3719 (SB_DFFE): \sys1.cpu.regs[8] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3720 (SB_DFFE): \sys1.cpu.regs[8] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3721 (SB_DFFE): \sys1.cpu.regs[8] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3722 (SB_DFFE): \sys1.cpu.regs[8] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3723 (SB_DFFE): \sys1.cpu.regs[8] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3724 (SB_DFFE): \sys1.cpu.regs[8] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3725 (SB_DFFE): \sys1.cpu.regs[8] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3726 (SB_DFFE): \sys1.cpu.regs[8] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3727 (SB_DFFE): \sys1.cpu.regs[8] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3728 (SB_DFFE): \sys1.cpu.regs[8] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3729 (SB_DFFE): \sys1.cpu.regs[8] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3730 (SB_DFFE): \sys1.cpu.regs[8] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3731 (SB_DFFE): \sys1.cpu.regs[8] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3732 (SB_DFFE): \sys1.cpu.regs[8] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3733 (SB_DFFE): \sys1.cpu.regs[8] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3734 (SB_DFFE): \sys1.cpu.regs[8] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3735 (SB_DFFE): \sys1.cpu.regs[8] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3736 (SB_DFFE): \sys1.cpu.regs[8] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3737 (SB_DFFE): \sys1.cpu.regs[8] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3738 (SB_DFFE): \sys1.cpu.regs[8] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3739 (SB_DFFE): \sys1.cpu.regs[8] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3740 (SB_DFFE): \sys1.cpu.regs[8] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3741 (SB_DFFE): \sys1.cpu.regs[8] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3743 (SB_DFFE): \sys1.cpu.regs[7] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3710 (SB_DFFE): \sys1.cpu.regs[8] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3744 (SB_DFFE): \sys1.cpu.regs[7] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3745 (SB_DFFE): \sys1.cpu.regs[7] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3746 (SB_DFFE): \sys1.cpu.regs[7] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3747 (SB_DFFE): \sys1.cpu.regs[7] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3748 (SB_DFFE): \sys1.cpu.regs[7] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3749 (SB_DFFE): \sys1.cpu.regs[7] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3750 (SB_DFFE): \sys1.cpu.regs[7] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3751 (SB_DFFE): \sys1.cpu.regs[7] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3752 (SB_DFFE): \sys1.cpu.regs[7] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3753 (SB_DFFE): \sys1.cpu.regs[7] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3754 (SB_DFFE): \sys1.cpu.regs[7] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3755 (SB_DFFE): \sys1.cpu.regs[7] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3756 (SB_DFFE): \sys1.cpu.regs[7] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3757 (SB_DFFE): \sys1.cpu.regs[7] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3758 (SB_DFFE): \sys1.cpu.regs[7] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3759 (SB_DFFE): \sys1.cpu.regs[7] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3760 (SB_DFFE): \sys1.cpu.regs[7] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3761 (SB_DFFE): \sys1.cpu.regs[7] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3762 (SB_DFFE): \sys1.cpu.regs[7] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3763 (SB_DFFE): \sys1.cpu.regs[7] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3764 (SB_DFFE): \sys1.cpu.regs[7] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3765 (SB_DFFE): \sys1.cpu.regs[7] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3766 (SB_DFFE): \sys1.cpu.regs[7] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3767 (SB_DFFE): \sys1.cpu.regs[7] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3768 (SB_DFFE): \sys1.cpu.regs[7] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3769 (SB_DFFE): \sys1.cpu.regs[7] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3770 (SB_DFFE): \sys1.cpu.regs[7] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3771 (SB_DFFE): \sys1.cpu.regs[7] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3772 (SB_DFFE): \sys1.cpu.regs[7] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3773 (SB_DFFE): \sys1.cpu.regs[7] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3807 (SB_DFFE): \sys1.cpu.regs[9] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3742 (SB_DFFE): \sys1.cpu.regs[7] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3808 (SB_DFFE): \sys1.cpu.regs[9] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3809 (SB_DFFE): \sys1.cpu.regs[9] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3810 (SB_DFFE): \sys1.cpu.regs[9] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3811 (SB_DFFE): \sys1.cpu.regs[9] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3812 (SB_DFFE): \sys1.cpu.regs[9] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3813 (SB_DFFE): \sys1.cpu.regs[9] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3814 (SB_DFFE): \sys1.cpu.regs[9] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3815 (SB_DFFE): \sys1.cpu.regs[9] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3816 (SB_DFFE): \sys1.cpu.regs[9] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3817 (SB_DFFE): \sys1.cpu.regs[9] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3818 (SB_DFFE): \sys1.cpu.regs[9] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3819 (SB_DFFE): \sys1.cpu.regs[9] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3820 (SB_DFFE): \sys1.cpu.regs[9] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3821 (SB_DFFE): \sys1.cpu.regs[9] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3822 (SB_DFFE): \sys1.cpu.regs[9] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3823 (SB_DFFE): \sys1.cpu.regs[9] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3824 (SB_DFFE): \sys1.cpu.regs[9] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3825 (SB_DFFE): \sys1.cpu.regs[9] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3826 (SB_DFFE): \sys1.cpu.regs[9] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4141 (SB_DFFE): \sys1.cpu.regs[2] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3828 (SB_DFFE): \sys1.cpu.regs[9] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3829 (SB_DFFE): \sys1.cpu.regs[9] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3830 (SB_DFFE): \sys1.cpu.regs[9] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3831 (SB_DFFE): \sys1.cpu.regs[9] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3832 (SB_DFFE): \sys1.cpu.regs[9] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3833 (SB_DFFE): \sys1.cpu.regs[9] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3834 (SB_DFFE): \sys1.cpu.regs[9] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3835 (SB_DFFE): \sys1.cpu.regs[9] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3836 (SB_DFFE): \sys1.cpu.regs[9] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3837 (SB_DFFE): \sys1.cpu.regs[9] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4236 (SB_DFFE): \sys1.cpu.regs[5] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3806 (SB_DFFE): \sys1.cpu.regs[9] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3936 (SB_DFFE): \sys1.cpu.regs[11] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3937 (SB_DFFE): \sys1.cpu.regs[11] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3938 (SB_DFFE): \sys1.cpu.regs[11] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3939 (SB_DFFE): \sys1.cpu.regs[11] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3940 (SB_DFFE): \sys1.cpu.regs[11] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3941 (SB_DFFE): \sys1.cpu.regs[11] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3942 (SB_DFFE): \sys1.cpu.regs[11] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3943 (SB_DFFE): \sys1.cpu.regs[11] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3944 (SB_DFFE): \sys1.cpu.regs[11] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3945 (SB_DFFE): \sys1.cpu.regs[11] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3946 (SB_DFFE): \sys1.cpu.regs[11] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3947 (SB_DFFE): \sys1.cpu.regs[11] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3948 (SB_DFFE): \sys1.cpu.regs[11] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3949 (SB_DFFE): \sys1.cpu.regs[11] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3950 (SB_DFFE): \sys1.cpu.regs[11] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3951 (SB_DFFE): \sys1.cpu.regs[11] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3952 (SB_DFFE): \sys1.cpu.regs[11] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3953 (SB_DFFE): \sys1.cpu.regs[11] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3954 (SB_DFFE): \sys1.cpu.regs[11] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3955 (SB_DFFE): \sys1.cpu.regs[11] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3956 (SB_DFFE): \sys1.cpu.regs[11] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3957 (SB_DFFE): \sys1.cpu.regs[11] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3958 (SB_DFFE): \sys1.cpu.regs[11] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3959 (SB_DFFE): \sys1.cpu.regs[11] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3960 (SB_DFFE): \sys1.cpu.regs[11] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3961 (SB_DFFE): \sys1.cpu.regs[11] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3962 (SB_DFFE): \sys1.cpu.regs[11] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3963 (SB_DFFE): \sys1.cpu.regs[11] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3964 (SB_DFFE): \sys1.cpu.regs[11] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3965 (SB_DFFE): \sys1.cpu.regs[11] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3967 (SB_DFFE): \sys1.cpu.regs[12] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3934 (SB_DFFE): \sys1.cpu.regs[11] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3968 (SB_DFFE): \sys1.cpu.regs[12] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3969 (SB_DFFE): \sys1.cpu.regs[12] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3970 (SB_DFFE): \sys1.cpu.regs[12] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3971 (SB_DFFE): \sys1.cpu.regs[12] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3972 (SB_DFFE): \sys1.cpu.regs[12] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3973 (SB_DFFE): \sys1.cpu.regs[12] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3974 (SB_DFFE): \sys1.cpu.regs[12] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3975 (SB_DFFE): \sys1.cpu.regs[12] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3976 (SB_DFFE): \sys1.cpu.regs[12] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3977 (SB_DFFE): \sys1.cpu.regs[12] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3978 (SB_DFFE): \sys1.cpu.regs[12] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3979 (SB_DFFE): \sys1.cpu.regs[12] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3980 (SB_DFFE): \sys1.cpu.regs[12] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3981 (SB_DFFE): \sys1.cpu.regs[12] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3982 (SB_DFFE): \sys1.cpu.regs[12] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3983 (SB_DFFE): \sys1.cpu.regs[12] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3984 (SB_DFFE): \sys1.cpu.regs[12] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3985 (SB_DFFE): \sys1.cpu.regs[12] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3986 (SB_DFFE): \sys1.cpu.regs[12] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3987 (SB_DFFE): \sys1.cpu.regs[12] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3988 (SB_DFFE): \sys1.cpu.regs[12] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3989 (SB_DFFE): \sys1.cpu.regs[12] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3990 (SB_DFFE): \sys1.cpu.regs[12] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3991 (SB_DFFE): \sys1.cpu.regs[12] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3992 (SB_DFFE): \sys1.cpu.regs[12] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3993 (SB_DFFE): \sys1.cpu.regs[12] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3994 (SB_DFFE): \sys1.cpu.regs[12] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3995 (SB_DFFE): \sys1.cpu.regs[12] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3996 (SB_DFFE): \sys1.cpu.regs[12] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3997 (SB_DFFE): \sys1.cpu.regs[12] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3711 (SB_DFFE): \sys1.cpu.regs[8] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3966 (SB_DFFE): \sys1.cpu.regs[12] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4064 (SB_DFFE): \sys1.cpu.regs[13] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4248 (SB_DFFE): \sys1.cpu.regs[5] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4066 (SB_DFFE): \sys1.cpu.regs[13] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4249 (SB_DFFE): \sys1.cpu.regs[5] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4068 (SB_DFFE): \sys1.cpu.regs[13] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4250 (SB_DFFE): \sys1.cpu.regs[5] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4070 (SB_DFFE): \sys1.cpu.regs[13] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4251 (SB_DFFE): \sys1.cpu.regs[5] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4072 (SB_DFFE): \sys1.cpu.regs[13] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4252 (SB_DFFE): \sys1.cpu.regs[5] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4074 (SB_DFFE): \sys1.cpu.regs[13] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4253 (SB_DFFE): \sys1.cpu.regs[5] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4076 (SB_DFFE): \sys1.cpu.regs[13] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4254 (SB_DFFE): \sys1.cpu.regs[5] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4078 (SB_DFFE): \sys1.cpu.regs[13] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4079 (SB_DFFE): \sys1.cpu.regs[13] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4080 (SB_DFFE): \sys1.cpu.regs[13] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4081 (SB_DFFE): \sys1.cpu.regs[13] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4082 (SB_DFFE): \sys1.cpu.regs[13] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4083 (SB_DFFE): \sys1.cpu.regs[13] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4084 (SB_DFFE): \sys1.cpu.regs[13] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4085 (SB_DFFE): \sys1.cpu.regs[13] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4086 (SB_DFFE): \sys1.cpu.regs[13] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4087 (SB_DFFE): \sys1.cpu.regs[13] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4088 (SB_DFFE): \sys1.cpu.regs[13] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4089 (SB_DFFE): \sys1.cpu.regs[13] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4090 (SB_DFFE): \sys1.cpu.regs[13] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4091 (SB_DFFE): \sys1.cpu.regs[13] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4092 (SB_DFFE): \sys1.cpu.regs[13] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4093 (SB_DFFE): \sys1.cpu.regs[13] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4097 (SB_DFFE): \sys1.cpu.regs[1] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4098 (SB_DFFE): \sys1.cpu.regs[1] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4099 (SB_DFFE): \sys1.cpu.regs[1] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4096 (SB_DFFE): \sys1.cpu.regs[1] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4062 (SB_DFFE): \sys1.cpu.regs[13] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4100 (SB_DFFE): \sys1.cpu.regs[1] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4101 (SB_DFFE): \sys1.cpu.regs[1] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4102 (SB_DFFE): \sys1.cpu.regs[1] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4103 (SB_DFFE): \sys1.cpu.regs[1] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4104 (SB_DFFE): \sys1.cpu.regs[1] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4105 (SB_DFFE): \sys1.cpu.regs[1] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4106 (SB_DFFE): \sys1.cpu.regs[1] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4107 (SB_DFFE): \sys1.cpu.regs[1] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4108 (SB_DFFE): \sys1.cpu.regs[1] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4109 (SB_DFFE): \sys1.cpu.regs[1] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4110 (SB_DFFE): \sys1.cpu.regs[1] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4111 (SB_DFFE): \sys1.cpu.regs[1] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4112 (SB_DFFE): \sys1.cpu.regs[1] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4113 (SB_DFFE): \sys1.cpu.regs[1] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4114 (SB_DFFE): \sys1.cpu.regs[1] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4115 (SB_DFFE): \sys1.cpu.regs[1] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4116 (SB_DFFE): \sys1.cpu.regs[1] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4117 (SB_DFFE): \sys1.cpu.regs[1] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4118 (SB_DFFE): \sys1.cpu.regs[1] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4119 (SB_DFFE): \sys1.cpu.regs[1] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4120 (SB_DFFE): \sys1.cpu.regs[1] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4121 (SB_DFFE): \sys1.cpu.regs[1] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4122 (SB_DFFE): \sys1.cpu.regs[1] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4123 (SB_DFFE): \sys1.cpu.regs[1] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4124 (SB_DFFE): \sys1.cpu.regs[1] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4125 (SB_DFFE): \sys1.cpu.regs[1] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4126 (SB_DFFE): \sys1.cpu.regs[1] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4128 (SB_DFFE): \sys1.cpu.regs[2] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4241 (SB_DFFE): \sys1.cpu.regs[5] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4129 (SB_DFFE): \sys1.cpu.regs[2] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4130 (SB_DFFE): \sys1.cpu.regs[2] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4095 (SB_DFFE): \sys1.cpu.regs[1] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4142 (SB_DFFE): \sys1.cpu.regs[2] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4431 (SB_DFFE): \sys1.cpu.regs[10] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4435 (SB_DFFE): \sys1.cpu.regs[10] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4153 (SB_DFFE): \sys1.cpu.regs[2] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4441 (SB_DFFE): \sys1.cpu.regs[10] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4135 (SB_DFFE): \sys1.cpu.regs[2] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4136 (SB_DFFE): \sys1.cpu.regs[2] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4137 (SB_DFFE): \sys1.cpu.regs[2] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4288 (SB_DFFE): \sys1.cpu.regs[14] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4139 (SB_DFFE): \sys1.cpu.regs[2] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4289 (SB_DFFE): \sys1.cpu.regs[14] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4132 (SB_DFFE): \sys1.cpu.regs[2] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4143 (SB_DFFE): \sys1.cpu.regs[2] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4291 (SB_DFFE): \sys1.cpu.regs[14] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4145 (SB_DFFE): \sys1.cpu.regs[2] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4292 (SB_DFFE): \sys1.cpu.regs[14] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4147 (SB_DFFE): \sys1.cpu.regs[2] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4293 (SB_DFFE): \sys1.cpu.regs[14] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4149 (SB_DFFE): \sys1.cpu.regs[2] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4294 (SB_DFFE): \sys1.cpu.regs[14] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4151 (SB_DFFE): \sys1.cpu.regs[2] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4295 (SB_DFFE): \sys1.cpu.regs[14] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4437 (SB_DFFE): \sys1.cpu.regs[10] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4296 (SB_DFFE): \sys1.cpu.regs[14] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4438 (SB_DFFE): \sys1.cpu.regs[10] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4297 (SB_DFFE): \sys1.cpu.regs[14] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4439 (SB_DFFE): \sys1.cpu.regs[10] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4127 (SB_DFFE): \sys1.cpu.regs[2] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4161 (SB_DFFE): \sys1.cpu.regs[4] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4162 (SB_DFFE): \sys1.cpu.regs[4] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4163 (SB_DFFE): \sys1.cpu.regs[4] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4164 (SB_DFFE): \sys1.cpu.regs[4] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4298 (SB_DFFE): \sys1.cpu.regs[14] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4299 (SB_DFFE): \sys1.cpu.regs[14] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4300 (SB_DFFE): \sys1.cpu.regs[14] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4301 (SB_DFFE): \sys1.cpu.regs[14] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4302 (SB_DFFE): \sys1.cpu.regs[14] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4303 (SB_DFFE): \sys1.cpu.regs[14] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4304 (SB_DFFE): \sys1.cpu.regs[14] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4305 (SB_DFFE): \sys1.cpu.regs[14] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4306 (SB_DFFE): \sys1.cpu.regs[14] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4307 (SB_DFFE): \sys1.cpu.regs[14] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4308 (SB_DFFE): \sys1.cpu.regs[14] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4309 (SB_DFFE): \sys1.cpu.regs[14] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4310 (SB_DFFE): \sys1.cpu.regs[14] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4311 (SB_DFFE): \sys1.cpu.regs[14] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4312 (SB_DFFE): \sys1.cpu.regs[14] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4313 (SB_DFFE): \sys1.cpu.regs[14] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4314 (SB_DFFE): \sys1.cpu.regs[14] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4315 (SB_DFFE): \sys1.cpu.regs[14] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4316 (SB_DFFE): \sys1.cpu.regs[14] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4317 (SB_DFFE): \sys1.cpu.regs[14] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4318 (SB_DFFE): \sys1.cpu.regs[14] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4186 (SB_DFFE): \sys1.cpu.regs[4] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4187 (SB_DFFE): \sys1.cpu.regs[4] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4188 (SB_DFFE): \sys1.cpu.regs[4] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4189 (SB_DFFE): \sys1.cpu.regs[4] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4190 (SB_DFFE): \sys1.cpu.regs[4] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4192 (SB_DFFE): \sys1.cpu.regs[3] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4159 (SB_DFFE): \sys1.cpu.regs[4] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4193 (SB_DFFE): \sys1.cpu.regs[3] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4194 (SB_DFFE): \sys1.cpu.regs[3] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4195 (SB_DFFE): \sys1.cpu.regs[3] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4196 (SB_DFFE): \sys1.cpu.regs[3] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4197 (SB_DFFE): \sys1.cpu.regs[3] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4198 (SB_DFFE): \sys1.cpu.regs[3] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4199 (SB_DFFE): \sys1.cpu.regs[3] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4200 (SB_DFFE): \sys1.cpu.regs[3] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4201 (SB_DFFE): \sys1.cpu.regs[3] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4202 (SB_DFFE): \sys1.cpu.regs[3] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4203 (SB_DFFE): \sys1.cpu.regs[3] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4204 (SB_DFFE): \sys1.cpu.regs[3] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4205 (SB_DFFE): \sys1.cpu.regs[3] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4206 (SB_DFFE): \sys1.cpu.regs[3] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4207 (SB_DFFE): \sys1.cpu.regs[3] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4208 (SB_DFFE): \sys1.cpu.regs[3] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4209 (SB_DFFE): \sys1.cpu.regs[3] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4210 (SB_DFFE): \sys1.cpu.regs[3] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4211 (SB_DFFE): \sys1.cpu.regs[3] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4212 (SB_DFFE): \sys1.cpu.regs[3] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4213 (SB_DFFE): \sys1.cpu.regs[3] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4214 (SB_DFFE): \sys1.cpu.regs[3] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4215 (SB_DFFE): \sys1.cpu.regs[3] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4216 (SB_DFFE): \sys1.cpu.regs[3] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4217 (SB_DFFE): \sys1.cpu.regs[3] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4218 (SB_DFFE): \sys1.cpu.regs[3] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4219 (SB_DFFE): \sys1.cpu.regs[3] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4220 (SB_DFFE): \sys1.cpu.regs[3] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4221 (SB_DFFE): \sys1.cpu.regs[3] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4222 (SB_DFFE): \sys1.cpu.regs[3] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4224 (SB_DFFE): \sys1.cpu.regs[5] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4191 (SB_DFFE): \sys1.cpu.regs[3] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4225 (SB_DFFE): \sys1.cpu.regs[5] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4226 (SB_DFFE): \sys1.cpu.regs[5] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4227 (SB_DFFE): \sys1.cpu.regs[5] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4228 (SB_DFFE): \sys1.cpu.regs[5] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4229 (SB_DFFE): \sys1.cpu.regs[5] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4230 (SB_DFFE): \sys1.cpu.regs[5] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4231 (SB_DFFE): \sys1.cpu.regs[5] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4232 (SB_DFFE): \sys1.cpu.regs[5] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4233 (SB_DFFE): \sys1.cpu.regs[5] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4234 (SB_DFFE): \sys1.cpu.regs[5] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4235 (SB_DFFE): \sys1.cpu.regs[5] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3935 (SB_DFFE): \sys1.cpu.regs[11] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4237 (SB_DFFE): \sys1.cpu.regs[5] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4238 (SB_DFFE): \sys1.cpu.regs[5] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4239 (SB_DFFE): \sys1.cpu.regs[5] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4240 (SB_DFFE): \sys1.cpu.regs[5] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4417 (SB_DFFE): \sys1.cpu.regs[10] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4242 (SB_DFFE): \sys1.cpu.regs[5] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4243 (SB_DFFE): \sys1.cpu.regs[5] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4244 (SB_DFFE): \sys1.cpu.regs[5] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4245 (SB_DFFE): \sys1.cpu.regs[5] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4246 (SB_DFFE): \sys1.cpu.regs[5] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4247 (SB_DFFE): \sys1.cpu.regs[5] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4063 (SB_DFFE): \sys1.cpu.regs[13] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4065 (SB_DFFE): \sys1.cpu.regs[13] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4067 (SB_DFFE): \sys1.cpu.regs[13] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4069 (SB_DFFE): \sys1.cpu.regs[13] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4071 (SB_DFFE): \sys1.cpu.regs[13] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4073 (SB_DFFE): \sys1.cpu.regs[13] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4075 (SB_DFFE): \sys1.cpu.regs[13] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4077 (SB_DFFE): \sys1.cpu.regs[13] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4223 (SB_DFFE): \sys1.cpu.regs[5] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4138 (SB_DFFE): \sys1.cpu.regs[2] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4140 (SB_DFFE): \sys1.cpu.regs[2] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4131 (SB_DFFE): \sys1.cpu.regs[2] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4432 (SB_DFFE): \sys1.cpu.regs[10] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4433 (SB_DFFE): \sys1.cpu.regs[10] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4434 (SB_DFFE): \sys1.cpu.regs[10] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4133 (SB_DFFE): \sys1.cpu.regs[2] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4436 (SB_DFFE): \sys1.cpu.regs[10] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4154 (SB_DFFE): \sys1.cpu.regs[2] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4156 (SB_DFFE): \sys1.cpu.regs[2] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4165 (SB_DFFE): \sys1.cpu.regs[4] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4166 (SB_DFFE): \sys1.cpu.regs[4] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4167 (SB_DFFE): \sys1.cpu.regs[4] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4168 (SB_DFFE): \sys1.cpu.regs[4] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4169 (SB_DFFE): \sys1.cpu.regs[4] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4170 (SB_DFFE): \sys1.cpu.regs[4] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4171 (SB_DFFE): \sys1.cpu.regs[4] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4172 (SB_DFFE): \sys1.cpu.regs[4] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4173 (SB_DFFE): \sys1.cpu.regs[4] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4174 (SB_DFFE): \sys1.cpu.regs[4] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4175 (SB_DFFE): \sys1.cpu.regs[4] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4176 (SB_DFFE): \sys1.cpu.regs[4] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4177 (SB_DFFE): \sys1.cpu.regs[4] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4178 (SB_DFFE): \sys1.cpu.regs[4] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4179 (SB_DFFE): \sys1.cpu.regs[4] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4180 (SB_DFFE): \sys1.cpu.regs[4] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4181 (SB_DFFE): \sys1.cpu.regs[4] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4182 (SB_DFFE): \sys1.cpu.regs[4] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4183 (SB_DFFE): \sys1.cpu.regs[4] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4184 (SB_DFFE): \sys1.cpu.regs[4] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4185 (SB_DFFE): \sys1.cpu.regs[4] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4287 (SB_DFFE): \sys1.cpu.regs[14] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4418 (SB_DFFE): \sys1.cpu.regs[10] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4419 (SB_DFFE): \sys1.cpu.regs[10] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4420 (SB_DFFE): \sys1.cpu.regs[10] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4421 (SB_DFFE): \sys1.cpu.regs[10] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4422 (SB_DFFE): \sys1.cpu.regs[10] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4423 (SB_DFFE): \sys1.cpu.regs[10] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4424 (SB_DFFE): \sys1.cpu.regs[10] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4425 (SB_DFFE): \sys1.cpu.regs[10] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4426 (SB_DFFE): \sys1.cpu.regs[10] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4427 (SB_DFFE): \sys1.cpu.regs[10] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4428 (SB_DFFE): \sys1.cpu.regs[10] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4548 (SB_DFFE): \cnt [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4158 (SB_DFFE): \sys1.cpu.regs[2] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4440 (SB_DFFE): \sys1.cpu.regs[10] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4290 (SB_DFFE): \sys1.cpu.regs[14] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4144 (SB_DFFE): \sys1.cpu.regs[2] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4146 (SB_DFFE): \sys1.cpu.regs[2] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4148 (SB_DFFE): \sys1.cpu.regs[2] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4150 (SB_DFFE): \sys1.cpu.regs[2] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4152 (SB_DFFE): \sys1.cpu.regs[2] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4134 (SB_DFFE): \sys1.cpu.regs[2] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4155 (SB_DFFE): \sys1.cpu.regs[2] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4157 (SB_DFFE): \sys1.cpu.regs[2] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4429 (SB_DFFE): \sys1.cpu.regs[10] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4430 (SB_DFFE): \sys1.cpu.regs[10] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4443 (SB_DFFE): \sys1.cpu.regs[10] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4444 (SB_DFFE): \sys1.cpu.regs[10] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4445 (SB_DFFE): \sys1.cpu.regs[10] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4446 (SB_DFFE): \sys1.cpu.regs[10] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4447 (SB_DFFE): \sys1.cpu.regs[10] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4160 (SB_DFFE): \sys1.cpu.regs[4] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4416 (SB_DFFE): \sys1.cpu.regs[10] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4517 (SB_DFFE): \sys1.cpu.regs[6] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4518 (SB_DFFE): \sys1.cpu.regs[6] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4519 (SB_DFFE): \sys1.cpu.regs[6] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4520 (SB_DFFE): \sys1.cpu.regs[6] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4521 (SB_DFFE): \sys1.cpu.regs[6] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4522 (SB_DFFE): \sys1.cpu.regs[6] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4523 (SB_DFFE): \sys1.cpu.regs[6] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4524 (SB_DFFE): \sys1.cpu.regs[6] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4525 (SB_DFFE): \sys1.cpu.regs[6] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4526 (SB_DFFE): \sys1.cpu.regs[6] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4527 (SB_DFFE): \sys1.cpu.regs[6] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4528 (SB_DFFE): \sys1.cpu.regs[6] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4529 (SB_DFFE): \sys1.cpu.regs[6] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4530 (SB_DFFE): \sys1.cpu.regs[6] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4531 (SB_DFFE): \sys1.cpu.regs[6] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4532 (SB_DFFE): \sys1.cpu.regs[6] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4533 (SB_DFFE): \sys1.cpu.regs[6] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4534 (SB_DFFE): \sys1.cpu.regs[6] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4535 (SB_DFFE): \sys1.cpu.regs[6] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4536 (SB_DFFE): \sys1.cpu.regs[6] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4537 (SB_DFFE): \sys1.cpu.regs[6] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4538 (SB_DFFE): \sys1.cpu.regs[6] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4539 (SB_DFFE): \sys1.cpu.regs[6] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4540 (SB_DFFE): \sys1.cpu.regs[6] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4541 (SB_DFFE): \sys1.cpu.regs[6] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4542 (SB_DFFE): \sys1.cpu.regs[6] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4543 (SB_DFFE): \sys1.cpu.regs[6] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4544 (SB_DFFE): \sys1.cpu.regs[6] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4545 (SB_DFFE): \sys1.cpu.regs[6] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFFE): \sys1.cpu.regs[6] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4516 (SB_DFFE): \sys1.cpu.regs[6] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4547 (SB_DFFE): \sys1.cpu.regs[6] [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4549 (SB_DFFE): \cnt [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4550 (SB_DFFE): \cnt [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4551 (SB_DFFE): \cnt [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4552 (SB_DFFE): \cnt [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4553 (SB_DFFE): \cnt [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4554 (SB_DFFE): \cnt [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4555 (SB_DFFE): \cnt [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4556 (SB_DFFE): \cnt [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4557 (SB_DFFE): \cnt [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFFE): \cnt [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFFE): \cnt [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFFE): \cnt [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFFE): \cnt [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4562 (SB_DFFE): \cnt [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4563 (SB_DFFE): \cnt [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4564 (SB_DFFE): \cnt [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4565 (SB_DFFE): \cnt [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4566 (SB_DFFE): \cnt [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4567 (SB_DFFE): \cnt [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4568 (SB_DFFE): \cnt [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$3827 (SB_DFFE): \sys1.cpu.regs[9] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4569 (SB_DFFE): \cnt [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4878 (SB_DFFE): \sys1.mc_flag = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4880 (SB_DFFE): \sys1.max_count [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4881 (SB_DFFE): \sys1.max_count [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4882 (SB_DFFE): \sys1.max_count [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4883 (SB_DFFE): \sys1.max_count [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4884 (SB_DFFE): \sys1.max_count [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4885 (SB_DFFE): \sys1.max_count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4886 (SB_DFFE): \sys1.max_count [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4887 (SB_DFFE): \sys1.max_count [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4888 (SB_DFFE): \sys1.max_count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4889 (SB_DFFE): \sys1.max_count [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4890 (SB_DFFE): \sys1.max_count [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4891 (SB_DFFE): \sys1.max_count [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4892 (SB_DFFE): \sys1.max_count [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4893 (SB_DFFE): \sys1.max_count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4894 (SB_DFFE): \sys1.max_count [15] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4895 (SB_DFFE): \sys1.max_count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4896 (SB_DFFE): \sys1.max_count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4897 (SB_DFFE): \sys1.max_count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4898 (SB_DFFE): \sys1.max_count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4899 (SB_DFFE): \sys1.max_count [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4900 (SB_DFFE): \sys1.max_count [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4901 (SB_DFFE): \sys1.max_count [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4902 (SB_DFFE): \sys1.max_count [23] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4903 (SB_DFFE): \sys1.max_count [24] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4904 (SB_DFFE): \sys1.max_count [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4905 (SB_DFFE): \sys1.max_count [26] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4906 (SB_DFFE): \sys1.max_count [27] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4907 (SB_DFFE): \sys1.max_count [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4908 (SB_DFFE): \sys1.max_count [29] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4909 (SB_DFFE): \sys1.max_count [30] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4879 (SB_DFFE): \sys1.max_count [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4910 (SB_DFFE): \sys1.max_count [31] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4912 (SB_DFF): \sys1.tcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4913 (SB_DFF): \sys1.tcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4914 (SB_DFF): \sys1.tcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4915 (SB_DFF): \sys1.tcount [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4916 (SB_DFF): \sys1.tcount [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4917 (SB_DFF): \sys1.tcount [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4918 (SB_DFF): \sys1.tcount [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4919 (SB_DFF): \sys1.tcount [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4920 (SB_DFF): \sys1.tcount [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4921 (SB_DFF): \sys1.tcount [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4922 (SB_DFF): \sys1.tcount [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4923 (SB_DFF): \sys1.tcount [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4924 (SB_DFF): \sys1.tcount [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4925 (SB_DFF): \sys1.tcount [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4926 (SB_DFF): \sys1.tcount [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4927 (SB_DFF): \sys1.tcount [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4928 (SB_DFF): \sys1.tcount [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4929 (SB_DFF): \sys1.tcount [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4930 (SB_DFF): \sys1.tcount [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4931 (SB_DFF): \sys1.tcount [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4932 (SB_DFF): \sys1.tcount [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4933 (SB_DFF): \sys1.tcount [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4934 (SB_DFF): \sys1.tcount [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4935 (SB_DFF): \sys1.tcount [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4936 (SB_DFF): \sys1.tcount [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4937 (SB_DFF): \sys1.tcount [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4938 (SB_DFF): \sys1.tcount [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4939 (SB_DFF): \sys1.tcount [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4940 (SB_DFF): \sys1.tcount [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4941 (SB_DFF): \sys1.tcount [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6837 (SB_DFF): \sys1.spi1.divcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6838 (SB_DFF): \sys1.spi1.divcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6839 (SB_DFF): \sys1.spi1.divcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6840 (SB_DFF): \sys1.spi1.divcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6841 (SB_DFF): \sys1.spi1.divcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6842 (SB_DFF): \sys1.spi1.divcnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6836 (SB_DFF): \sys1.spi1.divcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6844 (SB_DFFE): \sys1.spi1.sck = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6843 (SB_DFF): \sys1.spi1.divcnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6846 (SB_DFFE): \sys1.spi1.bitcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6847 (SB_DFFE): \sys1.spi1.bitcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6848 (SB_DFFE): \sys1.spi1.bitcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6849 (SB_DFFE): \sys1.spi1.bitcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6845 (SB_DFFE): \sys1.spi1.bitcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6851 (SB_DFF): \sys1.spi1.sin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$6850 (SB_DFFE): \sys1.spi1.bitcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7237 (SB_DFFE): \sys1.cpu.regs[0] [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7238 (SB_DFFE): \sys1.cpu.regs[0] [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7239 (SB_DFFE): \sys1.cpu.regs[0] [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7240 (SB_DFFE): \sys1.cpu.regs[0] [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7241 (SB_DFFE): \sys1.cpu.regs[0] [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7242 (SB_DFFE): \sys1.cpu.regs[0] [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7243 (SB_DFFE): \sys1.cpu.regs[0] [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7244 (SB_DFFE): \sys1.cpu.regs[0] [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7245 (SB_DFFE): \sys1.cpu.regs[0] [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7246 (SB_DFFE): \sys1.cpu.regs[0] [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7247 (SB_DFFE): \sys1.cpu.regs[0] [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7248 (SB_DFFE): \sys1.cpu.regs[0] [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7249 (SB_DFFE): \sys1.cpu.regs[0] [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7250 (SB_DFFE): \sys1.cpu.regs[0] [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7251 (SB_DFFE): \sys1.cpu.regs[0] [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7252 (SB_DFFE): \sys1.cpu.regs[0] [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7253 (SB_DFFE): \sys1.cpu.regs[0] [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7254 (SB_DFFE): \sys1.cpu.regs[0] [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7255 (SB_DFFE): \sys1.cpu.regs[0] [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7256 (SB_DFFE): \sys1.cpu.regs[0] [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7257 (SB_DFFE): \sys1.cpu.regs[0] [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7258 (SB_DFFE): \sys1.cpu.regs[0] [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7259 (SB_DFFE): \sys1.cpu.regs[0] [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7260 (SB_DFFE): \sys1.cpu.regs[0] [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7261 (SB_DFFE): \sys1.cpu.regs[0] [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7262 (SB_DFFE): \sys1.cpu.regs[0] [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7263 (SB_DFFE): \sys1.cpu.regs[0] [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7264 (SB_DFFE): \sys1.cpu.regs[0] [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7265 (SB_DFFE): \sys1.cpu.regs[0] [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7266 (SB_DFFE): \sys1.cpu.regs[0] [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7236 (SB_DFFE): \sys1.cpu.regs[0] [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7267 (SB_DFFE): \sys1.cpu.regs[0] [31] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$7283 (SB_DFFR): \sys1.cpu.opvalid = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$7407 (SB_DFFR): \sys1.cpu.q0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9487 (SB_DFF): \sys1.spi0.divcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9488 (SB_DFF): \sys1.spi0.divcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9489 (SB_DFF): \sys1.spi0.divcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9490 (SB_DFF): \sys1.spi0.divcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9491 (SB_DFF): \sys1.spi0.divcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9492 (SB_DFF): \sys1.spi0.divcnt [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9486 (SB_DFF): \sys1.spi0.divcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9494 (SB_DFFE): \sys1.spi0.sck = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9493 (SB_DFF): \sys1.spi0.divcnt [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9496 (SB_DFFE): \sys1.spi0.bitcnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9497 (SB_DFFE): \sys1.spi0.bitcnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9498 (SB_DFFE): \sys1.spi0.bitcnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9499 (SB_DFFE): \sys1.spi0.bitcnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9495 (SB_DFFE): \sys1.spi0.bitcnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9501 (SB_DFF): \sys1.spi0.sin = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9500 (SB_DFFE): \sys1.spi0.bitcnt [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9725 (SB_DFFE): \sys1.uart2.divider [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9726 (SB_DFFE): \sys1.uart2.divider [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9727 (SB_DFFE): \sys1.uart2.divider [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9728 (SB_DFFE): \sys1.uart2.divider [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9729 (SB_DFFE): \sys1.uart2.divider [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9730 (SB_DFFE): \sys1.uart2.divider [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9731 (SB_DFFE): \sys1.uart2.divider [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9732 (SB_DFFE): \sys1.uart2.divider [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9733 (SB_DFFE): \sys1.uart2.divider [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9734 (SB_DFFE): \sys1.uart2.divider [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9724 (SB_DFFE): \sys1.uart2.divider [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9735 (SB_DFFE): \sys1.uart2.divider [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9737 (SB_DFF): \sys1.uart2.divtx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9738 (SB_DFF): \sys1.uart2.divtx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9739 (SB_DFF): \sys1.uart2.divtx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9740 (SB_DFF): \sys1.uart2.divtx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9741 (SB_DFF): \sys1.uart2.divtx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9742 (SB_DFF): \sys1.uart2.divtx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9743 (SB_DFF): \sys1.uart2.divtx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9744 (SB_DFF): \sys1.uart2.divtx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9745 (SB_DFF): \sys1.uart2.divtx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9746 (SB_DFF): \sys1.uart2.divtx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9736 (SB_DFF): \sys1.uart2.divtx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9748 (SB_DFF): \sys1.uart2.rdy = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9747 (SB_DFF): \sys1.uart2.divtx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9754 (SB_DFF): \sys1.uart2.shtx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9755 (SB_DFF): \sys1.uart2.shtx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9756 (SB_DFF): \sys1.uart2.shtx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9757 (SB_DFF): \sys1.uart2.shtx [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9758 (SB_DFF): \sys1.uart2.shtx [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9759 (SB_DFF): \sys1.uart2.shtx [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9760 (SB_DFF): \sys1.uart2.shtx [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9753 (SB_DFF): \sys1.uart2.shtx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9761 (SB_DFF): \sys1.uart2.shtx [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9770 (SB_DFFE): \sys1.uart2.thre = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9771 (SB_DFF): \sys1.uart2.rrxd [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9772 (SB_DFF): \sys1.uart2.rrxd [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9774 (SB_DFF): \sys1.uart2.divrx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9775 (SB_DFF): \sys1.uart2.divrx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9776 (SB_DFF): \sys1.uart2.divrx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9777 (SB_DFF): \sys1.uart2.divrx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9778 (SB_DFF): \sys1.uart2.divrx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9779 (SB_DFF): \sys1.uart2.divrx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9780 (SB_DFF): \sys1.uart2.divrx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9781 (SB_DFF): \sys1.uart2.divrx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9782 (SB_DFF): \sys1.uart2.divrx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9783 (SB_DFF): \sys1.uart2.divrx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9773 (SB_DFF): \sys1.uart2.divrx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9784 (SB_DFF): \sys1.uart2.divrx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9787 (SB_DFFE): \sys1.uart2.cbrx [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9788 (SB_DFFE): \sys1.uart2.cbrx [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9786 (SB_DFFE): \sys1.uart2.cbrx [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9789 (SB_DFFE): \sys1.uart2.cbrx [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$9808 (SB_DFFE): \sys1.uart2.ove = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4911 (SB_DFF): \sys1.tcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$4942 (SB_DFF): \sys1.tcount [31] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4944 (SB_DFFER): \sys1.irqen [1] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4945 (SB_DFFER): \sys1.irqen [2] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4946 (SB_DFFER): \sys1.irqen [3] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4947 (SB_DFFER): \sys1.irqen [4] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4948 (SB_DFFER): \sys1.irqen [5] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4949 (SB_DFFER): \sys1.irqen [6] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4943 (SB_DFFER): \sys1.irqen [0] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$4950 (SB_DFFER): \sys1.irqen [7] = 0
FF init value for cell $auto$simplemap.cc:496:simplemap_adff$7406 (SB_DFFR): \sys1.cpu.mmode = 0

2.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in main.
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10054 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10055 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10056 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10057 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10058 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10053 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10325 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [1], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10066 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10326 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [2], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10067 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10327 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [3], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10068 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10328 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [4], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10329 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [5], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10070 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10330 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [6], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10071 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10331 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [7], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10072 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10332 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [8], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10073 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10333 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [9], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10074 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10334 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [10], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10075 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10324 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [0], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10065 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10335 (A=$techmap\sys1.uart1.$ternary$uart.v:42$723_Y [11], B=1'0, S=$techmap\sys1.uart1.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10076 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10206 (A=\sys1.uart1.dv, B=1'0, S=\sys1.uart1.rd) into $auto$simplemap.cc:420:simplemap_dff$10137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10651 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [1], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10392 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10652 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [2], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10653 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [3], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10394 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10654 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [4], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10395 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10655 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [5], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10396 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10656 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [6], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10397 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10657 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [7], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10398 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10658 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [8], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10399 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10659 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [9], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10400 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10660 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [10], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10401 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10650 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [0], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10391 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10661 (A=$techmap\sys1.uart0.$ternary$uart.v:42$723_Y [11], B=1'0, S=$techmap\sys1.uart0.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$10402 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$10424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10532 (A=\sys1.uart0.dv, B=1'0, S=\sys1.uart0.rd) into $auto$simplemap.cc:420:simplemap_dff$10463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$4846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5704 (A=$techmap\sys1.$add$system.v:426$444_Y [1], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5705 (A=$techmap\sys1.$add$system.v:426$444_Y [2], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5706 (A=$techmap\sys1.$add$system.v:426$444_Y [3], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5707 (A=$techmap\sys1.$add$system.v:426$444_Y [4], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5708 (A=$techmap\sys1.$add$system.v:426$444_Y [5], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5709 (A=$techmap\sys1.$add$system.v:426$444_Y [6], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5710 (A=$techmap\sys1.$add$system.v:426$444_Y [7], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5711 (A=$techmap\sys1.$add$system.v:426$444_Y [8], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4919 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5712 (A=$techmap\sys1.$add$system.v:426$444_Y [9], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4920 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5713 (A=$techmap\sys1.$add$system.v:426$444_Y [10], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4921 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5714 (A=$techmap\sys1.$add$system.v:426$444_Y [11], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4922 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5715 (A=$techmap\sys1.$add$system.v:426$444_Y [12], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4923 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5716 (A=$techmap\sys1.$add$system.v:426$444_Y [13], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4924 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5717 (A=$techmap\sys1.$add$system.v:426$444_Y [14], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4925 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5718 (A=$techmap\sys1.$add$system.v:426$444_Y [15], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4926 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5719 (A=$techmap\sys1.$add$system.v:426$444_Y [16], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5720 (A=$techmap\sys1.$add$system.v:426$444_Y [17], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4928 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5721 (A=$techmap\sys1.$add$system.v:426$444_Y [18], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4929 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5722 (A=$techmap\sys1.$add$system.v:426$444_Y [19], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4930 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5723 (A=$techmap\sys1.$add$system.v:426$444_Y [20], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4931 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5724 (A=$techmap\sys1.$add$system.v:426$444_Y [21], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4932 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5725 (A=$techmap\sys1.$add$system.v:426$444_Y [22], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4933 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5726 (A=$techmap\sys1.$add$system.v:426$444_Y [23], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4934 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5727 (A=$techmap\sys1.$add$system.v:426$444_Y [24], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4935 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5728 (A=$techmap\sys1.$add$system.v:426$444_Y [25], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4936 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5729 (A=$techmap\sys1.$add$system.v:426$444_Y [26], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5730 (A=$techmap\sys1.$add$system.v:426$444_Y [27], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4938 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5731 (A=$techmap\sys1.$add$system.v:426$444_Y [28], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4939 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5732 (A=$techmap\sys1.$add$system.v:426$444_Y [29], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5733 (A=$techmap\sys1.$add$system.v:426$444_Y [30], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4941 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6892 (A=$techmap\sys1.spi1.$not$system.v:538$495_Y, B=1'0, S=\sys1.spi1.wr) into $auto$simplemap.cc:420:simplemap_dff$6844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9542 (A=$techmap\sys1.spi0.$not$system.v:538$495_Y, B=1'0, S=\sys1.spi0.wr) into $auto$simplemap.cc:420:simplemap_dff$9494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9999 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [1], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9737 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10000 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [2], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9738 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10001 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [3], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9739 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10002 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [4], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9740 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10003 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [5], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9741 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10004 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [6], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9742 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10005 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [7], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9743 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10006 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [8], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9744 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10007 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [9], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9745 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10008 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [10], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9746 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9998 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [0], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9736 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10009 (A=$techmap\sys1.uart2.$ternary$uart.v:42$723_Y [11], B=1'0, S=$techmap\sys1.uart2.$and$uart.v:42$720_Y) into $auto$simplemap.cc:420:simplemap_dff$9747 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9386 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [1], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9387 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [2], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9388 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [3], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9389 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [4], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9390 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [5], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9391 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [6], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9385 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [0], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9392 (A=1'0, B=$techmap\sys1.cpu.$memrd$\regs$laRVa.v:45$37_DATA [7], S=$techmap\sys1.cpu.$ne$laRVa.v:45$36_Y) into $auto$simplemap.cc:420:simplemap_dff$9769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9877 (A=\sys1.uart2.dv, B=1'0, S=\sys1.uart2.rd) into $auto$simplemap.cc:420:simplemap_dff$9808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5703 (A=$auto$simplemap.cc:309:simplemap_lut$27537, B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5734 (A=$techmap\sys1.$add$system.v:426$444_Y [31], B=1'0, S=$auto$rtlil.cc:1866:ReduceOr$1531) into $auto$simplemap.cc:420:simplemap_dff$4942 (SB_DFF).

2.40. Executing ICE40_OPT pass (performing simple optimizations).

2.40.1. Running ICE40 specific optimizations.

2.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 1221 cells.

2.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 43 unused cells and 9617 unused wires.

2.40.6. Rerunning OPT passes. (Removed registers in this run.)

2.40.7. Running ICE40 specific optimizations.

2.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.40.12. Rerunning OPT passes. (Removed registers in this run.)

2.40.13. Running ICE40 specific optimizations.

2.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module main.

2.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

2.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..

2.40.18. Finished OPT passes. (There is nothing left to do.)

2.41. Executing TECHMAP pass (map to technology primitives).

2.41.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/latches_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.41.2. Continuing TECHMAP pass.
No more expansions possible.

2.42. Executing ABC pass (technology mapping using ABC).

2.42.1. Extracting gate netlist of module `\main' to `<abc-temp-dir>/input.blif'..
Extracted 4989 gates and 6765 wires to a netlist network with 1774 inputs and 767 outputs.

2.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1271.
ABC: Participating nodes from both networks       =    2769.
ABC: Participating nodes from the first network   =    1313. (  46.04 % of nodes)
ABC: Participating nodes from the second network  =    1456. (  51.05 % of nodes)
ABC: Node pairs (any polarity)                    =    1312. (  46.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =     950. (  33.31 % of names can be moved)
ABC: Total runtime =     0.60 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2850
ABC RESULTS:        internal signals:     4224
ABC RESULTS:           input signals:     1774
ABC RESULTS:          output signals:      767
Removing temp directory.

2.43. Executing ICE40_WRAPCARRY pass (wrap carries).

2.44. Executing TECHMAP pass (map to technology primitives).

2.44.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 277 unused cells and 3127 unused wires.

2.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3135
  1-LUT              114
  2-LUT              389
  3-LUT             1078
  4-LUT             1554
  with \SB_CARRY     258

Eliminating LUTs.
Number of LUTs:     3135
  1-LUT              114
  2-LUT              389
  3-LUT             1078
  4-LUT             1554
  with \SB_CARRY     258

Combining LUTs.
Number of LUTs:     3057
  1-LUT               89
  2-LUT              332
  3-LUT             1036
  4-LUT             1600
  with \SB_CARRY     258

Eliminated 0 LUTs.
Combined 78 LUTs.

2.46. Executing TECHMAP pass (map to technology primitives).

2.46.1. Executing Verilog-2005 frontend: C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v
Parsing Verilog input from `C:\TP1_RV~1\tools\TOOLCH~3\bin\../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101010010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000110000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011010011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010010111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000000 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 6137 unused wires.

2.47. Executing AUTONAME pass.
Renamed 64783 objects in module main (82 iterations).

2.48. Executing HIERARCHY pass (managing design hierarchy).

2.48.1. Analyzing design hierarchy..
Top module:  \main

2.48.2. Analyzing design hierarchy..
Top module:  \main
Removed 0 unused modules.

2.49. Printing statistics.

=== main ===

   Number of wires:               3277
   Number of wire bits:           6811
   Number of public wires:        3277
   Number of public wire bits:    6811
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4996
     SB_CARRY                      504
     SB_DFF                        167
     SB_DFFE                       755
     SB_DFFER                      278
     SB_DFFESR                      85
     SB_DFFNE                       16
     SB_DFFR                        33
     SB_DFFSR                       68
     SB_LUT4                      3057
     SB_PLL40_CORE                   1
     SB_RAM40_4KNRNW                32

2.50. Executing CHECK pass (checking for obvious problems).
checking module main..
found and reported 0 problems.

-- Writing to `main.json' using backend `json' --

3. Executing JSON backend.

Warnings: 37 unique messages, 37 total
End of script. Logfile hash: 2a4569c5df
Yosys 0.9+932 (git sha1 UNKNOWN, x86_64-w64-mingw32-g++ 7.3-posix -O3 -DNDEBUG)
Time spent: 1% 27x opt_expr (0 sec), 1% 26x opt_clean (0 sec), ...
