// Seed: 841709251
module module_0 (
    output tri  id_0,
    output wand id_1
);
  id_3(
      -1
  );
  assign id_0 = id_3;
  wire id_4;
  assign id_0 = -1;
  id_5 :
  assert property (@(posedge id_3) id_3)
  else;
endmodule
module module_1 #(
    parameter id_0 = 32'd48,
    parameter id_2 = 32'd47
) (
    output wire  _id_0,
    output tri0  id_1,
    input  uwire _id_2,
    output wor   id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_5;
  logic [1  &  id_0 : id_2] id_6;
  ;
  logic id_7[(  1  !=  id_2  ) : -1  &  1];
  assign id_1 = id_6;
  id_8 :
  assert property (@(id_7) 1)
  else;
  assign #(1'd0) id_8 = -1'b0 - -1;
endmodule
