#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Jan  6 23:55:53 2024
# Process ID: 44940
# Current directory: E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49280 E:\PROJECT\mibus\ninli_fk\nanli_gfk8736_test\zynq_sys.xpr
# Log file: E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/vivado.log
# Journal file: E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/PROJECT/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 887.430 ; gain = 188.637
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Netlist 29-17] Analyzing 488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.734 . Memory (MB): peak = 1904.047 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1904.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1904.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2088.613 ; gain = 1082.238
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.492 ; gain = 1.879
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property target_constrs_file E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/system.xdc [current_fileset -constrset]
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_uart.dcp' for cell 'ila_uart_u0'
INFO: [Project 1-454] Reading design checkpoint 'E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/axi_lite_to_apb_muti.dcp' for cell 'axi_lite_to_drp_wrapper_u0/register_u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.dcp' for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/system_bd_axi_emif_0_0.dcp' for cell 'system_bd_i/axi_emif_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_protocol_convert_0_0/system_bd_axi_protocol_convert_0_0.dcp' for cell 'system_bd_i/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.dcp' for cell 'system_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.dcp' for cell 'system_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_auto_pc_0/system_bd_auto_pc_0.dcp' for cell 'system_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 487 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_uart_u0 UUID: d9183a9e-b095-563b-a704-9b809ee7d2d7 
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.xdc] for cell 'system_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_processing_system7_0_0/system_bd_processing_system7_0_0.xdc] for cell 'system_bd_i/processing_system7_0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0_board.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0_board.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_rst_ps7_0_100M_0/system_bd_rst_ps7_0_100M_0.xdc] for cell 'system_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_uart_u0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_uart_u0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'ila_uart_u0/inst'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/ila_uart/ila_v6_2/constraints/ila.xdc] for cell 'ila_uart_u0/inst'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'mlvds_wrapper_u0/mlvds_top_u1/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u0/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u1/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u2/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u0/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/ip/sfifo_d2k_w9_to_r9/sfifo_d2k_w9_to_r9.xdc] for cell 'rs422_wrapper_u0/apb_uart_u3/axis_d16_w8_to_r8_u1/sfifo_d4k_w9_to_r9_u0/U0'
Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/system.xdc]
Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/time.xdc]
Finished Parsing XDC File [E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/constrs_1/new/time.xdc]
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_dsp_zynq/fifo_dsp_zynq_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_dsp_zynq/U0'
Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
Finished Parsing XDC File [e:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.srcs/sources_1/bd/system_bd/ip/system_bd_axi_emif_0_0/src/fifo_zynq_dsp/fifo_zynq_dsp_clocks.xdc] for cell 'system_bd_i/axi_emif_0/inst/axi_emif_v1_0_S00_AXI_inst/zynq_dsp_emif_inst/u0_fifo_zynq_dsp/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2235.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2235.852 ; gain = 0.000
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jan  7 00:06:54 2024] Launched synth_1...
Run output will be captured here: E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/synth_1/runme.log
[Sun Jan  7 00:06:54 2024] Launched impl_1...
Run output will be captured here: E:/PROJECT/mibus/ninli_fk/nanli_gfk8736_test/zynq_sys.runs/impl_1/runme.log
