<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31975 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fadd_32ns_32ndEe_U31/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;42495000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 42535 ns : File &quot;/home/arjunmenonv/Arjun_acads/Year3/CompOrg/HW-Spectrum-Analyzer/SpecAnalv2.9/vhlsv2.9/solution1/sim/verilog/FFT.autotb.v&quot; Line 297&#xA;## quit" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:08.526+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31975 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fsub_32ns_32ncud_U30/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.370+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31925 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.367+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31445 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fadd_32ns_32ndEe_U31/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.361+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31445 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fsub_32ns_32ncud_U30/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.305+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 31395 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.302+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30915 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fadd_32ns_32ndEe_U31/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.296+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30915 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fsub_32ns_32ncud_U30/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.245+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30865 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.243+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30385 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fadd_32ns_32ndEe_U31/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.237+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30385 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fsub_32ns_32ncud_U30/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.195+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 30335 ns  Iteration: 11  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_faddfsub_32nsfYi_U29/FFT_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.193+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 29855 ns  Iteration: 12  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fadd_32ns_32ndEe_U31/FFT_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.186+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 29855 ns  Iteration: 12  Process: /apatb_FFT_top/AESL_inst_FFT/grp_FFT0_fu_2234/FFT_fsub_32ns_32ncud_U30/FFT_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:52:05.143+0530" type="Warning"/>
      </simLog>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'FFT_ap_faddfsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="vhlsv2.9" solutionName="solution1" date="2021-01-04T10:55:31.214+0530" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
