

================================================================
== Vivado HLS Report for 'backward_lite'
================================================================
* Date:           Sat Dec  5 00:32:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        backward_lite
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.657|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1082009|  1084953|  1082009|  1084953|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |      192|      192|         3|          -|          -|    64|    no    |
        |- Loop 2                 |      256|     3200|  4 ~ 50  |          -|          -|    64|    no    |
        |- Loop 3                 |     3072|     3072|         3|          -|          -|  1024|    no    |
        |- Loop 4                 |     3072|     3072|         3|          -|          -|  1024|    no    |
        |- Loop 5                 |      672|      672|         3|          -|          -|   224|    no    |
        |- Loop 6                 |      864|      864|         3|          -|          -|   288|    no    |
        |- Loop 7                 |      434|      434|         1|          -|          -|   434|    no    |
        |- Loop 8                 |  1070400|  1070400|     33450|          -|          -|    32|    no    |
        | + Loop 8.1              |    33448|    33448|     16724|          -|          -|     2|    no    |
        |  ++ Loop 8.1.1          |    16720|    16720|      1045|          -|          -|    16|    no    |
        |   +++ Loop 8.1.1.1      |     1040|     1040|        65|          -|          -|    16|    no    |
        |    ++++ Loop 8.1.1.1.1  |       56|       56|         8|          -|          -|     7|    no    |
        |- Loop 9                 |     3038|     3038|         7|          -|          -|   434|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 98
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	5  / (exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond2)
	55  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / (!icmp2)
	54  / (icmp2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	5  / true
55 --> 
	56  / (!exitcond3)
	58  / (exitcond3)
56 --> 
	57  / true
57 --> 
	55  / true
58 --> 
	59  / (!exitcond4)
	61  / (exitcond4)
59 --> 
	60  / true
60 --> 
	58  / true
61 --> 
	62  / (!exitcond5)
	64  / (exitcond5)
62 --> 
	63  / true
63 --> 
	61  / true
64 --> 
	65  / (!exitcond6)
	67  / (exitcond6)
65 --> 
	66  / true
66 --> 
	64  / true
67 --> 
	67  / (!exitcond7)
	68  / (exitcond7)
68 --> 
	69  / (!exitcond8)
	92  / (exitcond8)
69 --> 
	70  / (!exitcond9)
	68  / (exitcond9)
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / (!exitcond10)
	69  / (exitcond10)
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / (!exitcond11)
	72  / (exitcond11)
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / (!exitcond12)
	76  / (exitcond12)
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	84  / true
92 --> 
	93  / (!exitcond)
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	92  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_stream_data), !map !109"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last), !map !115"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_stream_data), !map !119"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last), !map !125"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @backward_lite_str) nounwind"   --->   Operation 103 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%dataOut_V = alloca [434 x i32], align 4" [main.cpp:50]   --->   Operation 104 'alloca' 'dataOut_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%smooth_grad_V = alloca [64 x i32], align 4" [main.cpp:56]   --->   Operation 105 'alloca' 'smooth_grad_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%nn_out_mat_V = alloca [64 x i32], align 4" [main.cpp:57]   --->   Operation 106 'alloca' 'nn_out_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%batch_y_mat_V = alloca [64 x i32], align 4" [main.cpp:58]   --->   Operation 107 'alloca' 'batch_y_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%batch_a_mat_V = alloca [1024 x i32], align 4" [main.cpp:59]   --->   Operation 108 'alloca' 'batch_a_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%batch_z_mat_V = alloca [1024 x i32], align 4" [main.cpp:60]   --->   Operation 109 'alloca' 'batch_z_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%batch_x_mat_V = alloca [224 x i32], align 4" [main.cpp:61]   --->   Operation 110 'alloca' 'batch_x_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%batch_w_mat_V = alloca [288 x i32], align 4" [main.cpp:62]   --->   Operation 111 'alloca' 'batch_w_mat_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [main.cpp:30]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_stream_data, i1* %in_stream_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [main.cpp:31]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_stream_data, i1* %out_stream_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [main.cpp:32]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit314" [main.cpp:69]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.33>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%i = phi i7 [ %i_7, %_ifconv ], [ 0, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit314.preheader ]"   --->   Operation 116 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i, -64" [main.cpp:69]   --->   Operation 117 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i, 1" [main.cpp:69]   --->   Operation 119 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader1661.preheader, label %_ifconv" [main.cpp:69]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 121 'read' 'empty_21' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%in_stream_data_val = extractvalue { float, i1 } %empty_21, 0"   --->   Operation 122 'extractvalue' 'in_stream_data_val' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (5.54ns)   --->   "%d_assign_s = fpext float %in_stream_data_val to double" [main.cpp:71]   --->   Operation 123 'fpext' 'd_assign_s' <Predicate = (!exitcond1)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign_s to i64" [main.cpp:71]   --->   Operation 124 'bitcast' 'ireg_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i64 %ireg_V to i63" [main.cpp:71]   --->   Operation 125 'trunc' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [main.cpp:71]   --->   Operation 126 'bitselect' 'p_Result_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [main.cpp:71]   --->   Operation 127 'partselect' 'exp_tmp_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %ireg_V to i52" [main.cpp:71]   --->   Operation 128 'trunc' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.78ns)   --->   "%tmp_8 = icmp eq i63 %tmp_9, 0" [main.cpp:71]   --->   Operation 129 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.76ns)   --->   "br label %.preheader1661" [main.cpp:74]   --->   Operation 130 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.65>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_3 = zext i11 %exp_tmp_V to i12" [main.cpp:71]   --->   Operation 131 'zext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_21)" [main.cpp:71]   --->   Operation 132 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i53 %tmp_7 to i54" [main.cpp:71]   --->   Operation 133 'zext' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_4" [main.cpp:71]   --->   Operation 134 'sub' 'man_V_1' <Predicate = (p_Result_3)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_3, i54 %man_V_1, i54 %p_Result_4" [main.cpp:71]   --->   Operation 135 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_3" [main.cpp:71]   --->   Operation 136 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (1.99ns)   --->   "%tmp_s = icmp sgt i12 %F2, 16" [main.cpp:71]   --->   Operation 137 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (1.54ns)   --->   "%tmp_1 = add i12 -16, %F2" [main.cpp:71]   --->   Operation 138 'add' 'tmp_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.54ns)   --->   "%tmp_2 = sub i12 16, %F2" [main.cpp:71]   --->   Operation 139 'sub' 'tmp_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %tmp_s, i12 %tmp_1, i12 %tmp_2" [main.cpp:71]   --->   Operation 140 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.99ns)   --->   "%tmp_4 = icmp eq i12 %F2, 16" [main.cpp:71]   --->   Operation 141 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i54 %man_V_2 to i32" [main.cpp:71]   --->   Operation 142 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.99ns)   --->   "%tmp_12 = icmp ult i12 %sh_amt, 54" [main.cpp:71]   --->   Operation 143 'icmp' 'tmp_12' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_29 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [main.cpp:71]   --->   Operation 144 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.48ns)   --->   "%icmp = icmp eq i7 %tmp_29, 0" [main.cpp:71]   --->   Operation 145 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%ireg_V_to_int = bitcast float %in_stream_data_val to i32" [main.cpp:71]   --->   Operation 146 'bitcast' 'ireg_V_to_int' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_to_int, i32 31)" [main.cpp:71]   --->   Operation 147 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_20 = select i1 %tmp_35, i32 -1, i32 0" [main.cpp:71]   --->   Operation 148 'select' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_8, true" [main.cpp:71]   --->   Operation 149 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_4, %sel_tmp1" [main.cpp:71]   --->   Operation 150 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_8, %tmp_4" [main.cpp:71]   --->   Operation 151 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [main.cpp:71]   --->   Operation 152 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_s, %sel_tmp6" [main.cpp:71]   --->   Operation 153 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_12, true" [main.cpp:71]   --->   Operation 154 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [main.cpp:71]   --->   Operation 155 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = and i1 %sel_tmp7, %tmp_12" [main.cpp:71]   --->   Operation 156 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_s" [main.cpp:71]   --->   Operation 157 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [main.cpp:71]   --->   Operation 158 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp, %sel_tmp3" [main.cpp:71]   --->   Operation 159 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp" [main.cpp:71]   --->   Operation 160 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp9, i32 %tmp_20, i32 %tmp_22" [main.cpp:71]   --->   Operation 161 'select' 'newSel1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp9, %sel_tmp2" [main.cpp:71]   --->   Operation 162 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [main.cpp:71]   --->   Operation 163 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.56>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [main.cpp:71]   --->   Operation 164 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [main.cpp:71]   --->   Operation 165 'sext' 'sh_amt_cast' <Predicate = (or_cond & or_cond2)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_14 = zext i32 %sh_amt_cast to i54" [main.cpp:71]   --->   Operation 166 'zext' 'tmp_14' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_15 = ashr i54 %man_V_2, %tmp_14" [main.cpp:71]   --->   Operation 167 'ashr' 'tmp_15' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_32 = trunc i54 %tmp_15 to i32" [main.cpp:71]   --->   Operation 168 'trunc' 'tmp_32' <Predicate = (!sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_25 = shl i32 %tmp_22, %sh_amt_cast" [main.cpp:71]   --->   Operation 169 'shl' 'tmp_25' <Predicate = (sel_tmp4 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp4, i32 %tmp_25, i32 %tmp_32" [main.cpp:71]   --->   Operation 170 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [main.cpp:71]   --->   Operation 171 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0" [main.cpp:71]   --->   Operation 172 'select' 'newSel3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%nn_out_mat_V_addr = getelementptr [64 x i32]* %nn_out_mat_V, i64 0, i64 %tmp" [main.cpp:71]   --->   Operation 173 'getelementptr' 'nn_out_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (3.25ns)   --->   "store i32 %newSel3, i32* %nn_out_mat_V_addr, align 4" [main.cpp:71]   --->   Operation 174 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit314" [main.cpp:69]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 8.33>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%i_1 = phi i8 [ %i_9, %1 ], [ 64, %.preheader1661.preheader ]"   --->   Operation 176 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.55ns)   --->   "%exitcond2 = icmp eq i8 %i_1, -128" [main.cpp:74]   --->   Operation 177 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 178 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1660.preheader, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i303_ifconv" [main.cpp:74]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_10 = zext i8 %i_1 to i64" [main.cpp:76]   --->   Operation 180 'zext' 'tmp_10' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%empty_23 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 181 'read' 'empty_23' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%in_stream_data_val2 = extractvalue { float, i1 } %empty_23, 0"   --->   Operation 182 'extractvalue' 'in_stream_data_val2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (5.54ns)   --->   "%d_assign_1 = fpext float %in_stream_data_val2 to double" [main.cpp:76]   --->   Operation 183 'fpext' 'd_assign_1' <Predicate = (!exitcond2)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%ireg_V_1 = bitcast double %d_assign_1 to i64" [main.cpp:76]   --->   Operation 184 'bitcast' 'ireg_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %ireg_V_1 to i63" [main.cpp:76]   --->   Operation 185 'trunc' 'tmp_40' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)" [main.cpp:76]   --->   Operation 186 'bitselect' 'p_Result_5' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)" [main.cpp:76]   --->   Operation 187 'partselect' 'exp_tmp_V_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i64 %ireg_V_1 to i52" [main.cpp:76]   --->   Operation 188 'trunc' 'tmp_49' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (2.78ns)   --->   "%tmp_13 = icmp eq i63 %tmp_40, 0" [main.cpp:76]   --->   Operation 189 'icmp' 'tmp_13' <Predicate = (!exitcond2)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%batch_y_mat_V_addr_1 = getelementptr [64 x i32]* %batch_y_mat_V, i64 0, i64 %tmp_10" [main.cpp:77]   --->   Operation 190 'getelementptr' 'batch_y_mat_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 191 [2/2] (3.25ns)   --->   "%p_Val2_3 = load i32* %batch_y_mat_V_addr_1, align 4" [main.cpp:77]   --->   Operation 191 'load' 'p_Val2_3' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%nn_out_mat_V_addr_1 = getelementptr [64 x i32]* %nn_out_mat_V, i64 0, i64 %tmp_10" [main.cpp:77]   --->   Operation 192 'getelementptr' 'nn_out_mat_V_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 193 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i32* %nn_out_mat_V_addr_1, align 4" [main.cpp:77]   --->   Operation 193 'load' 'p_Val2_4' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_5 : Operation 194 [1/1] (1.76ns)   --->   "br label %.preheader1660" [main.cpp:91]   --->   Operation 194 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 8.65>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = zext i11 %exp_tmp_V_1 to i12" [main.cpp:76]   --->   Operation 195 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_49)" [main.cpp:76]   --->   Operation 196 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_6 = zext i53 %tmp_27 to i54" [main.cpp:76]   --->   Operation 197 'zext' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (3.23ns)   --->   "%man_V_4 = sub i54 0, %p_Result_6" [main.cpp:76]   --->   Operation 198 'sub' 'man_V_4' <Predicate = (p_Result_5)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.94ns)   --->   "%man_V_5 = select i1 %p_Result_5, i54 %man_V_4, i54 %p_Result_6" [main.cpp:76]   --->   Operation 199 'select' 'man_V_5' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (1.54ns)   --->   "%F2_1 = sub i12 1075, %tmp_11" [main.cpp:76]   --->   Operation 200 'sub' 'F2_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (1.99ns)   --->   "%tmp_16 = icmp sgt i12 %F2_1, 16" [main.cpp:76]   --->   Operation 201 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (1.54ns)   --->   "%tmp_17 = add i12 -16, %F2_1" [main.cpp:76]   --->   Operation 202 'add' 'tmp_17' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (1.54ns)   --->   "%tmp_18 = sub i12 16, %F2_1" [main.cpp:76]   --->   Operation 203 'sub' 'tmp_18' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.69ns)   --->   "%sh_amt_1 = select i1 %tmp_16, i12 %tmp_17, i12 %tmp_18" [main.cpp:76]   --->   Operation 204 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (1.99ns)   --->   "%tmp_19 = icmp eq i12 %F2_1, 16" [main.cpp:76]   --->   Operation 205 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i54 %man_V_5 to i32" [main.cpp:76]   --->   Operation 206 'trunc' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (1.99ns)   --->   "%tmp_30 = icmp ult i12 %sh_amt_1, 54" [main.cpp:76]   --->   Operation 207 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [main.cpp:76]   --->   Operation 208 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (1.48ns)   --->   "%icmp1 = icmp eq i7 %tmp_52, 0" [main.cpp:76]   --->   Operation 209 'icmp' 'icmp1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%ireg_V_1_to_int = bitcast float %in_stream_data_val2 to i32" [main.cpp:76]   --->   Operation 210 'bitcast' 'ireg_V_1_to_int' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_1_to_int, i32 31)" [main.cpp:76]   --->   Operation 211 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%tmp_34 = select i1 %tmp_57, i32 -1, i32 0" [main.cpp:76]   --->   Operation 212 'select' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp5 = xor i1 %tmp_13, true" [main.cpp:76]   --->   Operation 213 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%sel_tmp10 = and i1 %tmp_19, %sel_tmp5" [main.cpp:76]   --->   Operation 214 'and' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.97ns)   --->   "%sel_tmp30_demorgan = or i1 %tmp_13, %tmp_19" [main.cpp:76]   --->   Operation 215 'or' 'sel_tmp30_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp12)   --->   "%sel_tmp11 = xor i1 %sel_tmp30_demorgan, true" [main.cpp:76]   --->   Operation 216 'xor' 'sel_tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp12 = and i1 %tmp_16, %sel_tmp11" [main.cpp:76]   --->   Operation 217 'and' 'sel_tmp12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp14)   --->   "%sel_tmp13 = xor i1 %tmp_30, true" [main.cpp:76]   --->   Operation 218 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp14 = and i1 %sel_tmp12, %sel_tmp13" [main.cpp:76]   --->   Operation 219 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_cond3)   --->   "%sel_tmp15 = and i1 %sel_tmp12, %tmp_30" [main.cpp:76]   --->   Operation 220 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp45_demorgan = or i1 %sel_tmp30_demorgan, %tmp_16" [main.cpp:76]   --->   Operation 221 'or' 'sel_tmp45_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %sel_tmp45_demorgan, true" [main.cpp:76]   --->   Operation 222 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %icmp1, %sel_tmp16" [main.cpp:76]   --->   Operation 223 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond3 = or i1 %sel_tmp17, %sel_tmp15" [main.cpp:76]   --->   Operation 224 'or' 'or_cond3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel5 = select i1 %sel_tmp14, i32 %tmp_34, i32 %tmp_50" [main.cpp:76]   --->   Operation 225 'select' 'newSel5' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_cond5)   --->   "%or_cond4 = or i1 %sel_tmp14, %sel_tmp10" [main.cpp:76]   --->   Operation 226 'or' 'or_cond4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond5 = or i1 %or_cond3, %or_cond4" [main.cpp:76]   --->   Operation 227 'or' 'or_cond5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/2] (3.25ns)   --->   "%p_Val2_3 = load i32* %batch_y_mat_V_addr_1, align 4" [main.cpp:77]   --->   Operation 228 'load' 'p_Val2_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%lhs_V = sext i32 %p_Val2_3 to i33" [main.cpp:77]   --->   Operation 229 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i32* %nn_out_mat_V_addr_1, align 4" [main.cpp:77]   --->   Operation 230 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%rhs_V = sext i32 %p_Val2_4 to i33" [main.cpp:77]   --->   Operation 231 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (2.55ns)   --->   "%ret_V = sub nsw i33 %lhs_V, %rhs_V" [main.cpp:77]   --->   Operation 232 'sub' 'ret_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_42 = call i28 @_ssdm_op_PartSelect.i28.i33.i32.i32(i33 %ret_V, i32 5, i32 32)" [main.cpp:77]   --->   Operation 233 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %ret_V, i32 32)" [main.cpp:78]   --->   Operation 234 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.56>
ST_7 : Operation 235 [1/1] (1.91ns)   --->   "%tmp_5 = add i8 -64, %i_1" [main.cpp:76]   --->   Operation 235 'add' 'tmp_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %tmp_5 to i64" [main.cpp:76]   --->   Operation 236 'zext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sh_amt_1_cast = sext i12 %sh_amt_1 to i32" [main.cpp:76]   --->   Operation 237 'sext' 'sh_amt_1_cast' <Predicate = (or_cond3 & or_cond5)> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_31 = zext i32 %sh_amt_1_cast to i54" [main.cpp:76]   --->   Operation 238 'zext' 'tmp_31' <Predicate = (!sel_tmp17 & or_cond3 & or_cond5)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_33 = ashr i54 %man_V_5, %tmp_31" [main.cpp:76]   --->   Operation 239 'ashr' 'tmp_33' <Predicate = (!sel_tmp17 & or_cond3 & or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_54 = trunc i54 %tmp_33 to i32" [main.cpp:76]   --->   Operation 240 'trunc' 'tmp_54' <Predicate = (!sel_tmp17 & or_cond3 & or_cond5)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_41 = shl i32 %tmp_50, %sh_amt_1_cast" [main.cpp:76]   --->   Operation 241 'shl' 'tmp_41' <Predicate = (sel_tmp17 & or_cond3 & or_cond5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp17, i32 %tmp_41, i32 %tmp_54" [main.cpp:76]   --->   Operation 242 'select' 'newSel4' <Predicate = (or_cond3 & or_cond5)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node newSel7)   --->   "%newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5" [main.cpp:76]   --->   Operation 243 'select' 'newSel6' <Predicate = (or_cond5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel7 = select i1 %or_cond5, i32 %newSel6, i32 0" [main.cpp:76]   --->   Operation 244 'select' 'newSel7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%batch_y_mat_V_addr = getelementptr [64 x i32]* %batch_y_mat_V, i64 0, i64 %tmp_6" [main.cpp:76]   --->   Operation 245 'getelementptr' 'batch_y_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (3.25ns)   --->   "store i32 %newSel7, i32* %batch_y_mat_V_addr, align 4" [main.cpp:76]   --->   Operation 246 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%abs_dif_V_3 = sext i28 %tmp_42 to i32" [main.cpp:77]   --->   Operation 247 'sext' 'abs_dif_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%abs_dif_V_3_cast = sext i28 %tmp_42 to i29" [main.cpp:81]   --->   Operation 248 'sext' 'abs_dif_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (2.43ns)   --->   "%abs_dif_V = sub i29 0, %abs_dif_V_3_cast" [main.cpp:79]   --->   Operation 249 'sub' 'abs_dif_V' <Predicate = (tmp_64)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.80ns)   --->   "%abs_dif_V_1 = select i1 %tmp_64, i29 %abs_dif_V, i29 %abs_dif_V_3_cast" [main.cpp:78]   --->   Operation 250 'select' 'abs_dif_V_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%abs_dif_V_1_cast = sext i29 %abs_dif_V_1 to i32" [main.cpp:78]   --->   Operation 251 'sext' 'abs_dif_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_65 = call i13 @_ssdm_op_PartSelect.i13.i29.i32.i32(i29 %abs_dif_V_1, i32 16, i32 28)" [main.cpp:83]   --->   Operation 252 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (2.09ns)   --->   "%icmp2 = icmp slt i13 %tmp_65, 1" [main.cpp:83]   --->   Operation 253 'icmp' 'icmp2' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp2, label %0, label %_ZNK13ap_fixed_baseILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi16ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [main.cpp:83]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_45 = call i44 @_ssdm_op_BitConcatenate.i44.i28.i16(i28 %tmp_42, i16 0)" [main.cpp:77]   --->   Operation 255 'bitconcatenate' 'tmp_45' <Predicate = (!icmp2)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i32 %abs_dif_V_1_cast to i44" [main.cpp:87]   --->   Operation 256 'zext' 'tmp_52_cast' <Predicate = (!icmp2)> <Delay = 0.00>
ST_7 : Operation 257 [48/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 257 'sdiv' 'tmp_47' <Predicate = (!icmp2)> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%smooth_grad_V_addr = getelementptr [64 x i32]* %smooth_grad_V, i64 0, i64 %tmp_10" [main.cpp:84]   --->   Operation 258 'getelementptr' 'smooth_grad_V_addr' <Predicate = (icmp2)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (3.25ns)   --->   "store i32 %abs_dif_V_3, i32* %smooth_grad_V_addr, align 4" [main.cpp:84]   --->   Operation 259 'store' <Predicate = (icmp2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "br label %1" [main.cpp:85]   --->   Operation 260 'br' <Predicate = (icmp2)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.46>
ST_8 : Operation 261 [47/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 261 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.46>
ST_9 : Operation 262 [46/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 262 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.46>
ST_10 : Operation 263 [45/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 263 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.46>
ST_11 : Operation 264 [44/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 264 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.46>
ST_12 : Operation 265 [43/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 265 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.46>
ST_13 : Operation 266 [42/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 266 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.46>
ST_14 : Operation 267 [41/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 267 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.46>
ST_15 : Operation 268 [40/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 268 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.46>
ST_16 : Operation 269 [39/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 269 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.46>
ST_17 : Operation 270 [38/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 270 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.46>
ST_18 : Operation 271 [37/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 271 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.46>
ST_19 : Operation 272 [36/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 272 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.46>
ST_20 : Operation 273 [35/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 273 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.46>
ST_21 : Operation 274 [34/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 274 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.46>
ST_22 : Operation 275 [33/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 275 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.46>
ST_23 : Operation 276 [32/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 276 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.46>
ST_24 : Operation 277 [31/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 277 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.46>
ST_25 : Operation 278 [30/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 278 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.46>
ST_26 : Operation 279 [29/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 279 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.46>
ST_27 : Operation 280 [28/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 280 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.46>
ST_28 : Operation 281 [27/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 281 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.46>
ST_29 : Operation 282 [26/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 282 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.46>
ST_30 : Operation 283 [25/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 283 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.46>
ST_31 : Operation 284 [24/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 284 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.46>
ST_32 : Operation 285 [23/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 285 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.46>
ST_33 : Operation 286 [22/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 286 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.46>
ST_34 : Operation 287 [21/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 287 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.46>
ST_35 : Operation 288 [20/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 288 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.46>
ST_36 : Operation 289 [19/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 289 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.46>
ST_37 : Operation 290 [18/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 290 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.46>
ST_38 : Operation 291 [17/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 291 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.46>
ST_39 : Operation 292 [16/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 292 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.46>
ST_40 : Operation 293 [15/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 293 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.46>
ST_41 : Operation 294 [14/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 294 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.46>
ST_42 : Operation 295 [13/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 295 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.46>
ST_43 : Operation 296 [12/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 296 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.46>
ST_44 : Operation 297 [11/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 297 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.46>
ST_45 : Operation 298 [10/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 298 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.46>
ST_46 : Operation 299 [9/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 299 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.46>
ST_47 : Operation 300 [8/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 300 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.46>
ST_48 : Operation 301 [7/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 301 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.46>
ST_49 : Operation 302 [6/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 302 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 4.46>
ST_50 : Operation 303 [5/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 303 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 4.46>
ST_51 : Operation 304 [4/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 304 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 4.46>
ST_52 : Operation 305 [3/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 305 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 4.46>
ST_53 : Operation 306 [2/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 306 'sdiv' 'tmp_47' <Predicate = true> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 7.71>
ST_54 : Operation 307 [1/48] (4.46ns)   --->   "%tmp_47 = sdiv i44 %tmp_45, %tmp_52_cast" [main.cpp:87]   --->   Operation 307 'sdiv' 'tmp_47' <Predicate = (!icmp2)> <Delay = 4.46> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 47> <II = 32> <Delay = 4.46> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i44 %tmp_47 to i32" [main.cpp:87]   --->   Operation 308 'trunc' 'tmp_69' <Predicate = (!icmp2)> <Delay = 0.00>
ST_54 : Operation 309 [1/1] (0.00ns)   --->   "%smooth_grad_V_addr_1 = getelementptr [64 x i32]* %smooth_grad_V, i64 0, i64 %tmp_10" [main.cpp:87]   --->   Operation 309 'getelementptr' 'smooth_grad_V_addr_1' <Predicate = (!icmp2)> <Delay = 0.00>
ST_54 : Operation 310 [1/1] (3.25ns)   --->   "store i32 %tmp_69, i32* %smooth_grad_V_addr_1, align 4" [main.cpp:87]   --->   Operation 310 'store' <Predicate = (!icmp2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_54 : Operation 311 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 311 'br' <Predicate = (!icmp2)> <Delay = 0.00>
ST_54 : Operation 312 [1/1] (1.91ns)   --->   "%i_9 = add i8 %i_1, 1" [main.cpp:74]   --->   Operation 312 'add' 'i_9' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader1661" [main.cpp:74]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>

State 55 <SV = 3> <Delay = 8.33>
ST_55 : Operation 314 [1/1] (0.00ns)   --->   "%i_2 = phi i11 [ %i_8, %_ifconv48 ], [ 128, %.preheader1660.preheader ]"   --->   Operation 314 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 315 [1/1] (1.88ns)   --->   "%exitcond3 = icmp eq i11 %i_2, -896" [main.cpp:91]   --->   Operation 315 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 316 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 316 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 317 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader1659.preheader, label %_ifconv48" [main.cpp:91]   --->   Operation 317 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 318 [1/1] (0.00ns)   --->   "%empty_25 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 318 'read' 'empty_25' <Predicate = (!exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 319 [1/1] (0.00ns)   --->   "%in_stream_data_val4 = extractvalue { float, i1 } %empty_25, 0"   --->   Operation 319 'extractvalue' 'in_stream_data_val4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 320 [1/1] (5.54ns)   --->   "%d_assign_2 = fpext float %in_stream_data_val4 to double" [main.cpp:93]   --->   Operation 320 'fpext' 'd_assign_2' <Predicate = (!exitcond3)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 321 [1/1] (0.00ns)   --->   "%ireg_V_2 = bitcast double %d_assign_2 to i64" [main.cpp:93]   --->   Operation 321 'bitcast' 'ireg_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %ireg_V_2 to i63" [main.cpp:93]   --->   Operation 322 'trunc' 'tmp_74' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)" [main.cpp:93]   --->   Operation 323 'bitselect' 'p_Result_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 324 [1/1] (0.00ns)   --->   "%exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)" [main.cpp:93]   --->   Operation 324 'partselect' 'exp_tmp_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i64 %ireg_V_2 to i52" [main.cpp:93]   --->   Operation 325 'trunc' 'tmp_79' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_55 : Operation 326 [1/1] (2.78ns)   --->   "%tmp_28 = icmp eq i63 %tmp_74, 0" [main.cpp:93]   --->   Operation 326 'icmp' 'tmp_28' <Predicate = (!exitcond3)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 327 [1/1] (1.76ns)   --->   "br label %.preheader1659" [main.cpp:96]   --->   Operation 327 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 56 <SV = 4> <Delay = 8.65>
ST_56 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_26 = zext i11 %exp_tmp_V_2 to i12" [main.cpp:93]   --->   Operation 328 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_51 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_79)" [main.cpp:93]   --->   Operation 329 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i53 %tmp_51 to i54" [main.cpp:93]   --->   Operation 330 'zext' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 331 [1/1] (3.23ns)   --->   "%man_V_7 = sub i54 0, %p_Result_8" [main.cpp:93]   --->   Operation 331 'sub' 'man_V_7' <Predicate = (p_Result_7)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 332 [1/1] (0.94ns)   --->   "%man_V_8 = select i1 %p_Result_7, i54 %man_V_7, i54 %p_Result_8" [main.cpp:93]   --->   Operation 332 'select' 'man_V_8' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 333 [1/1] (1.54ns)   --->   "%F2_2 = sub i12 1075, %tmp_26" [main.cpp:93]   --->   Operation 333 'sub' 'F2_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 334 [1/1] (1.99ns)   --->   "%tmp_36 = icmp sgt i12 %F2_2, 16" [main.cpp:93]   --->   Operation 334 'icmp' 'tmp_36' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 335 [1/1] (1.54ns)   --->   "%tmp_37 = add i12 -16, %F2_2" [main.cpp:93]   --->   Operation 335 'add' 'tmp_37' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 336 [1/1] (1.54ns)   --->   "%tmp_38 = sub i12 16, %F2_2" [main.cpp:93]   --->   Operation 336 'sub' 'tmp_38' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 337 [1/1] (0.69ns)   --->   "%sh_amt_2 = select i1 %tmp_36, i12 %tmp_37, i12 %tmp_38" [main.cpp:93]   --->   Operation 337 'select' 'sh_amt_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 338 [1/1] (1.99ns)   --->   "%tmp_39 = icmp eq i12 %F2_2, 16" [main.cpp:93]   --->   Operation 338 'icmp' 'tmp_39' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i54 %man_V_8 to i32" [main.cpp:93]   --->   Operation 339 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 340 [1/1] (1.99ns)   --->   "%tmp_53 = icmp ult i12 %sh_amt_2, 54" [main.cpp:93]   --->   Operation 340 'icmp' 'tmp_53' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_89 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)" [main.cpp:93]   --->   Operation 341 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 342 [1/1] (1.48ns)   --->   "%icmp3 = icmp eq i7 %tmp_89, 0" [main.cpp:93]   --->   Operation 342 'icmp' 'icmp3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%ireg_V_2_to_int = bitcast float %in_stream_data_val4 to i32" [main.cpp:93]   --->   Operation 343 'bitcast' 'ireg_V_2_to_int' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_2_to_int, i32 31)" [main.cpp:93]   --->   Operation 344 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%tmp_58 = select i1 %tmp_97, i32 -1, i32 0" [main.cpp:93]   --->   Operation 345 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp18 = xor i1 %tmp_28, true" [main.cpp:93]   --->   Operation 346 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp19 = and i1 %tmp_39, %sel_tmp18" [main.cpp:93]   --->   Operation 347 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 348 [1/1] (0.97ns)   --->   "%sel_tmp55_demorgan = or i1 %tmp_28, %tmp_39" [main.cpp:93]   --->   Operation 348 'or' 'sel_tmp55_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp55_demorgan, true" [main.cpp:93]   --->   Operation 349 'xor' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 350 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %tmp_36, %sel_tmp20" [main.cpp:93]   --->   Operation 350 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp23)   --->   "%sel_tmp22 = xor i1 %tmp_53, true" [main.cpp:93]   --->   Operation 351 'xor' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 352 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp23 = and i1 %sel_tmp21, %sel_tmp22" [main.cpp:93]   --->   Operation 352 'and' 'sel_tmp23' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%sel_tmp24 = and i1 %sel_tmp21, %tmp_53" [main.cpp:93]   --->   Operation 353 'and' 'sel_tmp24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp26)   --->   "%sel_tmp70_demorgan = or i1 %sel_tmp55_demorgan, %tmp_36" [main.cpp:93]   --->   Operation 354 'or' 'sel_tmp70_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp26)   --->   "%sel_tmp25 = xor i1 %sel_tmp70_demorgan, true" [main.cpp:93]   --->   Operation 355 'xor' 'sel_tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp26 = and i1 %icmp3, %sel_tmp25" [main.cpp:93]   --->   Operation 356 'and' 'sel_tmp26' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %sel_tmp26, %sel_tmp24" [main.cpp:93]   --->   Operation 357 'or' 'or_cond6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 358 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel9 = select i1 %sel_tmp23, i32 %tmp_58, i32 %tmp_87" [main.cpp:93]   --->   Operation 358 'select' 'newSel9' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond7 = or i1 %sel_tmp23, %sel_tmp19" [main.cpp:93]   --->   Operation 359 'or' 'or_cond7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 360 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond6, %or_cond7" [main.cpp:93]   --->   Operation 360 'or' 'or_cond8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 5> <Delay = 8.56>
ST_57 : Operation 361 [1/1] (1.63ns)   --->   "%tmp_23 = add i11 -128, %i_2" [main.cpp:93]   --->   Operation 361 'add' 'tmp_23' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_24 = zext i11 %tmp_23 to i64" [main.cpp:93]   --->   Operation 362 'zext' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 363 [1/1] (0.00ns)   --->   "%sh_amt_2_cast = sext i12 %sh_amt_2 to i32" [main.cpp:93]   --->   Operation 363 'sext' 'sh_amt_2_cast' <Predicate = (or_cond6 & or_cond8)> <Delay = 0.00>
ST_57 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_55 = zext i32 %sh_amt_2_cast to i54" [main.cpp:93]   --->   Operation 364 'zext' 'tmp_55' <Predicate = (!sel_tmp26 & or_cond6 & or_cond8)> <Delay = 0.00>
ST_57 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_56 = ashr i54 %man_V_8, %tmp_55" [main.cpp:93]   --->   Operation 365 'ashr' 'tmp_56' <Predicate = (!sel_tmp26 & or_cond6 & or_cond8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_96 = trunc i54 %tmp_56 to i32" [main.cpp:93]   --->   Operation 366 'trunc' 'tmp_96' <Predicate = (!sel_tmp26 & or_cond6 & or_cond8)> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%tmp_63 = shl i32 %tmp_87, %sh_amt_2_cast" [main.cpp:93]   --->   Operation 367 'shl' 'tmp_63' <Predicate = (sel_tmp26 & or_cond6 & or_cond8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 368 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel8 = select i1 %sel_tmp26, i32 %tmp_63, i32 %tmp_96" [main.cpp:93]   --->   Operation 368 'select' 'newSel8' <Predicate = (or_cond6 & or_cond8)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node newSel11)   --->   "%newSel10 = select i1 %or_cond6, i32 %newSel8, i32 %newSel9" [main.cpp:93]   --->   Operation 369 'select' 'newSel10' <Predicate = (or_cond8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 370 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel11 = select i1 %or_cond8, i32 %newSel10, i32 0" [main.cpp:93]   --->   Operation 370 'select' 'newSel11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 371 [1/1] (0.00ns)   --->   "%batch_a_mat_V_addr = getelementptr [1024 x i32]* %batch_a_mat_V, i64 0, i64 %tmp_24" [main.cpp:93]   --->   Operation 371 'getelementptr' 'batch_a_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 372 [1/1] (3.25ns)   --->   "store i32 %newSel11, i32* %batch_a_mat_V_addr, align 4" [main.cpp:93]   --->   Operation 372 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_57 : Operation 373 [1/1] (1.63ns)   --->   "%i_8 = add i11 1, %i_2" [main.cpp:91]   --->   Operation 373 'add' 'i_8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 374 [1/1] (0.00ns)   --->   "br label %.preheader1660" [main.cpp:91]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.00>

State 58 <SV = 4> <Delay = 8.33>
ST_58 : Operation 375 [1/1] (0.00ns)   --->   "%i_3 = phi i12 [ %i_10, %_ifconv73 ], [ 1152, %.preheader1659.preheader ]"   --->   Operation 375 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 376 [1/1] (1.99ns)   --->   "%exitcond4 = icmp eq i12 %i_3, -1920" [main.cpp:96]   --->   Operation 376 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 377 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 377 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 378 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader1658.preheader, label %_ifconv73" [main.cpp:96]   --->   Operation 378 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 379 [1/1] (0.00ns)   --->   "%empty_27 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 379 'read' 'empty_27' <Predicate = (!exitcond4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_58 : Operation 380 [1/1] (0.00ns)   --->   "%in_stream_data_val6 = extractvalue { float, i1 } %empty_27, 0"   --->   Operation 380 'extractvalue' 'in_stream_data_val6' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 381 [1/1] (5.54ns)   --->   "%d_assign_3 = fpext float %in_stream_data_val6 to double" [main.cpp:98]   --->   Operation 381 'fpext' 'd_assign_3' <Predicate = (!exitcond4)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 382 [1/1] (0.00ns)   --->   "%ireg_V_3 = bitcast double %d_assign_3 to i64" [main.cpp:98]   --->   Operation 382 'bitcast' 'ireg_V_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_105 = trunc i64 %ireg_V_3 to i63" [main.cpp:98]   --->   Operation 383 'trunc' 'tmp_105' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)" [main.cpp:98]   --->   Operation 384 'bitselect' 'p_Result_9' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 385 [1/1] (0.00ns)   --->   "%exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)" [main.cpp:98]   --->   Operation 385 'partselect' 'exp_tmp_V_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_111 = trunc i64 %ireg_V_3 to i52" [main.cpp:98]   --->   Operation 386 'trunc' 'tmp_111' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_58 : Operation 387 [1/1] (2.78ns)   --->   "%tmp_48 = icmp eq i63 %tmp_105, 0" [main.cpp:98]   --->   Operation 387 'icmp' 'tmp_48' <Predicate = (!exitcond4)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 388 [1/1] (1.76ns)   --->   "br label %.preheader1658" [main.cpp:101]   --->   Operation 388 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 59 <SV = 5> <Delay = 8.65>
ST_59 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_46 = zext i11 %exp_tmp_V_3 to i12" [main.cpp:98]   --->   Operation 389 'zext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_66 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_111)" [main.cpp:98]   --->   Operation 390 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_10 = zext i53 %tmp_66 to i54" [main.cpp:98]   --->   Operation 391 'zext' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 392 [1/1] (3.23ns)   --->   "%man_V_10 = sub i54 0, %p_Result_10" [main.cpp:98]   --->   Operation 392 'sub' 'man_V_10' <Predicate = (p_Result_9)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 393 [1/1] (0.94ns)   --->   "%man_V_11 = select i1 %p_Result_9, i54 %man_V_10, i54 %p_Result_10" [main.cpp:98]   --->   Operation 393 'select' 'man_V_11' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 394 [1/1] (1.54ns)   --->   "%F2_3 = sub i12 1075, %tmp_46" [main.cpp:98]   --->   Operation 394 'sub' 'F2_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 395 [1/1] (1.99ns)   --->   "%tmp_59 = icmp sgt i12 %F2_3, 16" [main.cpp:98]   --->   Operation 395 'icmp' 'tmp_59' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 396 [1/1] (1.54ns)   --->   "%tmp_60 = add i12 -16, %F2_3" [main.cpp:98]   --->   Operation 396 'add' 'tmp_60' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 397 [1/1] (1.54ns)   --->   "%tmp_61 = sub i12 16, %F2_3" [main.cpp:98]   --->   Operation 397 'sub' 'tmp_61' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 398 [1/1] (0.69ns)   --->   "%sh_amt_3 = select i1 %tmp_59, i12 %tmp_60, i12 %tmp_61" [main.cpp:98]   --->   Operation 398 'select' 'sh_amt_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 399 [1/1] (1.99ns)   --->   "%tmp_62 = icmp eq i12 %F2_3, 16" [main.cpp:98]   --->   Operation 399 'icmp' 'tmp_62' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i54 %man_V_11 to i32" [main.cpp:98]   --->   Operation 400 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 401 [1/1] (1.99ns)   --->   "%tmp_67 = icmp ult i12 %sh_amt_3, 54" [main.cpp:98]   --->   Operation 401 'icmp' 'tmp_67' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_118 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [main.cpp:98]   --->   Operation 402 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 403 [1/1] (1.48ns)   --->   "%icmp4 = icmp eq i7 %tmp_118, 0" [main.cpp:98]   --->   Operation 403 'icmp' 'icmp4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%ireg_V_3_to_int = bitcast float %in_stream_data_val6 to i32" [main.cpp:98]   --->   Operation 404 'bitcast' 'ireg_V_3_to_int' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_3_to_int, i32 31)" [main.cpp:98]   --->   Operation 405 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node newSel13)   --->   "%tmp_76 = select i1 %tmp_121, i32 -1, i32 0" [main.cpp:98]   --->   Operation 406 'select' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%sel_tmp27 = xor i1 %tmp_48, true" [main.cpp:98]   --->   Operation 407 'xor' 'sel_tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%sel_tmp28 = and i1 %tmp_62, %sel_tmp27" [main.cpp:98]   --->   Operation 408 'and' 'sel_tmp28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 409 [1/1] (0.97ns)   --->   "%sel_tmp80_demorgan = or i1 %tmp_48, %tmp_62" [main.cpp:98]   --->   Operation 409 'or' 'sel_tmp80_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp30)   --->   "%sel_tmp29 = xor i1 %sel_tmp80_demorgan, true" [main.cpp:98]   --->   Operation 410 'xor' 'sel_tmp29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 411 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp30 = and i1 %tmp_59, %sel_tmp29" [main.cpp:98]   --->   Operation 411 'and' 'sel_tmp30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp32)   --->   "%sel_tmp31 = xor i1 %tmp_67, true" [main.cpp:98]   --->   Operation 412 'xor' 'sel_tmp31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 413 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp32 = and i1 %sel_tmp30, %sel_tmp31" [main.cpp:98]   --->   Operation 413 'and' 'sel_tmp32' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_cond9)   --->   "%sel_tmp33 = and i1 %sel_tmp30, %tmp_67" [main.cpp:98]   --->   Operation 414 'and' 'sel_tmp33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp95_demorgan = or i1 %sel_tmp80_demorgan, %tmp_59" [main.cpp:98]   --->   Operation 415 'or' 'sel_tmp95_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp35)   --->   "%sel_tmp34 = xor i1 %sel_tmp95_demorgan, true" [main.cpp:98]   --->   Operation 416 'xor' 'sel_tmp34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp35 = and i1 %icmp4, %sel_tmp34" [main.cpp:98]   --->   Operation 417 'and' 'sel_tmp35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 418 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond9 = or i1 %sel_tmp35, %sel_tmp33" [main.cpp:98]   --->   Operation 418 'or' 'or_cond9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 419 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel13 = select i1 %sel_tmp32, i32 %tmp_76, i32 %tmp_112" [main.cpp:98]   --->   Operation 419 'select' 'newSel13' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_cond11)   --->   "%or_cond10 = or i1 %sel_tmp32, %sel_tmp28" [main.cpp:98]   --->   Operation 420 'or' 'or_cond10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 421 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond11 = or i1 %or_cond9, %or_cond10" [main.cpp:98]   --->   Operation 421 'or' 'or_cond11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 6> <Delay = 8.56>
ST_60 : Operation 422 [1/1] (1.54ns)   --->   "%tmp_43 = add i12 -1152, %i_3" [main.cpp:98]   --->   Operation 422 'add' 'tmp_43' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_44 = zext i12 %tmp_43 to i64" [main.cpp:98]   --->   Operation 423 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 424 [1/1] (0.00ns)   --->   "%sh_amt_3_cast = sext i12 %sh_amt_3 to i32" [main.cpp:98]   --->   Operation 424 'sext' 'sh_amt_3_cast' <Predicate = (or_cond9 & or_cond11)> <Delay = 0.00>
ST_60 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_68 = zext i32 %sh_amt_3_cast to i54" [main.cpp:98]   --->   Operation 425 'zext' 'tmp_68' <Predicate = (!sel_tmp35 & or_cond9 & or_cond11)> <Delay = 0.00>
ST_60 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_72 = ashr i54 %man_V_11, %tmp_68" [main.cpp:98]   --->   Operation 426 'ashr' 'tmp_72' <Predicate = (!sel_tmp35 & or_cond9 & or_cond11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_119 = trunc i54 %tmp_72 to i32" [main.cpp:98]   --->   Operation 427 'trunc' 'tmp_119' <Predicate = (!sel_tmp35 & or_cond9 & or_cond11)> <Delay = 0.00>
ST_60 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node newSel12)   --->   "%tmp_77 = shl i32 %tmp_112, %sh_amt_3_cast" [main.cpp:98]   --->   Operation 428 'shl' 'tmp_77' <Predicate = (sel_tmp35 & or_cond9 & or_cond11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 429 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel12 = select i1 %sel_tmp35, i32 %tmp_77, i32 %tmp_119" [main.cpp:98]   --->   Operation 429 'select' 'newSel12' <Predicate = (or_cond9 & or_cond11)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node newSel15)   --->   "%newSel14 = select i1 %or_cond9, i32 %newSel12, i32 %newSel13" [main.cpp:98]   --->   Operation 430 'select' 'newSel14' <Predicate = (or_cond11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 431 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel15 = select i1 %or_cond11, i32 %newSel14, i32 0" [main.cpp:98]   --->   Operation 431 'select' 'newSel15' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%batch_z_mat_V_addr = getelementptr [1024 x i32]* %batch_z_mat_V, i64 0, i64 %tmp_44" [main.cpp:98]   --->   Operation 432 'getelementptr' 'batch_z_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (3.25ns)   --->   "store i32 %newSel15, i32* %batch_z_mat_V_addr, align 4" [main.cpp:98]   --->   Operation 433 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_60 : Operation 434 [1/1] (1.54ns)   --->   "%i_10 = add i12 1, %i_3" [main.cpp:96]   --->   Operation 434 'add' 'i_10' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "br label %.preheader1659" [main.cpp:96]   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>

State 61 <SV = 5> <Delay = 8.33>
ST_61 : Operation 436 [1/1] (0.00ns)   --->   "%i_4 = phi i12 [ %i_11, %_ifconv98 ], [ -1920, %.preheader1658.preheader ]"   --->   Operation 436 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 437 [1/1] (0.00ns)   --->   "%i_4_cast = zext i12 %i_4 to i13" [main.cpp:101]   --->   Operation 437 'zext' 'i_4_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 438 [1/1] (1.99ns)   --->   "%exitcond5 = icmp eq i12 %i_4, -1696" [main.cpp:101]   --->   Operation 438 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 439 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 224, i64 224, i64 224)"   --->   Operation 439 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader1657.preheader, label %_ifconv98" [main.cpp:101]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 441 [1/1] (0.00ns)   --->   "%empty_29 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 441 'read' 'empty_29' <Predicate = (!exitcond5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 442 [1/1] (0.00ns)   --->   "%in_stream_data_val8 = extractvalue { float, i1 } %empty_29, 0"   --->   Operation 442 'extractvalue' 'in_stream_data_val8' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 443 [1/1] (5.54ns)   --->   "%d_assign = fpext float %in_stream_data_val8 to double" [main.cpp:103]   --->   Operation 443 'fpext' 'd_assign' <Predicate = (!exitcond5)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 444 [1/1] (0.00ns)   --->   "%ireg_V_4 = bitcast double %d_assign to i64" [main.cpp:103]   --->   Operation 444 'bitcast' 'ireg_V_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i64 %ireg_V_4 to i63" [main.cpp:103]   --->   Operation 445 'trunc' 'tmp_141' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_4, i32 63)" [main.cpp:103]   --->   Operation 446 'bitselect' 'p_Result_11' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 447 [1/1] (0.00ns)   --->   "%exp_tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_4, i32 52, i32 62)" [main.cpp:103]   --->   Operation 447 'partselect' 'exp_tmp_V_4' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i64 %ireg_V_4 to i52" [main.cpp:103]   --->   Operation 448 'trunc' 'tmp_153' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_61 : Operation 449 [1/1] (2.78ns)   --->   "%tmp_75 = icmp eq i63 %tmp_141, 0" [main.cpp:103]   --->   Operation 449 'icmp' 'tmp_75' <Predicate = (!exitcond5)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 450 [1/1] (1.54ns)   --->   "%i_11 = add i12 1, %i_4" [main.cpp:101]   --->   Operation 450 'add' 'i_11' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 451 [1/1] (1.76ns)   --->   "br label %.preheader1657" [main.cpp:106]   --->   Operation 451 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 62 <SV = 6> <Delay = 8.65>
ST_62 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_73 = zext i11 %exp_tmp_V_4 to i12" [main.cpp:103]   --->   Operation 452 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_78 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_153)" [main.cpp:103]   --->   Operation 453 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 454 [1/1] (0.00ns)   --->   "%p_Result_12 = zext i53 %tmp_78 to i54" [main.cpp:103]   --->   Operation 454 'zext' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 455 [1/1] (3.23ns)   --->   "%man_V_13 = sub i54 0, %p_Result_12" [main.cpp:103]   --->   Operation 455 'sub' 'man_V_13' <Predicate = (p_Result_11)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 456 [1/1] (0.94ns)   --->   "%man_V_14 = select i1 %p_Result_11, i54 %man_V_13, i54 %p_Result_12" [main.cpp:103]   --->   Operation 456 'select' 'man_V_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 457 [1/1] (1.54ns)   --->   "%F2_4 = sub i12 1075, %tmp_73" [main.cpp:103]   --->   Operation 457 'sub' 'F2_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 458 [1/1] (1.99ns)   --->   "%tmp_80 = icmp sgt i12 %F2_4, 16" [main.cpp:103]   --->   Operation 458 'icmp' 'tmp_80' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 459 [1/1] (1.54ns)   --->   "%tmp_81 = add i12 -16, %F2_4" [main.cpp:103]   --->   Operation 459 'add' 'tmp_81' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 460 [1/1] (1.54ns)   --->   "%tmp_82 = sub i12 16, %F2_4" [main.cpp:103]   --->   Operation 460 'sub' 'tmp_82' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 461 [1/1] (0.69ns)   --->   "%sh_amt_4 = select i1 %tmp_80, i12 %tmp_81, i12 %tmp_82" [main.cpp:103]   --->   Operation 461 'select' 'sh_amt_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 462 [1/1] (1.99ns)   --->   "%tmp_83 = icmp eq i12 %F2_4, 16" [main.cpp:103]   --->   Operation 462 'icmp' 'tmp_83' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i54 %man_V_14 to i32" [main.cpp:103]   --->   Operation 463 'trunc' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 464 [1/1] (1.99ns)   --->   "%tmp_84 = icmp ult i12 %sh_amt_4, 54" [main.cpp:103]   --->   Operation 464 'icmp' 'tmp_84' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_156 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_4, i32 5, i32 11)" [main.cpp:103]   --->   Operation 465 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 466 [1/1] (1.48ns)   --->   "%icmp5 = icmp eq i7 %tmp_156, 0" [main.cpp:103]   --->   Operation 466 'icmp' 'icmp5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%ireg_V_4_to_int = bitcast float %in_stream_data_val8 to i32" [main.cpp:103]   --->   Operation 467 'bitcast' 'ireg_V_4_to_int' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%tmp_160 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_4_to_int, i32 31)" [main.cpp:103]   --->   Operation 468 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%tmp_88 = select i1 %tmp_160, i32 -1, i32 0" [main.cpp:103]   --->   Operation 469 'select' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%sel_tmp36 = xor i1 %tmp_75, true" [main.cpp:103]   --->   Operation 470 'xor' 'sel_tmp36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%sel_tmp37 = and i1 %tmp_83, %sel_tmp36" [main.cpp:103]   --->   Operation 471 'and' 'sel_tmp37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 472 [1/1] (0.97ns)   --->   "%sel_tmp105_demorgan = or i1 %tmp_75, %tmp_83" [main.cpp:103]   --->   Operation 472 'or' 'sel_tmp105_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp39)   --->   "%sel_tmp38 = xor i1 %sel_tmp105_demorgan, true" [main.cpp:103]   --->   Operation 473 'xor' 'sel_tmp38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 474 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp39 = and i1 %tmp_80, %sel_tmp38" [main.cpp:103]   --->   Operation 474 'and' 'sel_tmp39' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp41)   --->   "%sel_tmp40 = xor i1 %tmp_84, true" [main.cpp:103]   --->   Operation 475 'xor' 'sel_tmp40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 476 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp41 = and i1 %sel_tmp39, %sel_tmp40" [main.cpp:103]   --->   Operation 476 'and' 'sel_tmp41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_cond12)   --->   "%sel_tmp42 = and i1 %sel_tmp39, %tmp_84" [main.cpp:103]   --->   Operation 477 'and' 'sel_tmp42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%sel_tmp120_demorgan = or i1 %sel_tmp105_demorgan, %tmp_80" [main.cpp:103]   --->   Operation 478 'or' 'sel_tmp120_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp44)   --->   "%sel_tmp43 = xor i1 %sel_tmp120_demorgan, true" [main.cpp:103]   --->   Operation 479 'xor' 'sel_tmp43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 480 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp44 = and i1 %icmp5, %sel_tmp43" [main.cpp:103]   --->   Operation 480 'and' 'sel_tmp44' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 481 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond12 = or i1 %sel_tmp44, %sel_tmp42" [main.cpp:103]   --->   Operation 481 'or' 'or_cond12' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 482 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel17 = select i1 %sel_tmp41, i32 %tmp_88, i32 %tmp_154" [main.cpp:103]   --->   Operation 482 'select' 'newSel17' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_cond14)   --->   "%or_cond13 = or i1 %sel_tmp41, %sel_tmp37" [main.cpp:103]   --->   Operation 483 'or' 'or_cond13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 484 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond14 = or i1 %or_cond12, %or_cond13" [main.cpp:103]   --->   Operation 484 'or' 'or_cond14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 7> <Delay = 8.56>
ST_63 : Operation 485 [1/1] (1.67ns)   --->   "%tmp_70 = add i13 -2176, %i_4_cast" [main.cpp:103]   --->   Operation 485 'add' 'tmp_70' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_71 = zext i13 %tmp_70 to i64" [main.cpp:103]   --->   Operation 486 'zext' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 487 [1/1] (0.00ns)   --->   "%sh_amt_4_cast = sext i12 %sh_amt_4 to i32" [main.cpp:103]   --->   Operation 487 'sext' 'sh_amt_4_cast' <Predicate = (or_cond12 & or_cond14)> <Delay = 0.00>
ST_63 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_85 = zext i32 %sh_amt_4_cast to i54" [main.cpp:103]   --->   Operation 488 'zext' 'tmp_85' <Predicate = (!sel_tmp44 & or_cond12 & or_cond14)> <Delay = 0.00>
ST_63 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_86 = ashr i54 %man_V_14, %tmp_85" [main.cpp:103]   --->   Operation 489 'ashr' 'tmp_86' <Predicate = (!sel_tmp44 & or_cond12 & or_cond14)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_158 = trunc i54 %tmp_86 to i32" [main.cpp:103]   --->   Operation 490 'trunc' 'tmp_158' <Predicate = (!sel_tmp44 & or_cond12 & or_cond14)> <Delay = 0.00>
ST_63 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node newSel16)   --->   "%tmp_92 = shl i32 %tmp_154, %sh_amt_4_cast" [main.cpp:103]   --->   Operation 491 'shl' 'tmp_92' <Predicate = (sel_tmp44 & or_cond12 & or_cond14)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 492 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel16 = select i1 %sel_tmp44, i32 %tmp_92, i32 %tmp_158" [main.cpp:103]   --->   Operation 492 'select' 'newSel16' <Predicate = (or_cond12 & or_cond14)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node newSel19)   --->   "%newSel18 = select i1 %or_cond12, i32 %newSel16, i32 %newSel17" [main.cpp:103]   --->   Operation 493 'select' 'newSel18' <Predicate = (or_cond14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 494 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel19 = select i1 %or_cond14, i32 %newSel18, i32 0" [main.cpp:103]   --->   Operation 494 'select' 'newSel19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 495 [1/1] (0.00ns)   --->   "%batch_x_mat_V_addr = getelementptr [224 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_71" [main.cpp:103]   --->   Operation 495 'getelementptr' 'batch_x_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 496 [1/1] (3.25ns)   --->   "store i32 %newSel19, i32* %batch_x_mat_V_addr, align 4" [main.cpp:103]   --->   Operation 496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_63 : Operation 497 [1/1] (0.00ns)   --->   "br label %.preheader1658" [main.cpp:101]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 6> <Delay = 8.33>
ST_64 : Operation 498 [1/1] (0.00ns)   --->   "%i_5 = phi i12 [ %i_12, %_ifconv123 ], [ -1696, %.preheader1657.preheader ]"   --->   Operation 498 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 499 [1/1] (0.00ns)   --->   "%i_5_cast = zext i12 %i_5 to i13" [main.cpp:106]   --->   Operation 499 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 500 [1/1] (1.99ns)   --->   "%exitcond6 = icmp eq i12 %i_5, -1408" [main.cpp:106]   --->   Operation 500 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 501 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 288, i64 288, i64 288)"   --->   Operation 501 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 502 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader1656.preheader, label %_ifconv123" [main.cpp:106]   --->   Operation 502 'br' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 503 [1/1] (0.00ns)   --->   "%empty_31 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)"   --->   Operation 503 'read' 'empty_31' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_64 : Operation 504 [1/1] (0.00ns)   --->   "%in_stream_data_val1 = extractvalue { float, i1 } %empty_31, 0"   --->   Operation 504 'extractvalue' 'in_stream_data_val1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 505 [1/1] (5.54ns)   --->   "%d_assign_4 = fpext float %in_stream_data_val1 to double" [main.cpp:108]   --->   Operation 505 'fpext' 'd_assign_4' <Predicate = (!exitcond6)> <Delay = 5.54> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 506 [1/1] (0.00ns)   --->   "%ireg_V_5 = bitcast double %d_assign_4 to i64" [main.cpp:108]   --->   Operation 506 'bitcast' 'ireg_V_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_172 = trunc i64 %ireg_V_5 to i63" [main.cpp:108]   --->   Operation 507 'trunc' 'tmp_172' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 508 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)" [main.cpp:108]   --->   Operation 508 'bitselect' 'p_Result_13' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 509 [1/1] (0.00ns)   --->   "%exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)" [main.cpp:108]   --->   Operation 509 'partselect' 'exp_tmp_V_5' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_174 = trunc i64 %ireg_V_5 to i52" [main.cpp:108]   --->   Operation 510 'trunc' 'tmp_174' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_64 : Operation 511 [1/1] (2.78ns)   --->   "%tmp_95 = icmp eq i63 %tmp_172, 0" [main.cpp:108]   --->   Operation 511 'icmp' 'tmp_95' <Predicate = (!exitcond6)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 512 [1/1] (1.54ns)   --->   "%i_12 = add i12 1, %i_5" [main.cpp:106]   --->   Operation 512 'add' 'i_12' <Predicate = (!exitcond6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 513 [1/1] (1.76ns)   --->   "br label %.preheader1656" [main.cpp:113]   --->   Operation 513 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 65 <SV = 7> <Delay = 8.65>
ST_65 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_93 = zext i11 %exp_tmp_V_5 to i12" [main.cpp:108]   --->   Operation 514 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_94 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_174)" [main.cpp:108]   --->   Operation 515 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 516 [1/1] (0.00ns)   --->   "%p_Result_14 = zext i53 %tmp_94 to i54" [main.cpp:108]   --->   Operation 516 'zext' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 517 [1/1] (3.23ns)   --->   "%man_V_16 = sub i54 0, %p_Result_14" [main.cpp:108]   --->   Operation 517 'sub' 'man_V_16' <Predicate = (p_Result_13)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 518 [1/1] (0.94ns)   --->   "%man_V_17 = select i1 %p_Result_13, i54 %man_V_16, i54 %p_Result_14" [main.cpp:108]   --->   Operation 518 'select' 'man_V_17' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 519 [1/1] (1.54ns)   --->   "%F2_5 = sub i12 1075, %tmp_93" [main.cpp:108]   --->   Operation 519 'sub' 'F2_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 520 [1/1] (1.99ns)   --->   "%tmp_98 = icmp sgt i12 %F2_5, 16" [main.cpp:108]   --->   Operation 520 'icmp' 'tmp_98' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 521 [1/1] (1.54ns)   --->   "%tmp_99 = add i12 -16, %F2_5" [main.cpp:108]   --->   Operation 521 'add' 'tmp_99' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 522 [1/1] (1.54ns)   --->   "%tmp_100 = sub i12 16, %F2_5" [main.cpp:108]   --->   Operation 522 'sub' 'tmp_100' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 523 [1/1] (0.69ns)   --->   "%sh_amt_5 = select i1 %tmp_98, i12 %tmp_99, i12 %tmp_100" [main.cpp:108]   --->   Operation 523 'select' 'sh_amt_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 524 [1/1] (1.99ns)   --->   "%tmp_101 = icmp eq i12 %F2_5, 16" [main.cpp:108]   --->   Operation 524 'icmp' 'tmp_101' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_175 = trunc i54 %man_V_17 to i32" [main.cpp:108]   --->   Operation 525 'trunc' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 526 [1/1] (1.99ns)   --->   "%tmp_102 = icmp ult i12 %sh_amt_5, 54" [main.cpp:108]   --->   Operation 526 'icmp' 'tmp_102' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_182 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)" [main.cpp:108]   --->   Operation 527 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 528 [1/1] (1.48ns)   --->   "%icmp6 = icmp eq i7 %tmp_182, 0" [main.cpp:108]   --->   Operation 528 'icmp' 'icmp6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node newSel21)   --->   "%ireg_V_5_to_int = bitcast float %in_stream_data_val1 to i32" [main.cpp:108]   --->   Operation 529 'bitcast' 'ireg_V_5_to_int' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node newSel21)   --->   "%tmp_193 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ireg_V_5_to_int, i32 31)" [main.cpp:108]   --->   Operation 530 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node newSel21)   --->   "%tmp_106 = select i1 %tmp_193, i32 -1, i32 0" [main.cpp:108]   --->   Operation 531 'select' 'tmp_106' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%sel_tmp45 = xor i1 %tmp_95, true" [main.cpp:108]   --->   Operation 532 'xor' 'sel_tmp45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%sel_tmp46 = and i1 %tmp_101, %sel_tmp45" [main.cpp:108]   --->   Operation 533 'and' 'sel_tmp46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 534 [1/1] (0.97ns)   --->   "%sel_tmp130_demorgan = or i1 %tmp_95, %tmp_101" [main.cpp:108]   --->   Operation 534 'or' 'sel_tmp130_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp48)   --->   "%sel_tmp47 = xor i1 %sel_tmp130_demorgan, true" [main.cpp:108]   --->   Operation 535 'xor' 'sel_tmp47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 536 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp48 = and i1 %tmp_98, %sel_tmp47" [main.cpp:108]   --->   Operation 536 'and' 'sel_tmp48' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp50)   --->   "%sel_tmp49 = xor i1 %tmp_102, true" [main.cpp:108]   --->   Operation 537 'xor' 'sel_tmp49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp50 = and i1 %sel_tmp48, %sel_tmp49" [main.cpp:108]   --->   Operation 538 'and' 'sel_tmp50' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node or_cond15)   --->   "%sel_tmp51 = and i1 %sel_tmp48, %tmp_102" [main.cpp:108]   --->   Operation 539 'and' 'sel_tmp51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp53)   --->   "%sel_tmp145_demorgan = or i1 %sel_tmp130_demorgan, %tmp_98" [main.cpp:108]   --->   Operation 540 'or' 'sel_tmp145_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp53)   --->   "%sel_tmp52 = xor i1 %sel_tmp145_demorgan, true" [main.cpp:108]   --->   Operation 541 'xor' 'sel_tmp52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp53 = and i1 %icmp6, %sel_tmp52" [main.cpp:108]   --->   Operation 542 'and' 'sel_tmp53' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 543 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond15 = or i1 %sel_tmp53, %sel_tmp51" [main.cpp:108]   --->   Operation 543 'or' 'or_cond15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 544 [1/1] (0.99ns) (out node of the LUT)   --->   "%newSel21 = select i1 %sel_tmp50, i32 %tmp_106, i32 %tmp_175" [main.cpp:108]   --->   Operation 544 'select' 'newSel21' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node or_cond17)   --->   "%or_cond16 = or i1 %sel_tmp50, %sel_tmp46" [main.cpp:108]   --->   Operation 545 'or' 'or_cond16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 546 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond17 = or i1 %or_cond15, %or_cond16" [main.cpp:108]   --->   Operation 546 'or' 'or_cond17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 8> <Delay = 8.56>
ST_66 : Operation 547 [1/1] (1.67ns)   --->   "%tmp_90 = add i13 -2400, %i_5_cast" [main.cpp:108]   --->   Operation 547 'add' 'tmp_90' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_91 = zext i13 %tmp_90 to i64" [main.cpp:108]   --->   Operation 548 'zext' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%sh_amt_5_cast = sext i12 %sh_amt_5 to i32" [main.cpp:108]   --->   Operation 549 'sext' 'sh_amt_5_cast' <Predicate = (or_cond15 & or_cond17)> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_103 = zext i32 %sh_amt_5_cast to i54" [main.cpp:108]   --->   Operation 550 'zext' 'tmp_103' <Predicate = (!sel_tmp53 & or_cond15 & or_cond17)> <Delay = 0.00>
ST_66 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_104 = ashr i54 %man_V_17, %tmp_103" [main.cpp:108]   --->   Operation 551 'ashr' 'tmp_104' <Predicate = (!sel_tmp53 & or_cond15 & or_cond17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_192 = trunc i54 %tmp_104 to i32" [main.cpp:108]   --->   Operation 552 'trunc' 'tmp_192' <Predicate = (!sel_tmp53 & or_cond15 & or_cond17)> <Delay = 0.00>
ST_66 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node newSel20)   --->   "%tmp_107 = shl i32 %tmp_175, %sh_amt_5_cast" [main.cpp:108]   --->   Operation 553 'shl' 'tmp_107' <Predicate = (sel_tmp53 & or_cond15 & or_cond17)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel20 = select i1 %sel_tmp53, i32 %tmp_107, i32 %tmp_192" [main.cpp:108]   --->   Operation 554 'select' 'newSel20' <Predicate = (or_cond15 & or_cond17)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node newSel23)   --->   "%newSel22 = select i1 %or_cond15, i32 %newSel20, i32 %newSel21" [main.cpp:108]   --->   Operation 555 'select' 'newSel22' <Predicate = (or_cond17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 556 [1/1] (0.69ns) (out node of the LUT)   --->   "%newSel23 = select i1 %or_cond17, i32 %newSel22, i32 0" [main.cpp:108]   --->   Operation 556 'select' 'newSel23' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 557 [1/1] (0.00ns)   --->   "%batch_w_mat_V_addr = getelementptr [288 x i32]* %batch_w_mat_V, i64 0, i64 %tmp_91" [main.cpp:108]   --->   Operation 557 'getelementptr' 'batch_w_mat_V_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 558 [1/1] (3.25ns)   --->   "store i32 %newSel23, i32* %batch_w_mat_V_addr, align 4" [main.cpp:108]   --->   Operation 558 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_66 : Operation 559 [1/1] (0.00ns)   --->   "br label %.preheader1657" [main.cpp:106]   --->   Operation 559 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 7> <Delay = 3.25>
ST_67 : Operation 560 [1/1] (0.00ns)   --->   "%i_6 = phi i9 [ %i_13, %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader1656.preheader ]"   --->   Operation 560 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 561 [1/1] (1.66ns)   --->   "%exitcond7 = icmp eq i9 %i_6, -78" [main.cpp:113]   --->   Operation 561 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 562 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 434, i64 434, i64 434)"   --->   Operation 562 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 563 [1/1] (1.82ns)   --->   "%i_13 = add i9 %i_6, 1" [main.cpp:113]   --->   Operation 563 'add' 'i_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 564 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader1655.preheader, label %_ZN8ap_fixedILi32ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [main.cpp:113]   --->   Operation 564 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_108 = zext i9 %i_6 to i64" [main.cpp:115]   --->   Operation 565 'zext' 'tmp_108' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_67 : Operation 566 [1/1] (0.00ns)   --->   "%dataOut_V_addr = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_108" [main.cpp:115]   --->   Operation 566 'getelementptr' 'dataOut_V_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_67 : Operation 567 [1/1] (3.25ns)   --->   "store i32 0, i32* %dataOut_V_addr, align 4" [main.cpp:115]   --->   Operation 567 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_67 : Operation 568 [1/1] (0.00ns)   --->   "br label %.preheader1656" [main.cpp:113]   --->   Operation 568 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_67 : Operation 569 [1/1] (1.76ns)   --->   "br label %.preheader1655" [main.cpp:121]   --->   Operation 569 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 68 <SV = 8> <Delay = 1.82>
ST_68 : Operation 570 [1/1] (0.00ns)   --->   "%batchIndex = phi i6 [ %batchIndex_1, %.preheader1655.loopexit ], [ 0, %.preheader1655.preheader ]"   --->   Operation 570 'phi' 'batchIndex' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 571 [1/1] (0.00ns)   --->   "%batchIndex_cast = zext i6 %batchIndex to i8" [main.cpp:121]   --->   Operation 571 'zext' 'batchIndex_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 572 [1/1] (0.00ns)   --->   "%batchIndex_cast1 = zext i6 %batchIndex to i9" [main.cpp:121]   --->   Operation 572 'zext' 'batchIndex_cast1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 573 [1/1] (0.00ns)   --->   "%batchIndex_cast2 = zext i6 %batchIndex to i10" [main.cpp:121]   --->   Operation 573 'zext' 'batchIndex_cast2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 574 [1/1] (1.42ns)   --->   "%exitcond8 = icmp eq i6 %batchIndex, -32" [main.cpp:121]   --->   Operation 574 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 575 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 575 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 576 [1/1] (1.82ns)   --->   "%batchIndex_1 = add i6 %batchIndex, 1" [main.cpp:121]   --->   Operation 576 'add' 'batchIndex_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 577 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader.preheader, label %.preheader1654.preheader" [main.cpp:121]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 578 [1/1] (1.76ns)   --->   "br label %.preheader1654" [main.cpp:123]   --->   Operation 578 'br' <Predicate = (!exitcond8)> <Delay = 1.76>
ST_68 : Operation 579 [1/1] (1.76ns)   --->   "br label %.preheader" [main.cpp:182]   --->   Operation 579 'br' <Predicate = (exitcond8)> <Delay = 1.76>

State 69 <SV = 9> <Delay = 5.07>
ST_69 : Operation 580 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ %i_14, %.preheader1654.loopexit ], [ 0, %.preheader1654.preheader ]"   --->   Operation 580 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 581 [1/1] (0.00ns)   --->   "%i1_cast = zext i2 %i1 to i9" [main.cpp:123]   --->   Operation 581 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 582 [1/1] (0.95ns)   --->   "%exitcond9 = icmp eq i2 %i1, -2" [main.cpp:123]   --->   Operation 582 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 583 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 583 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 584 [1/1] (1.56ns)   --->   "%i_14 = add i2 %i1, 1" [main.cpp:123]   --->   Operation 584 'add' 'i_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 585 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader1655.loopexit, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i204" [main.cpp:123]   --->   Operation 585 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 586 [1/1] (0.00ns)   --->   "%tmp_135 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 -8, i2 %i1)" [main.cpp:126]   --->   Operation 586 'bitconcatenate' 'tmp_135' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_128 = zext i6 %tmp_135 to i64" [main.cpp:126]   --->   Operation 587 'zext' 'tmp_128' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_204 = trunc i2 %i1 to i1" [main.cpp:123]   --->   Operation 588 'trunc' 'tmp_204' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_129 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_204, i5 0)" [main.cpp:126]   --->   Operation 589 'bitconcatenate' 'tmp_129' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 590 [1/1] (1.82ns)   --->   "%tmp_130 = add i6 %tmp_129, %batchIndex" [main.cpp:126]   --->   Operation 590 'add' 'tmp_130' <Predicate = (!exitcond9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_131 = zext i6 %tmp_130 to i64" [main.cpp:126]   --->   Operation 591 'zext' 'tmp_131' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 592 [1/1] (0.00ns)   --->   "%smooth_grad_V_addr_2 = getelementptr [64 x i32]* %smooth_grad_V, i64 0, i64 %tmp_131" [main.cpp:126]   --->   Operation 592 'getelementptr' 'smooth_grad_V_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 593 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i32* %smooth_grad_V_addr_2, align 4" [main.cpp:126]   --->   Operation 593 'load' 'p_Val2_13' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_69 : Operation 594 [1/1] (0.00ns)   --->   "%dataOut_V_addr_2 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_128" [main.cpp:126]   --->   Operation 594 'getelementptr' 'dataOut_V_addr_2' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_69 : Operation 595 [2/2] (3.25ns)   --->   "%p_Val2_s = load i32* %dataOut_V_addr_2, align 4" [main.cpp:126]   --->   Operation 595 'load' 'p_Val2_s' <Predicate = (!exitcond9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_69 : Operation 596 [1/1] (0.00ns)   --->   "br label %.preheader1655"   --->   Operation 596 'br' <Predicate = (exitcond9)> <Delay = 0.00>

State 70 <SV = 10> <Delay = 3.25>
ST_70 : Operation 597 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i32* %smooth_grad_V_addr_2, align 4" [main.cpp:126]   --->   Operation 597 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_70 : Operation 598 [1/2] (3.25ns)   --->   "%p_Val2_s = load i32* %dataOut_V_addr_2, align 4" [main.cpp:126]   --->   Operation 598 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 71 <SV = 11> <Delay = 5.80>
ST_71 : Operation 599 [1/1] (2.55ns)   --->   "%tmp_132 = add i32 %p_Val2_s, %p_Val2_13" [main.cpp:126]   --->   Operation 599 'add' 'tmp_132' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 600 [1/1] (3.25ns)   --->   "store i32 %tmp_132, i32* %dataOut_V_addr_2, align 4" [main.cpp:126]   --->   Operation 600 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_71 : Operation 601 [1/1] (0.00ns)   --->   "%r_V = sext i32 %p_Val2_13 to i64" [main.cpp:136]   --->   Operation 601 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 602 [1/1] (0.00ns)   --->   "%r_V_cast = sext i32 %p_Val2_13 to i48" [main.cpp:141]   --->   Operation 602 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_133 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_204, i4 0)" [main.cpp:141]   --->   Operation 603 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 604 [1/1] (1.76ns)   --->   "br label %.loopexit12" [main.cpp:129]   --->   Operation 604 'br' <Predicate = true> <Delay = 1.76>

State 72 <SV = 12> <Delay = 5.07>
ST_72 : Operation 605 [1/1] (0.00ns)   --->   "%j2 = phi i5 [ 0, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i204 ], [ %j, %.loopexit12.loopexit ]"   --->   Operation 605 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 606 [1/1] (0.00ns)   --->   "%j2_cast = zext i5 %j2 to i8" [main.cpp:129]   --->   Operation 606 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 607 [1/1] (0.00ns)   --->   "%j2_cast1 = zext i5 %j2 to i9" [main.cpp:129]   --->   Operation 607 'zext' 'j2_cast1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 608 [1/1] (1.36ns)   --->   "%exitcond10 = icmp eq i5 %j2, -16" [main.cpp:129]   --->   Operation 608 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 609 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 609 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 610 [1/1] (1.78ns)   --->   "%j = add i5 %j2, 1" [main.cpp:129]   --->   Operation 610 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 611 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %.preheader1654.loopexit, label %_ZgtILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit175" [main.cpp:129]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_205 = trunc i5 %j2 to i4" [main.cpp:129]   --->   Operation 612 'trunc' 'tmp_205' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 613 [1/1] (0.00ns)   --->   "%tmp1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 true, i4 %tmp_205, i5 0)" [main.cpp:133]   --->   Operation 613 'bitconcatenate' 'tmp1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 614 [1/1] (1.73ns)   --->   "%tmp_136 = add i10 %batchIndex_cast2, %tmp1" [main.cpp:133]   --->   Operation 614 'add' 'tmp_136' <Predicate = (!exitcond10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_137 = zext i10 %tmp_136 to i64" [main.cpp:133]   --->   Operation 615 'zext' 'tmp_137' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 616 [1/1] (0.00ns)   --->   "%batch_z_mat_V_addr_1 = getelementptr [1024 x i32]* %batch_z_mat_V, i64 0, i64 %tmp_137" [main.cpp:133]   --->   Operation 616 'getelementptr' 'batch_z_mat_V_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 617 [2/2] (3.25ns)   --->   "%batch_z_mat_V_load = load i32* %batch_z_mat_V_addr_1, align 4" [main.cpp:133]   --->   Operation 617 'load' 'batch_z_mat_V_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_72 : Operation 618 [1/1] (0.00ns)   --->   "%tmp2 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i4.i1(i4 -8, i4 %tmp_205, i1 false)" [main.cpp:136]   --->   Operation 618 'bitconcatenate' 'tmp2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 619 [1/1] (1.82ns)   --->   "%tmp_142 = add i9 %i1_cast, %tmp2" [main.cpp:136]   --->   Operation 619 'add' 'tmp_142' <Predicate = (!exitcond10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_143 = zext i9 %tmp_142 to i64" [main.cpp:136]   --->   Operation 620 'zext' 'tmp_143' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 621 [1/1] (0.00ns)   --->   "%batch_w_mat_V_addr_1 = getelementptr [288 x i32]* %batch_w_mat_V, i64 0, i64 %tmp_143" [main.cpp:136]   --->   Operation 621 'getelementptr' 'batch_w_mat_V_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 622 [2/2] (3.25ns)   --->   "%batch_w_mat_V_load = load i32* %batch_w_mat_V_addr_1, align 4" [main.cpp:136]   --->   Operation 622 'load' 'batch_w_mat_V_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_72 : Operation 623 [1/1] (1.78ns)   --->   "%tmp_147 = add i5 %tmp_133, %j2" [main.cpp:141]   --->   Operation 623 'add' 'tmp_147' <Predicate = (!exitcond10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 624 [1/1] (0.00ns)   --->   "%batch_a_mat_V_addr_1 = getelementptr [1024 x i32]* %batch_a_mat_V, i64 0, i64 %tmp_137" [main.cpp:142]   --->   Operation 624 'getelementptr' 'batch_a_mat_V_addr_1' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_72 : Operation 625 [2/2] (3.25ns)   --->   "%batch_a_mat_V_load = load i32* %batch_a_mat_V_addr_1, align 4" [main.cpp:142]   --->   Operation 625 'load' 'batch_a_mat_V_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_72 : Operation 626 [1/1] (0.00ns)   --->   "br label %.preheader1654"   --->   Operation 626 'br' <Predicate = (exitcond10)> <Delay = 0.00>

State 73 <SV = 13> <Delay = 5.72>
ST_73 : Operation 627 [1/2] (3.25ns)   --->   "%batch_z_mat_V_load = load i32* %batch_z_mat_V_addr_1, align 4" [main.cpp:133]   --->   Operation 627 'load' 'batch_z_mat_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_73 : Operation 628 [1/1] (2.47ns)   --->   "%tmp_138 = icmp sgt i32 %batch_z_mat_V_load, 0" [main.cpp:133]   --->   Operation 628 'icmp' 'tmp_138' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 629 [1/1] (1.82ns)   --->   "%tmp_139 = add i9 -222, %j2_cast1" [main.cpp:135]   --->   Operation 629 'add' 'tmp_139' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_140 = zext i9 %tmp_139 to i64" [main.cpp:135]   --->   Operation 630 'zext' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 631 [1/2] (3.25ns)   --->   "%batch_w_mat_V_load = load i32* %batch_w_mat_V_addr_1, align 4" [main.cpp:136]   --->   Operation 631 'load' 'batch_w_mat_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_73 : Operation 632 [1/1] (0.00ns)   --->   "%dataOut_V_addr_3 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_140" [main.cpp:136]   --->   Operation 632 'getelementptr' 'dataOut_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 633 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i32* %dataOut_V_addr_3, align 4" [main.cpp:136]   --->   Operation 633 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_73 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_148 = zext i5 %tmp_147 to i64" [main.cpp:141]   --->   Operation 634 'zext' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 635 [1/2] (3.25ns)   --->   "%batch_a_mat_V_load = load i32* %batch_a_mat_V_addr_1, align 4" [main.cpp:142]   --->   Operation 635 'load' 'batch_a_mat_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_73 : Operation 636 [1/1] (0.00ns)   --->   "%dataOut_V_addr_4 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_148" [main.cpp:142]   --->   Operation 636 'getelementptr' 'dataOut_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 637 [2/2] (3.25ns)   --->   "%p_Val2_17 = load i32* %dataOut_V_addr_4, align 4" [main.cpp:142]   --->   Operation 637 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 74 <SV = 14> <Delay = 8.51>
ST_74 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_144 = sext i32 %batch_w_mat_V_load to i64" [main.cpp:136]   --->   Operation 638 'sext' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 639 [1/1] (8.51ns)   --->   "%r_V_1 = mul nsw i64 %r_V, %tmp_144" [main.cpp:136]   --->   Operation 639 'mul' 'r_V_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 640 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i32* %dataOut_V_addr_3, align 4" [main.cpp:136]   --->   Operation 640 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_74 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_153_cast = sext i32 %batch_a_mat_V_load to i48" [main.cpp:142]   --->   Operation 641 'sext' 'tmp_153_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 642 [1/1] (8.51ns)   --->   "%r_V_5 = mul i48 %r_V_cast, %tmp_153_cast" [main.cpp:142]   --->   Operation 642 'mul' 'r_V_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 643 [1/1] (0.00ns)   --->   "%p_Val2_18 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_5, i32 16, i32 47)" [main.cpp:142]   --->   Operation 643 'partselect' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 644 [1/2] (3.25ns)   --->   "%p_Val2_17 = load i32* %dataOut_V_addr_4, align 4" [main.cpp:142]   --->   Operation 644 'load' 'p_Val2_17' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 75 <SV = 15> <Delay = 6.35>
ST_75 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%tmp_206 = trunc i64 %r_V_1 to i48" [main.cpp:136]   --->   Operation 645 'trunc' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%tmp_145 = select i1 %tmp_138, i48 -1, i48 0" [main.cpp:136]   --->   Operation 646 'select' 'tmp_145' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lhs_V_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_14, i16 0)" [main.cpp:136]   --->   Operation 647 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%tmp_148_cast = and i48 %tmp_206, %tmp_145" [main.cpp:136]   --->   Operation 648 'and' 'tmp_148_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 649 [1/1] (3.10ns) (out node of the LUT)   --->   "%ret_V_5 = add i48 %tmp_148_cast, %lhs_V_1" [main.cpp:136]   --->   Operation 649 'add' 'ret_V_5' <Predicate = true> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 650 [1/1] (0.00ns)   --->   "%tmp_146 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_5, i32 16, i32 47)" [main.cpp:136]   --->   Operation 650 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 651 [1/1] (3.25ns)   --->   "store i32 %tmp_146, i32* %dataOut_V_addr_3, align 4" [main.cpp:136]   --->   Operation 651 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_75 : Operation 652 [1/1] (2.55ns)   --->   "%tmp_149 = add i32 %p_Val2_18, %p_Val2_17" [main.cpp:142]   --->   Operation 652 'add' 'tmp_149' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 653 [1/1] (3.25ns)   --->   "store i32 %tmp_149, i32* %dataOut_V_addr_4, align 4" [main.cpp:142]   --->   Operation 653 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_75 : Operation 654 [1/1] (0.00ns)   --->   "%r_V_6_cast = sext i64 %r_V_1 to i94" [main.cpp:153]   --->   Operation 654 'sext' 'r_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_205, i4 0)" [main.cpp:160]   --->   Operation 655 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i8 %tmp_150 to i9" [main.cpp:160]   --->   Operation 656 'zext' 'tmp_157_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 657 [1/1] (0.99ns)   --->   "%tmp_151 = select i1 %tmp_138, i80 -1, i80 0" [main.cpp:133]   --->   Operation 657 'select' 'tmp_151' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 658 [1/1] (0.99ns)   --->   "%tmp_152 = select i1 %tmp_138, i64 -1, i64 0" [main.cpp:133]   --->   Operation 658 'select' 'tmp_152' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 659 [1/1] (1.76ns)   --->   "br label %.loopexit" [main.cpp:145]   --->   Operation 659 'br' <Predicate = true> <Delay = 1.76>

State 76 <SV = 16> <Delay = 5.16>
ST_76 : Operation 660 [1/1] (0.00ns)   --->   "%k3 = phi i5 [ 0, %_ZgtILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit175 ], [ %k, %.loopexit.loopexit ]"   --->   Operation 660 'phi' 'k3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 661 [1/1] (0.00ns)   --->   "%k3_cast2 = zext i5 %k3 to i8" [main.cpp:145]   --->   Operation 661 'zext' 'k3_cast2' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 662 [1/1] (0.00ns)   --->   "%k3_cast = zext i5 %k3 to i6" [main.cpp:145]   --->   Operation 662 'zext' 'k3_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 663 [1/1] (1.36ns)   --->   "%exitcond11 = icmp eq i5 %k3, -16" [main.cpp:145]   --->   Operation 663 'icmp' 'exitcond11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 664 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 664 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 665 [1/1] (1.78ns)   --->   "%k = add i5 %k3, 1" [main.cpp:145]   --->   Operation 665 'add' 'k' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 666 [1/1] (0.00ns)   --->   "br i1 %exitcond11, label %.loopexit12.loopexit, label %_ZgtILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [main.cpp:145]   --->   Operation 666 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_207 = trunc i5 %k3 to i4" [main.cpp:145]   --->   Operation 667 'trunc' 'tmp_207' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_155 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_207, i5 0)" [main.cpp:150]   --->   Operation 668 'bitconcatenate' 'tmp_155' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 669 [1/1] (1.82ns)   --->   "%tmp_157 = add i9 %tmp_155, %batchIndex_cast1" [main.cpp:150]   --->   Operation 669 'add' 'tmp_157' <Predicate = (!exitcond11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_159 = zext i9 %tmp_157 to i64" [main.cpp:150]   --->   Operation 670 'zext' 'tmp_159' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 671 [1/1] (0.00ns)   --->   "%batch_z_mat_V_addr_2 = getelementptr [1024 x i32]* %batch_z_mat_V, i64 0, i64 %tmp_159" [main.cpp:150]   --->   Operation 671 'getelementptr' 'batch_z_mat_V_addr_2' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 672 [2/2] (3.25ns)   --->   "%batch_z_mat_V_load_1 = load i32* %batch_z_mat_V_addr_2, align 4" [main.cpp:150]   --->   Operation 672 'load' 'batch_z_mat_V_load_1' <Predicate = (!exitcond11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_76 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_207, i4 0)" [main.cpp:153]   --->   Operation 673 'bitconcatenate' 'tmp_164' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 674 [1/1] (1.91ns)   --->   "%tmp_165 = add i8 %tmp_164, %j2_cast" [main.cpp:153]   --->   Operation 674 'add' 'tmp_165' <Predicate = (!exitcond11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_166 = zext i8 %tmp_165 to i64" [main.cpp:153]   --->   Operation 675 'zext' 'tmp_166' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 676 [1/1] (0.00ns)   --->   "%batch_w_mat_V_addr_2 = getelementptr [288 x i32]* %batch_w_mat_V, i64 0, i64 %tmp_166" [main.cpp:153]   --->   Operation 676 'getelementptr' 'batch_w_mat_V_addr_2' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 677 [2/2] (3.25ns)   --->   "%batch_w_mat_V_load_1 = load i32* %batch_w_mat_V_addr_2, align 4" [main.cpp:153]   --->   Operation 677 'load' 'batch_w_mat_V_load_1' <Predicate = (!exitcond11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_76 : Operation 678 [1/1] (1.82ns)   --->   "%tmp155 = add i6 -30, %k3_cast" [main.cpp:160]   --->   Operation 678 'add' 'tmp155' <Predicate = (!exitcond11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 679 [1/1] (0.00ns)   --->   "%tmp155_cast = zext i6 %tmp155 to i9" [main.cpp:160]   --->   Operation 679 'zext' 'tmp155_cast' <Predicate = (!exitcond11)> <Delay = 0.00>
ST_76 : Operation 680 [1/1] (1.91ns)   --->   "%tmp_170 = add i9 %tmp155_cast, %tmp_157_cast" [main.cpp:160]   --->   Operation 680 'add' 'tmp_170' <Predicate = (!exitcond11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 681 [1/1] (0.00ns)   --->   "br label %.loopexit12"   --->   Operation 681 'br' <Predicate = (exitcond11)> <Delay = 0.00>

State 77 <SV = 17> <Delay = 3.25>
ST_77 : Operation 682 [1/2] (3.25ns)   --->   "%batch_z_mat_V_load_1 = load i32* %batch_z_mat_V_addr_2, align 4" [main.cpp:150]   --->   Operation 682 'load' 'batch_z_mat_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_77 : Operation 683 [1/2] (3.25ns)   --->   "%batch_w_mat_V_load_1 = load i32* %batch_w_mat_V_addr_2, align 4" [main.cpp:153]   --->   Operation 683 'load' 'batch_w_mat_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 78 <SV = 18> <Delay = 6.97>
ST_78 : Operation 684 [1/1] (2.47ns)   --->   "%tmp_161 = icmp sgt i32 %batch_z_mat_V_load_1, 0" [main.cpp:150]   --->   Operation 684 'icmp' 'tmp_161' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_172_cast = sext i32 %batch_w_mat_V_load_1 to i94" [main.cpp:153]   --->   Operation 685 'sext' 'tmp_172_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 686 [5/5] (6.97ns)   --->   "%r_V_3 = mul i94 %r_V_6_cast, %tmp_172_cast" [main.cpp:153]   --->   Operation 686 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_181_cast = sext i32 %batch_z_mat_V_load_1 to i64" [main.cpp:161]   --->   Operation 687 'sext' 'tmp_181_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 688 [5/5] (6.97ns)   --->   "%r_V_s = mul i64 %r_V_1, %tmp_181_cast" [main.cpp:161]   --->   Operation 688 'mul' 'r_V_s' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 19> <Delay = 6.97>
ST_79 : Operation 689 [4/5] (6.97ns)   --->   "%r_V_3 = mul i94 %r_V_6_cast, %tmp_172_cast" [main.cpp:153]   --->   Operation 689 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 690 [4/5] (6.97ns)   --->   "%r_V_s = mul i64 %r_V_1, %tmp_181_cast" [main.cpp:161]   --->   Operation 690 'mul' 'r_V_s' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 20> <Delay = 6.97>
ST_80 : Operation 691 [3/5] (6.97ns)   --->   "%r_V_3 = mul i94 %r_V_6_cast, %tmp_172_cast" [main.cpp:153]   --->   Operation 691 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 692 [3/5] (6.97ns)   --->   "%r_V_s = mul i64 %r_V_1, %tmp_181_cast" [main.cpp:161]   --->   Operation 692 'mul' 'r_V_s' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 21> <Delay = 6.97>
ST_81 : Operation 693 [1/1] (1.91ns)   --->   "%tmp_162 = add i8 -94, %k3_cast2" [main.cpp:152]   --->   Operation 693 'add' 'tmp_162' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_167_cast = sext i8 %tmp_162 to i9" [main.cpp:152]   --->   Operation 694 'sext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_163 = zext i9 %tmp_167_cast to i64" [main.cpp:152]   --->   Operation 695 'zext' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 696 [2/5] (6.97ns)   --->   "%r_V_3 = mul i94 %r_V_6_cast, %tmp_172_cast" [main.cpp:153]   --->   Operation 696 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 697 [1/1] (0.00ns)   --->   "%dataOut_V_addr_5 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_163" [main.cpp:153]   --->   Operation 697 'getelementptr' 'dataOut_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 698 [2/2] (3.25ns)   --->   "%p_Val2_19 = load i32* %dataOut_V_addr_5, align 4" [main.cpp:153]   --->   Operation 698 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_81 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_171 = zext i9 %tmp_170 to i64" [main.cpp:160]   --->   Operation 699 'zext' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 700 [2/5] (6.97ns)   --->   "%r_V_s = mul i64 %r_V_1, %tmp_181_cast" [main.cpp:161]   --->   Operation 700 'mul' 'r_V_s' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 701 [1/1] (0.00ns)   --->   "%dataOut_V_addr_6 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_171" [main.cpp:161]   --->   Operation 701 'getelementptr' 'dataOut_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 702 [2/2] (3.25ns)   --->   "%p_Val2_21 = load i32* %dataOut_V_addr_6, align 4" [main.cpp:161]   --->   Operation 702 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_81 : Operation 703 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_207, i3 0)" [main.cpp:169]   --->   Operation 703 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 704 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl to i8" [main.cpp:169]   --->   Operation 704 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 705 [1/1] (1.87ns)   --->   "%tmp_176 = sub i8 %p_shl_cast, %k3_cast2" [main.cpp:169]   --->   Operation 705 'sub' 'tmp_176' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 22> <Delay = 7.97>
ST_82 : Operation 706 [1/5] (6.97ns)   --->   "%r_V_3 = mul i94 %r_V_6_cast, %tmp_172_cast" [main.cpp:153]   --->   Operation 706 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node r_V_4_cast)   --->   "%tmp_208 = trunc i94 %r_V_3 to i80" [main.cpp:153]   --->   Operation 707 'trunc' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 708 [1/2] (3.25ns)   --->   "%p_Val2_19 = load i32* %dataOut_V_addr_5, align 4" [main.cpp:153]   --->   Operation 708 'load' 'p_Val2_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_82 : Operation 709 [1/5] (6.97ns)   --->   "%r_V_s = mul i64 %r_V_1, %tmp_181_cast" [main.cpp:161]   --->   Operation 709 'mul' 'r_V_s' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 710 [1/2] (3.25ns)   --->   "%p_Val2_21 = load i32* %dataOut_V_addr_6, align 4" [main.cpp:161]   --->   Operation 710 'load' 'p_Val2_21' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_82 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node r_V_4_cast)   --->   "%tmp_177 = and i80 %tmp_208, %tmp_151" [main.cpp:170]   --->   Operation 711 'and' 'tmp_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node r_V_4_cast)   --->   "%tmp_178 = select i1 %tmp_161, i80 -1, i80 0" [main.cpp:170]   --->   Operation 712 'select' 'tmp_178' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 713 [1/1] (0.99ns) (out node of the LUT)   --->   "%r_V_4_cast = and i80 %tmp_177, %tmp_178" [main.cpp:170]   --->   Operation 713 'and' 'r_V_4_cast' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 23> <Delay = 6.77>
ST_83 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%tmp_209 = trunc i94 %r_V_3 to i64" [main.cpp:153]   --->   Operation 714 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%tmp_167 = and i64 %tmp_209, %tmp_152" [main.cpp:153]   --->   Operation 715 'and' 'tmp_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%tmp_168 = select i1 %tmp_161, i64 -1, i64 0" [main.cpp:153]   --->   Operation 716 'select' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%lhs_V_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_Val2_19, i32 0)" [main.cpp:153]   --->   Operation 717 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%tmp_175_cast = and i64 %tmp_167, %tmp_168" [main.cpp:153]   --->   Operation 718 'and' 'tmp_175_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 719 [1/1] (3.52ns) (out node of the LUT)   --->   "%ret_V_6 = add i64 %lhs_V_2, %tmp_175_cast" [main.cpp:153]   --->   Operation 719 'add' 'ret_V_6' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_169 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V_6, i32 32, i32 63)" [main.cpp:153]   --->   Operation 720 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 721 [1/1] (3.25ns)   --->   "store i32 %tmp_169, i32* %dataOut_V_addr_5, align 4" [main.cpp:153]   --->   Operation 721 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_83 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%lhs_V_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_Val2_21, i32 0)" [main.cpp:161]   --->   Operation 722 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node ret_V_7)   --->   "%tmp_182_cast = and i64 %r_V_s, %tmp_152" [main.cpp:161]   --->   Operation 723 'and' 'tmp_182_cast' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 724 [1/1] (3.52ns) (out node of the LUT)   --->   "%ret_V_7 = add i64 %lhs_V_3, %tmp_182_cast" [main.cpp:161]   --->   Operation 724 'add' 'ret_V_7' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V_7, i32 32, i32 63)" [main.cpp:161]   --->   Operation 725 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 726 [1/1] (3.25ns)   --->   "store i32 %tmp_173, i32* %dataOut_V_addr_6, align 4" [main.cpp:161]   --->   Operation 726 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_83 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_185_cast = sext i8 %tmp_176 to i9" [main.cpp:169]   --->   Operation 727 'sext' 'tmp_185_cast' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 728 [1/1] (1.76ns)   --->   "br label %2" [main.cpp:166]   --->   Operation 728 'br' <Predicate = true> <Delay = 1.76>

State 84 <SV = 24> <Delay = 5.16>
ST_84 : Operation 729 [1/1] (0.00ns)   --->   "%k1 = phi i3 [ 0, %_ZgtILi32ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit ], [ %k0, %_ZN13ap_fixed_baseILi193ELi129ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i ]"   --->   Operation 729 'phi' 'k1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 730 [1/1] (0.00ns)   --->   "%k1_cast = zext i3 %k1 to i9" [main.cpp:166]   --->   Operation 730 'zext' 'k1_cast' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 731 [1/1] (1.13ns)   --->   "%exitcond12 = icmp eq i3 %k1, -1" [main.cpp:166]   --->   Operation 731 'icmp' 'exitcond12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 732 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 732 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 733 [1/1] (1.65ns)   --->   "%k0 = add i3 %k1, 1" [main.cpp:166]   --->   Operation 733 'add' 'k0' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 734 [1/1] (0.00ns)   --->   "br i1 %exitcond12, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi193ELi129ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [main.cpp:166]   --->   Operation 734 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp156 = add i9 %k1_cast, -206" [main.cpp:169]   --->   Operation 735 'add' 'tmp156' <Predicate = (!exitcond12)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 736 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_179 = add i9 %tmp_185_cast, %tmp156" [main.cpp:169]   --->   Operation 736 'add' 'tmp_179' <Predicate = (!exitcond12)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_181 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %k1, i5 0)" [main.cpp:170]   --->   Operation 737 'bitconcatenate' 'tmp_181' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_84 : Operation 738 [1/1] (1.91ns)   --->   "%tmp_183 = add i8 %tmp_181, %batchIndex_cast" [main.cpp:170]   --->   Operation 738 'add' 'tmp_183' <Predicate = (!exitcond12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_184 = zext i8 %tmp_183 to i64" [main.cpp:170]   --->   Operation 739 'zext' 'tmp_184' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_84 : Operation 740 [1/1] (0.00ns)   --->   "%batch_x_mat_V_addr_1 = getelementptr [224 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_184" [main.cpp:170]   --->   Operation 740 'getelementptr' 'batch_x_mat_V_addr_1' <Predicate = (!exitcond12)> <Delay = 0.00>
ST_84 : Operation 741 [2/2] (3.25ns)   --->   "%batch_x_mat_V_load = load i32* %batch_x_mat_V_addr_1, align 4" [main.cpp:170]   --->   Operation 741 'load' 'batch_x_mat_V_load' <Predicate = (!exitcond12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_84 : Operation 742 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 742 'br' <Predicate = (exitcond12)> <Delay = 0.00>

State 85 <SV = 25> <Delay = 3.25>
ST_85 : Operation 743 [1/2] (3.25ns)   --->   "%batch_x_mat_V_load = load i32* %batch_x_mat_V_addr_1, align 4" [main.cpp:170]   --->   Operation 743 'load' 'batch_x_mat_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 86 <SV = 26> <Delay = 6.97>
ST_86 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_201_cast = sext i32 %batch_x_mat_V_load to i80" [main.cpp:170]   --->   Operation 744 'sext' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 745 [5/5] (6.97ns)   --->   "%r_V_2 = mul i80 %tmp_201_cast, %r_V_4_cast" [main.cpp:170]   --->   Operation 745 'mul' 'r_V_2' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 27> <Delay = 6.97>
ST_87 : Operation 746 [4/5] (6.97ns)   --->   "%r_V_2 = mul i80 %tmp_201_cast, %r_V_4_cast" [main.cpp:170]   --->   Operation 746 'mul' 'r_V_2' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 28> <Delay = 6.97>
ST_88 : Operation 747 [3/5] (6.97ns)   --->   "%r_V_2 = mul i80 %tmp_201_cast, %r_V_4_cast" [main.cpp:170]   --->   Operation 747 'mul' 'r_V_2' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 29> <Delay = 6.97>
ST_89 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_180 = zext i9 %tmp_179 to i64" [main.cpp:169]   --->   Operation 748 'zext' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 749 [2/5] (6.97ns)   --->   "%r_V_2 = mul i80 %tmp_201_cast, %r_V_4_cast" [main.cpp:170]   --->   Operation 749 'mul' 'r_V_2' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 750 [1/1] (0.00ns)   --->   "%dataOut_V_addr_7 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_180" [main.cpp:170]   --->   Operation 750 'getelementptr' 'dataOut_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 751 [2/2] (3.25ns)   --->   "%p_Val2_23 = load i32* %dataOut_V_addr_7, align 4" [main.cpp:170]   --->   Operation 751 'load' 'p_Val2_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 90 <SV = 30> <Delay = 6.97>
ST_90 : Operation 752 [1/5] (6.97ns)   --->   "%r_V_2 = mul i80 %tmp_201_cast, %r_V_4_cast" [main.cpp:170]   --->   Operation 752 'mul' 'r_V_2' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 753 [1/2] (3.25ns)   --->   "%p_Val2_23 = load i32* %dataOut_V_addr_7, align 4" [main.cpp:170]   --->   Operation 753 'load' 'p_Val2_23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>

State 91 <SV = 31> <Delay = 7.23>
ST_91 : Operation 754 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i80 @_ssdm_op_BitConcatenate.i80.i32.i48(i32 %p_Val2_23, i48 0)" [main.cpp:170]   --->   Operation 754 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 755 [1/1] (3.97ns)   --->   "%ret_V_8 = add i80 %r_V_2, %lhs_V_4" [main.cpp:170]   --->   Operation 755 'add' 'ret_V_8' <Predicate = true> <Delay = 3.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_185 = call i32 @_ssdm_op_PartSelect.i32.i80.i32.i32(i80 %ret_V_8, i32 48, i32 79)" [main.cpp:170]   --->   Operation 756 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 757 [1/1] (3.25ns)   --->   "store i32 %tmp_185, i32* %dataOut_V_addr_7, align 4" [main.cpp:170]   --->   Operation 757 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_91 : Operation 758 [1/1] (0.00ns)   --->   "br label %2" [main.cpp:166]   --->   Operation 758 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 9> <Delay = 3.25>
ST_92 : Operation 759 [1/1] (0.00ns)   --->   "%i5 = phi i9 [ %i_15, %_ifconv148 ], [ 0, %.preheader.preheader ]"   --->   Operation 759 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 760 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %i5, -78" [main.cpp:182]   --->   Operation 760 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 761 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 434, i64 434, i64 434)"   --->   Operation 761 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 762 [1/1] (1.82ns)   --->   "%i_15 = add i9 %i5, 1" [main.cpp:182]   --->   Operation 762 'add' 'i_15' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 763 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %_ifconv148" [main.cpp:182]   --->   Operation 763 'br' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_109 = zext i9 %i5 to i64" [main.cpp:184]   --->   Operation 764 'zext' 'tmp_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_92 : Operation 765 [1/1] (0.00ns)   --->   "%dataOut_V_addr_1 = getelementptr [434 x i32]* %dataOut_V, i64 0, i64 %tmp_109" [main.cpp:184]   --->   Operation 765 'getelementptr' 'dataOut_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_92 : Operation 766 [2/2] (3.25ns)   --->   "%tmp_V_3 = load i32* %dataOut_V_addr_1, align 4" [main.cpp:184]   --->   Operation 766 'load' 'tmp_V_3' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_92 : Operation 767 [1/1] (0.00ns)   --->   "%dataOut_last_addr = getelementptr inbounds [434 x i1]* @dataOut_last, i64 0, i64 %tmp_109" [main.cpp:185]   --->   Operation 767 'getelementptr' 'dataOut_last_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_92 : Operation 768 [2/2] (3.25ns)   --->   "%dataOut_last_load = load i1* %dataOut_last_addr, align 1" [main.cpp:185]   --->   Operation 768 'load' 'dataOut_last_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 434> <ROM>
ST_92 : Operation 769 [1/1] (0.00ns)   --->   "ret void" [main.cpp:188]   --->   Operation 769 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 93 <SV = 10> <Delay = 3.25>
ST_93 : Operation 770 [1/2] (3.25ns)   --->   "%tmp_V_3 = load i32* %dataOut_V_addr_1, align 4" [main.cpp:184]   --->   Operation 770 'load' 'tmp_V_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 434> <RAM>
ST_93 : Operation 771 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_3, i32 31)" [main.cpp:184]   --->   Operation 771 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 772 [1/2] (3.25ns)   --->   "%dataOut_last_load = load i1* %dataOut_last_addr, align 1" [main.cpp:185]   --->   Operation 772 'load' 'dataOut_last_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 434> <ROM>

State 94 <SV = 11> <Delay = 6.64>
ST_94 : Operation 773 [1/1] (2.47ns)   --->   "%tmp_110 = icmp eq i32 %tmp_V_3, 0" [main.cpp:184]   --->   Operation 773 'icmp' 'tmp_110' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 774 [1/1] (2.55ns)   --->   "%tmp_V = sub nsw i32 0, %tmp_V_3" [main.cpp:184]   --->   Operation 774 'sub' 'tmp_V' <Predicate = (p_Result_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 775 [1/1] (0.69ns)   --->   "%tmp_V_4 = select i1 %p_Result_15, i32 %tmp_V, i32 %tmp_V_3" [main.cpp:184]   --->   Operation 775 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 776 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %tmp_V_4, i32 31, i32 0)" [main.cpp:184]   --->   Operation 776 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 777 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind" [main.cpp:184]   --->   Operation 777 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_203 = trunc i32 %l to i8" [main.cpp:184]   --->   Operation 778 'trunc' 'tmp_203' <Predicate = true> <Delay = 0.00>

State 95 <SV = 12> <Delay = 8.55>
ST_95 : Operation 779 [1/1] (2.55ns)   --->   "%tmp_113 = sub nsw i32 32, %l" [main.cpp:184]   --->   Operation 779 'sub' 'tmp_113' <Predicate = (!tmp_110)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 780 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %tmp_113" [main.cpp:184]   --->   Operation 780 'add' 'lsb_index' <Predicate = (!tmp_110)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 781 [1/1] (0.00ns)   --->   "%tmp_195 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [main.cpp:184]   --->   Operation 781 'partselect' 'tmp_195' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_95 : Operation 782 [1/1] (2.47ns)   --->   "%icmp7 = icmp sgt i31 %tmp_195, 0" [main.cpp:184]   --->   Operation 782 'icmp' 'icmp7' <Predicate = (!tmp_110)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i32 %tmp_113 to i6" [main.cpp:184]   --->   Operation 783 'trunc' 'tmp_196' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_95 : Operation 784 [1/1] (1.82ns)   --->   "%tmp_197 = sub i6 -7, %tmp_196" [main.cpp:184]   --->   Operation 784 'sub' 'tmp_197' <Predicate = (!tmp_110)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_198 = zext i6 %tmp_197 to i32" [main.cpp:184]   --->   Operation 785 'zext' 'tmp_198' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_95 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%tmp_199 = lshr i32 -1, %tmp_198" [main.cpp:184]   --->   Operation 786 'lshr' 'tmp_199' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node tmp_114)   --->   "%p_Result_s = and i32 %tmp_V_4, %tmp_199" [main.cpp:184]   --->   Operation 787 'and' 'p_Result_s' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 788 [1/1] (2.94ns) (out node of the LUT)   --->   "%tmp_114 = icmp ne i32 %p_Result_s, 0" [main.cpp:184]   --->   Operation 788 'icmp' 'tmp_114' <Predicate = (!tmp_110)> <Delay = 2.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%a = and i1 %icmp7, %tmp_114" [main.cpp:184]   --->   Operation 789 'and' 'a' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [main.cpp:184]   --->   Operation 790 'bitselect' 'tmp_201' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_95 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%rev = xor i1 %tmp_201, true" [main.cpp:184]   --->   Operation 791 'xor' 'rev' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_4, i32 %lsb_index)" [main.cpp:184]   --->   Operation 792 'bitselect' 'p_Result_1' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_95 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_115 = and i1 %p_Result_1, %rev" [main.cpp:184]   --->   Operation 793 'and' 'tmp_115' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node tmp_117)   --->   "%tmp_116 = or i1 %tmp_115, %a" [main.cpp:184]   --->   Operation 794 'or' 'tmp_116' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 795 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_117 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_116)" [main.cpp:184]   --->   Operation 795 'bitconcatenate' 'tmp_117' <Predicate = (!tmp_110)> <Delay = 0.97>
ST_95 : Operation 796 [1/1] (2.47ns)   --->   "%tmp_120 = icmp sgt i32 %lsb_index, 0" [main.cpp:184]   --->   Operation 796 'icmp' 'tmp_120' <Predicate = (!tmp_110)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 13> <Delay = 6.97>
ST_96 : Operation 797 [1/1] (2.55ns)   --->   "%tmp_122 = add nsw i32 -25, %tmp_113" [main.cpp:184]   --->   Operation 797 'add' 'tmp_122' <Predicate = (tmp_120 & !tmp_110)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_123 = lshr i32 %tmp_V_4, %tmp_122" [main.cpp:184]   --->   Operation 798 'lshr' 'tmp_123' <Predicate = (tmp_120 & !tmp_110)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 799 [1/1] (2.55ns)   --->   "%tmp_124 = sub i32 25, %tmp_113" [main.cpp:184]   --->   Operation 799 'sub' 'tmp_124' <Predicate = (!tmp_120 & !tmp_110)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%tmp_125 = shl i32 %tmp_V_4, %tmp_124" [main.cpp:184]   --->   Operation 800 'shl' 'tmp_125' <Predicate = (!tmp_120 & !tmp_110)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %tmp_120, i32 %tmp_123, i32 %tmp_125" [main.cpp:184]   --->   Operation 801 'select' 'm_1' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 802 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i32 %m_1, %tmp_117" [main.cpp:184]   --->   Operation 802 'add' 'm_2' <Predicate = (!tmp_110)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 803 [1/1] (0.00ns)   --->   "%m = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_2, i32 1, i32 31)" [main.cpp:184]   --->   Operation 803 'partselect' 'm' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_96 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_2, i32 25)" [main.cpp:184]   --->   Operation 804 'bitselect' 'tmp_202' <Predicate = (!tmp_110)> <Delay = 0.00>

State 97 <SV = 14> <Delay = 5.61>
ST_97 : Operation 805 [1/1] (0.00ns)   --->   "%m_6 = zext i31 %m to i32" [main.cpp:184]   --->   Operation 805 'zext' 'm_6' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_97 : Operation 806 [1/1] (1.24ns)   --->   "%tmp_224_cast_cast = select i1 %tmp_202, i8 127, i8 126" [main.cpp:184]   --->   Operation 806 'select' 'tmp_224_cast_cast' <Predicate = (!tmp_110)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_126 = sub i8 16, %tmp_203" [main.cpp:184]   --->   Operation 807 'sub' 'tmp_126' <Predicate = (!tmp_110)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 808 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Repl2_2_trunc = add i8 %tmp_224_cast_cast, %tmp_126" [main.cpp:184]   --->   Operation 808 'add' 'p_Repl2_2_trunc' <Predicate = (!tmp_110)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_127 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_15, i8 %p_Repl2_2_trunc)" [main.cpp:184]   --->   Operation 809 'bitconcatenate' 'tmp_127' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_97 : Operation 810 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_6, i9 %tmp_127, i32 23, i32 31)" [main.cpp:184]   --->   Operation 810 'partset' 'p_Result_17' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_97 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_134 = bitcast i32 %p_Result_17 to float" [main.cpp:184]   --->   Operation 811 'bitcast' 'tmp_134' <Predicate = (!tmp_110)> <Delay = 0.00>
ST_97 : Operation 812 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_110, float 0.000000e+00, float %tmp_134" [main.cpp:184]   --->   Operation 812 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 813 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_stream_data, i1* %out_stream_last, float %p_s, i1 %dataOut_last_load)" [main.cpp:184]   --->   Operation 813 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 98 <SV = 15> <Delay = 0.00>
ST_98 : Operation 814 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_stream_data, i1* %out_stream_last, float %p_s, i1 %dataOut_last_load)" [main.cpp:184]   --->   Operation 814 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_98 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader" [main.cpp:182]   --->   Operation 815 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', main.cpp:69) [24]  (1.77 ns)

 <State 2>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [31]  (0 ns)
	'fpext' operation ('d', main.cpp:71) [33]  (5.55 ns)
	'icmp' operation ('tmp_8', main.cpp:71) [44]  (2.79 ns)

 <State 3>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:71) [45]  (1.55 ns)
	'icmp' operation ('tmp_s', main.cpp:71) [46]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:71) [49]  (0.697 ns)
	'icmp' operation ('icmp', main.cpp:71) [55]  (1.49 ns)
	'and' operation ('sel_tmp4', main.cpp:71) [73]  (0.978 ns)
	'or' operation ('or_cond', main.cpp:71) [75]  (0.978 ns)
	'or' operation ('or_cond2', main.cpp:71) [79]  (0.978 ns)

 <State 4>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_15', main.cpp:71) [57]  (0 ns)
	'select' operation ('newSel', main.cpp:71) [74]  (4.61 ns)
	'select' operation ('newSel2', main.cpp:71) [78]  (0 ns)
	'select' operation ('newSel3', main.cpp:71) [80]  (0.698 ns)
	'store' operation (main.cpp:71) of variable 'newSel3', main.cpp:71 on array 'nn_out_mat.V', main.cpp:57 [82]  (3.25 ns)

 <State 5>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [95]  (0 ns)
	'fpext' operation ('d', main.cpp:76) [97]  (5.55 ns)
	'icmp' operation ('tmp_13', main.cpp:76) [108]  (2.79 ns)

 <State 6>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:76) [109]  (1.55 ns)
	'icmp' operation ('tmp_16', main.cpp:76) [110]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:76) [113]  (0.697 ns)
	'icmp' operation ('icmp1', main.cpp:76) [119]  (1.49 ns)
	'and' operation ('sel_tmp17', main.cpp:76) [137]  (0.978 ns)
	'or' operation ('or_cond3', main.cpp:76) [139]  (0.978 ns)
	'or' operation ('or_cond5', main.cpp:76) [143]  (0.978 ns)

 <State 7>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_41', main.cpp:76) [126]  (0 ns)
	'select' operation ('newSel4', main.cpp:76) [138]  (4.61 ns)
	'select' operation ('newSel6', main.cpp:76) [142]  (0 ns)
	'select' operation ('newSel7', main.cpp:76) [144]  (0.698 ns)
	'store' operation (main.cpp:76) of variable 'newSel7', main.cpp:76 on array 'batch_y_mat.V', main.cpp:58 [146]  (3.25 ns)

 <State 8>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 9>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 10>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 11>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 12>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 13>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 14>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 15>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 16>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 17>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 18>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 19>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 20>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 21>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 22>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 23>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 24>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 25>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 26>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 27>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 28>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 29>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 30>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 31>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 32>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 33>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 34>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 35>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 36>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 37>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 38>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 39>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 40>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 41>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 42>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 43>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 44>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 45>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 46>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 47>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 48>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 49>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 50>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 51>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 52>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 53>: 4.46ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)

 <State 54>: 7.72ns
The critical path consists of the following:
	'sdiv' operation ('tmp_47', main.cpp:87) [167]  (4.46 ns)
	'store' operation (main.cpp:87) of variable 'tmp_69', main.cpp:87 on array 'smooth_grad.V', main.cpp:56 [170]  (3.25 ns)

 <State 55>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [189]  (0 ns)
	'fpext' operation ('d', main.cpp:93) [191]  (5.55 ns)
	'icmp' operation ('tmp_28', main.cpp:93) [202]  (2.79 ns)

 <State 56>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:93) [203]  (1.55 ns)
	'icmp' operation ('tmp_36', main.cpp:93) [204]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:93) [207]  (0.697 ns)
	'icmp' operation ('icmp3', main.cpp:93) [213]  (1.49 ns)
	'and' operation ('sel_tmp26', main.cpp:93) [231]  (0.978 ns)
	'or' operation ('or_cond6', main.cpp:93) [233]  (0.978 ns)
	'or' operation ('or_cond8', main.cpp:93) [237]  (0.978 ns)

 <State 57>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_56', main.cpp:93) [215]  (0 ns)
	'select' operation ('newSel8', main.cpp:93) [232]  (4.61 ns)
	'select' operation ('newSel10', main.cpp:93) [236]  (0 ns)
	'select' operation ('newSel11', main.cpp:93) [238]  (0.698 ns)
	'store' operation (main.cpp:93) of variable 'newSel11', main.cpp:93 on array 'batch_a_mat.V', main.cpp:59 [240]  (3.25 ns)

 <State 58>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [253]  (0 ns)
	'fpext' operation ('d', main.cpp:98) [255]  (5.55 ns)
	'icmp' operation ('tmp_48', main.cpp:98) [266]  (2.79 ns)

 <State 59>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:98) [267]  (1.55 ns)
	'icmp' operation ('tmp_59', main.cpp:98) [268]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:98) [271]  (0.697 ns)
	'icmp' operation ('icmp4', main.cpp:98) [277]  (1.49 ns)
	'and' operation ('sel_tmp35', main.cpp:98) [295]  (0.978 ns)
	'or' operation ('or_cond9', main.cpp:98) [297]  (0.978 ns)
	'or' operation ('or_cond11', main.cpp:98) [301]  (0.978 ns)

 <State 60>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_72', main.cpp:98) [279]  (0 ns)
	'select' operation ('newSel12', main.cpp:98) [296]  (4.61 ns)
	'select' operation ('newSel14', main.cpp:98) [300]  (0 ns)
	'select' operation ('newSel15', main.cpp:98) [302]  (0.698 ns)
	'store' operation (main.cpp:98) of variable 'newSel15', main.cpp:98 on array 'batch_z_mat.V', main.cpp:60 [304]  (3.25 ns)

 <State 61>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [318]  (0 ns)
	'fpext' operation ('d', main.cpp:103) [320]  (5.55 ns)
	'icmp' operation ('tmp_75', main.cpp:103) [331]  (2.79 ns)

 <State 62>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:103) [332]  (1.55 ns)
	'icmp' operation ('tmp_80', main.cpp:103) [333]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:103) [336]  (0.697 ns)
	'icmp' operation ('icmp5', main.cpp:103) [342]  (1.49 ns)
	'and' operation ('sel_tmp44', main.cpp:103) [360]  (0.978 ns)
	'or' operation ('or_cond12', main.cpp:103) [362]  (0.978 ns)
	'or' operation ('or_cond14', main.cpp:103) [366]  (0.978 ns)

 <State 63>: 8.56ns
The critical path consists of the following:
	'shl' operation ('tmp_92', main.cpp:103) [349]  (0 ns)
	'select' operation ('newSel16', main.cpp:103) [361]  (4.61 ns)
	'select' operation ('newSel18', main.cpp:103) [365]  (0 ns)
	'select' operation ('newSel19', main.cpp:103) [367]  (0.698 ns)
	'store' operation (main.cpp:103) of variable 'newSel19', main.cpp:103 on array 'batch_x_mat.V', main.cpp:61 [369]  (3.25 ns)

 <State 64>: 8.33ns
The critical path consists of the following:
	axis read on port 'in_stream_data' [383]  (0 ns)
	'fpext' operation ('d', main.cpp:108) [385]  (5.55 ns)
	'icmp' operation ('tmp_95', main.cpp:108) [396]  (2.79 ns)

 <State 65>: 8.66ns
The critical path consists of the following:
	'sub' operation ('F2', main.cpp:108) [397]  (1.55 ns)
	'icmp' operation ('tmp_98', main.cpp:108) [398]  (1.99 ns)
	'select' operation ('sh_amt', main.cpp:108) [401]  (0.697 ns)
	'icmp' operation ('icmp6', main.cpp:108) [407]  (1.49 ns)
	'and' operation ('sel_tmp53', main.cpp:108) [425]  (0.978 ns)
	'or' operation ('or_cond15', main.cpp:108) [427]  (0.978 ns)
	'or' operation ('or_cond17', main.cpp:108) [431]  (0.978 ns)

 <State 66>: 8.56ns
The critical path consists of the following:
	'ashr' operation ('tmp_104', main.cpp:108) [409]  (0 ns)
	'select' operation ('newSel20', main.cpp:108) [426]  (4.61 ns)
	'select' operation ('newSel22', main.cpp:108) [430]  (0 ns)
	'select' operation ('newSel23', main.cpp:108) [432]  (0.698 ns)
	'store' operation (main.cpp:108) of variable 'newSel23', main.cpp:108 on array 'batch_w_mat.V', main.cpp:62 [434]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:113) [440]  (0 ns)
	'getelementptr' operation ('dataOut_V_addr', main.cpp:115) [447]  (0 ns)
	'store' operation (main.cpp:115) of constant 0 on array 'dataOut.V', main.cpp:50 [448]  (3.25 ns)

 <State 68>: 1.83ns
The critical path consists of the following:
	'phi' operation ('batchIndex') with incoming values : ('batchIndex', main.cpp:121) [453]  (0 ns)
	'add' operation ('batchIndex', main.cpp:121) [459]  (1.83 ns)

 <State 69>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:123) [464]  (0 ns)
	'add' operation ('tmp_130', main.cpp:126) [475]  (1.83 ns)
	'getelementptr' operation ('smooth_grad_V_addr_2', main.cpp:126) [477]  (0 ns)
	'load' operation ('__Val2__', main.cpp:126) on array 'smooth_grad.V', main.cpp:56 [478]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', main.cpp:126) on array 'smooth_grad.V', main.cpp:56 [478]  (3.25 ns)

 <State 71>: 5.81ns
The critical path consists of the following:
	'add' operation ('tmp_132', main.cpp:126) [481]  (2.55 ns)
	'store' operation (main.cpp:126) of variable 'tmp_132', main.cpp:126 on array 'dataOut.V', main.cpp:50 [482]  (3.25 ns)

 <State 72>: 5.08ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', main.cpp:129) [488]  (0 ns)
	'add' operation ('tmp_142', main.cpp:136) [506]  (1.82 ns)
	'getelementptr' operation ('batch_w_mat_V_addr_1', main.cpp:136) [508]  (0 ns)
	'load' operation ('batch_w_mat_V_load', main.cpp:136) on array 'batch_w_mat.V', main.cpp:62 [509]  (3.25 ns)

 <State 73>: 5.73ns
The critical path consists of the following:
	'load' operation ('batch_z_mat_V_load', main.cpp:133) on array 'batch_z_mat.V', main.cpp:60 [501]  (3.25 ns)
	'icmp' operation ('tmp_138', main.cpp:133) [502]  (2.47 ns)

 <State 74>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:136) [511]  (8.51 ns)

 <State 75>: 6.36ns
The critical path consists of the following:
	'and' operation ('tmp_148_cast', main.cpp:136) [517]  (0 ns)
	'add' operation ('ret.V', main.cpp:136) [518]  (3.1 ns)
	'store' operation (main.cpp:136) of variable 'tmp_146', main.cpp:136 on array 'dataOut.V', main.cpp:50 [520]  (3.25 ns)

 <State 76>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', main.cpp:145) [539]  (0 ns)
	'add' operation ('tmp_165', main.cpp:153) [558]  (1.92 ns)
	'getelementptr' operation ('batch_w_mat_V_addr_2', main.cpp:153) [560]  (0 ns)
	'load' operation ('batch_w_mat_V_load_1', main.cpp:153) on array 'batch_w_mat.V', main.cpp:62 [561]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('batch_z_mat_V_load_1', main.cpp:150) on array 'batch_z_mat.V', main.cpp:60 [552]  (3.25 ns)

 <State 78>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:153) [563]  (6.98 ns)

 <State 79>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:153) [563]  (6.98 ns)

 <State 80>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:153) [563]  (6.98 ns)

 <State 81>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:153) [563]  (6.98 ns)

 <State 82>: 7.97ns
The critical path consists of the following:
	'mul' operation ('r.V', main.cpp:153) [563]  (6.98 ns)
	'and' operation ('tmp_177', main.cpp:170) [592]  (0 ns)
	'and' operation ('r_V_4_cast', main.cpp:170) [594]  (0.993 ns)

 <State 83>: 6.77ns
The critical path consists of the following:
	'and' operation ('tmp_167', main.cpp:153) [566]  (0 ns)
	'and' operation ('tmp_175_cast', main.cpp:153) [571]  (0 ns)
	'add' operation ('ret.V', main.cpp:153) [572]  (3.52 ns)
	'store' operation (main.cpp:153) of variable 'tmp_169', main.cpp:153 on array 'dataOut.V', main.cpp:50 [574]  (3.25 ns)

 <State 84>: 5.17ns
The critical path consists of the following:
	'phi' operation ('k0') with incoming values : ('k0', main.cpp:166) [597]  (0 ns)
	'add' operation ('tmp_183', main.cpp:170) [608]  (1.92 ns)
	'getelementptr' operation ('batch_x_mat_V_addr_1', main.cpp:170) [610]  (0 ns)
	'load' operation ('batch_x_mat_V_load', main.cpp:170) on array 'batch_x_mat.V', main.cpp:61 [611]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'load' operation ('batch_x_mat_V_load', main.cpp:170) on array 'batch_x_mat.V', main.cpp:61 [611]  (3.25 ns)

 <State 86>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r_V_2', main.cpp:170) [613]  (6.98 ns)

 <State 87>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r_V_2', main.cpp:170) [613]  (6.98 ns)

 <State 88>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r_V_2', main.cpp:170) [613]  (6.98 ns)

 <State 89>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r_V_2', main.cpp:170) [613]  (6.98 ns)

 <State 90>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r_V_2', main.cpp:170) [613]  (6.98 ns)

 <State 91>: 7.23ns
The critical path consists of the following:
	'add' operation ('ret.V', main.cpp:170) [617]  (3.98 ns)
	'store' operation (main.cpp:170) of variable 'tmp_185', main.cpp:170 on array 'dataOut.V', main.cpp:50 [619]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', main.cpp:182) [632]  (0 ns)
	'getelementptr' operation ('dataOut_V_addr_1', main.cpp:184) [639]  (0 ns)
	'load' operation ('tmp.V', main.cpp:184) on array 'dataOut.V', main.cpp:50 [640]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp.V', main.cpp:184) on array 'dataOut.V', main.cpp:50 [640]  (3.25 ns)

 <State 94>: 6.65ns
The critical path consists of the following:
	'sub' operation ('tmp.V', main.cpp:184) [643]  (2.55 ns)
	'select' operation ('tmp.V', main.cpp:184) [644]  (0.698 ns)
	'cttz' operation ('l', main.cpp:184) [646]  (3.4 ns)

 <State 95>: 8.55ns
The critical path consists of the following:
	'sub' operation ('tmp_113', main.cpp:184) [647]  (2.55 ns)
	'add' operation ('lsb_index', main.cpp:184) [648]  (2.55 ns)
	'icmp' operation ('icmp7', main.cpp:184) [650]  (2.47 ns)
	'and' operation ('a', main.cpp:184) [657]  (0 ns)
	'or' operation ('tmp_116', main.cpp:184) [662]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 96>: 6.97ns
The critical path consists of the following:
	'add' operation ('tmp_122', main.cpp:184) [665]  (2.55 ns)
	'lshr' operation ('tmp_123', main.cpp:184) [666]  (0 ns)
	'select' operation ('m', main.cpp:184) [669]  (0 ns)
	'add' operation ('m', main.cpp:184) [670]  (4.42 ns)

 <State 97>: 5.62ns
The critical path consists of the following:
	'select' operation ('tmp_224_cast_cast', main.cpp:184) [674]  (1.25 ns)
	'add' operation ('p_Repl2_2_trunc', main.cpp:184) [677]  (3.67 ns)
	'select' operation ('p_s', main.cpp:184) [681]  (0.698 ns)

 <State 98>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
