pub mod ppu {
    use crate::cartridge::cartridge::Cartridge;


    pub struct Ricoh2c02<'a> {
        pub cart: &'a Cartridge,
        current_scanline: u16,
        scanline_cycle: u16,
        is_odd_cycle: bool,

        ppu_ctrl: u8,
        ppu_status: u8,
        ppu_mask: u8,
        oam_addr: u8,
        oam_data: u8,
        ppu_scroll: u8,
        ppu_addr: u8,
        ppu_data: u8,

        vram_addr: u16, //v
        temp_vram_addr: u16, //t
        fine_x_scroll: u8, //x
        write_toggle: bool, //w

        nmi_occurred: bool,
        nmi_output: bool,
        supress_nmi: bool
    }



    impl Ricoh2c02<'_> {

        pub fn new(c: &Cartridge) -> Ricoh2c02 {
            Ricoh2c02 { 
                cart: c,
                current_scanline: 0,
                scanline_cycle: 0,
                is_odd_cycle: false,

                ppu_ctrl: 0,
                ppu_status: 0xA0,
                ppu_mask: 0,
                oam_addr: 0,
                oam_data: 0,
                ppu_scroll: 0,
                ppu_addr: 0,
                ppu_data: 0,

                vram_addr: 0,
                temp_vram_addr: 0,
                fine_x_scroll: 0,
                write_toggle: false,

            /*
                Start of vertical blanking: Set NMI_occurred in PPU to true.
                End of vertical blanking, sometime in pre-render scanline: Set NMI_occurred to false.
                Read PPUSTATUS: Return old status of NMI_occurred in bit 7, then set NMI_occurred to false.
                Write to PPUCTRL: Set NMI_output to bit 7. 
            */
                nmi_occurred: false,
                nmi_output: false,
                supress_nmi: false
             }
        }

        pub fn reset(&self) {

        }


        pub fn register_read(&mut self, register_index: u8) -> u8 {
            match register_index {
                0 | 1 | 3 | 5 | 6 => 0, //Should return open bus
                2 => { //PPUSTATUS
                    let reg_value = if self.nmi_occurred {self.ppu_status | 0x80} else {self.ppu_status};
                    self.supress_nmi = (self.current_scanline == 242) && (self.scanline_cycle < 3);
                    self.nmi_occurred = false;
                    self.ppu_status &= 0x7F;
                    self.write_toggle = false;
                    reg_value
                },
                4 => { //OAMDATA
                    //Pull value from OAM at address in OAMADDR
                    0
                },
                7 => { //PPUDATA
                    //Read from vram from the address specified in PPUADDR, then increment PPUADDR
                    //Specific behavior here, see wiki
                    0
                },
                _ => 0
            }
        }


        pub fn register_write(&mut self, register_index: u8, value: u8) {
            match register_index {
                //PPUCTRL, after power/reset, writes here are ignored for ~30,000 cycles
                //If currently in vertical blank and PPUSTATUS has vblank flag is set, 
                //changing bit 7 here from 0 to 1 generates an NMI
                0 => {self.ppu_ctrl = value;}
                //PPUMASK, rendering of sprites/backgrounds enabled and disabled here
                1 => {self.ppu_mask = value;}
                //OAMDADDR, set to 0 during each of ticks 257â€“320 of the pre-render and visible scanlines
                3 => {self.oam_addr = value;}
                //OAMDATA, 
                4 => {self.oam_data = value;}
                5 => {}
                6 => (), //Should return open bus
                
                _ => ()
            }
        }

        //Based on the internal current cycle, perform one of several actions
        pub fn generate_signal(&self) {
            //PPU generates 262 scanlines per frame
            //Each scanline takes 341 PPU cycles, one pixel produced per cycle

            //Cycles 0-340 -- Pre-render scanline, this is one cycle shorter on odd frames

            //240 Visible scanlines

            //Post render scanline

            //20 VBlank scanlines

        }

        
    }

}