ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB349:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  45:Core/Src/main.c **** #pragma location=0x30000000
  46:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  47:Core/Src/main.c **** #pragma location=0x30000200
  48:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** __attribute__((at(0x30000000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  53:Core/Src/main.c **** __attribute__((at(0x30000200))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  56:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  57:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** #endif
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** ETH_HandleTypeDef heth;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockA1;
  76:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockB1;
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** UART_HandleTypeDef huart1;
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  83:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_HS;
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** NOR_HandleTypeDef hnor1;
  86:Core/Src/main.c **** SRAM_HandleTypeDef hsram2;
  87:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* Definitions for defaultTask */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 3


  90:Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  91:Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  92:Core/Src/main.c ****   .name = "defaultTask",
  93:Core/Src/main.c ****   .stack_size = 128 * 4,
  94:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  95:Core/Src/main.c **** };
  96:Core/Src/main.c **** /* USER CODE BEGIN PV */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** /* USER CODE END PV */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
 101:Core/Src/main.c **** void SystemClock_Config(void);
 102:Core/Src/main.c **** static void MX_GPIO_Init(void);
 103:Core/Src/main.c **** static void MX_ADC1_Init(void);
 104:Core/Src/main.c **** static void MX_DFSDM1_Init(void);
 105:Core/Src/main.c **** static void MX_ETH_Init(void);
 106:Core/Src/main.c **** static void MX_FMC_Init(void);
 107:Core/Src/main.c **** static void MX_I2C1_Init(void);
 108:Core/Src/main.c **** static void MX_LTDC_Init(void);
 109:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
 110:Core/Src/main.c **** static void MX_SAI1_Init(void);
 111:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
 112:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 113:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
 114:Core/Src/main.c **** static void MX_USB_OTG_HS_PCD_Init(void);
 115:Core/Src/main.c **** void StartDefaultTask(void *argument);
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 118:Core/Src/main.c **** 
 119:Core/Src/main.c **** /* USER CODE END PFP */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 122:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** /* USER CODE END 0 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c **** /**
 127:Core/Src/main.c ****   * @brief  The application entry point.
 128:Core/Src/main.c ****   * @retval int
 129:Core/Src/main.c ****   */
 130:Core/Src/main.c **** int main(void)
 131:Core/Src/main.c **** {
 132:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   /* USER CODE END 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 139:Core/Src/main.c ****   HAL_Init();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE END Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* Configure the system clock */
 146:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 4


 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE END SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* Initialize all configured peripherals */
 153:Core/Src/main.c ****   MX_GPIO_Init();
 154:Core/Src/main.c ****   MX_ADC1_Init();
 155:Core/Src/main.c ****   MX_DFSDM1_Init();
 156:Core/Src/main.c ****   MX_ETH_Init();
 157:Core/Src/main.c ****   MX_FMC_Init();
 158:Core/Src/main.c ****   MX_I2C1_Init();
 159:Core/Src/main.c ****   MX_LTDC_Init();
 160:Core/Src/main.c ****   MX_QUADSPI_Init();
 161:Core/Src/main.c ****   MX_SAI1_Init();
 162:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 163:Core/Src/main.c ****   MX_USART1_UART_Init();
 164:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 165:Core/Src/main.c ****   MX_USB_OTG_HS_PCD_Init();
 166:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END 2 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* Init scheduler */
 171:Core/Src/main.c ****   osKernelInitialize();
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 174:Core/Src/main.c ****   /* add mutexes, ... */
 175:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 178:Core/Src/main.c ****   /* add semaphores, ... */
 179:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 182:Core/Src/main.c ****   /* start timers, add new ones, ... */
 183:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 186:Core/Src/main.c ****   /* add queues, ... */
 187:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* Create the thread(s) */
 190:Core/Src/main.c ****   /* creation of defaultTask */
 191:Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 194:Core/Src/main.c ****   /* add threads, ... */
 195:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 196:Core/Src/main.c **** 
 197:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 198:Core/Src/main.c ****   /* add events, ... */
 199:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* Start scheduler */
 202:Core/Src/main.c ****   osKernelStart();
 203:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 5


 204:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 205:Core/Src/main.c ****   /* Infinite loop */
 206:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 207:Core/Src/main.c ****   while (1)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     /* USER CODE END WHILE */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 212:Core/Src/main.c ****   }
 213:Core/Src/main.c ****   /* USER CODE END 3 */
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****   * @brief System Clock Configuration
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** void SystemClock_Config(void)
 221:Core/Src/main.c **** {
 222:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 223:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /** Supply configuration update enable
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 240:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 245:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 255:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 256:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
 260:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 6


 261:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 264:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 265:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 266:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 267:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 268:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 269:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 270:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 271:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 272:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 275:Core/Src/main.c ****   {
 276:Core/Src/main.c ****     Error_Handler();
 277:Core/Src/main.c ****   }
 278:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 283:Core/Src/main.c ****   * @param None
 284:Core/Src/main.c ****   * @retval None
 285:Core/Src/main.c ****   */
 286:Core/Src/main.c **** static void MX_ADC1_Init(void)
 287:Core/Src/main.c **** {
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 294:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /** Common config
 301:Core/Src/main.c ****   */
 302:Core/Src/main.c ****   hadc1.Instance = ADC1;
 303:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 304:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 305:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 306:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 307:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 308:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 309:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 310:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 311:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 312:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 313:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 314:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 315:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 316:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 317:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 7


 318:Core/Src/main.c ****   {
 319:Core/Src/main.c ****     Error_Handler();
 320:Core/Src/main.c ****   }
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /** Configure the ADC multi-mode
 323:Core/Src/main.c ****   */
 324:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 325:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 326:Core/Src/main.c ****   {
 327:Core/Src/main.c ****     Error_Handler();
 328:Core/Src/main.c ****   }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /** Configure Regular Channel
 331:Core/Src/main.c ****   */
 332:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 333:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 334:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 335:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 336:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 337:Core/Src/main.c ****   sConfig.Offset = 0;
 338:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 339:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 340:Core/Src/main.c ****   {
 341:Core/Src/main.c ****     Error_Handler();
 342:Core/Src/main.c ****   }
 343:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /**
 350:Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 351:Core/Src/main.c ****   * @param None
 352:Core/Src/main.c ****   * @retval None
 353:Core/Src/main.c ****   */
 354:Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 355:Core/Src/main.c **** {
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 364:Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 365:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 366:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 367:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 368:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 369:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 370:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 371:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 372:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 373:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 374:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 8


 375:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 376:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 377:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 378:Core/Src/main.c ****   {
 379:Core/Src/main.c ****     Error_Handler();
 380:Core/Src/main.c ****   }
 381:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** /**
 388:Core/Src/main.c ****   * @brief ETH Initialization Function
 389:Core/Src/main.c ****   * @param None
 390:Core/Src/main.c ****   * @retval None
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c **** static void MX_ETH_Init(void)
 393:Core/Src/main.c **** {
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****    static uint8_t MACAddr[6];
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 404:Core/Src/main.c ****   heth.Instance = ETH;
 405:Core/Src/main.c ****   MACAddr[0] = 0x00;
 406:Core/Src/main.c ****   MACAddr[1] = 0x80;
 407:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 408:Core/Src/main.c ****   MACAddr[3] = 0x00;
 409:Core/Src/main.c ****   MACAddr[4] = 0x00;
 410:Core/Src/main.c ****   MACAddr[5] = 0x00;
 411:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 412:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 413:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 414:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 415:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 422:Core/Src/main.c ****   {
 423:Core/Src/main.c ****     Error_Handler();
 424:Core/Src/main.c ****   }
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 427:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 428:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 429:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 430:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 431:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 9


 432:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c **** }
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** /**
 437:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 438:Core/Src/main.c ****   * @param None
 439:Core/Src/main.c ****   * @retval None
 440:Core/Src/main.c ****   */
 441:Core/Src/main.c **** static void MX_I2C1_Init(void)
 442:Core/Src/main.c **** {
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 451:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 452:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 453:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 454:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 455:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 456:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 457:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 458:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 459:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 460:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 461:Core/Src/main.c ****   {
 462:Core/Src/main.c ****     Error_Handler();
 463:Core/Src/main.c ****   }
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /** Configure Analogue filter
 466:Core/Src/main.c ****   */
 467:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 468:Core/Src/main.c ****   {
 469:Core/Src/main.c ****     Error_Handler();
 470:Core/Src/main.c ****   }
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /** Configure Digital filter
 473:Core/Src/main.c ****   */
 474:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** }
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /**
 485:Core/Src/main.c ****   * @brief LTDC Initialization Function
 486:Core/Src/main.c ****   * @param None
 487:Core/Src/main.c ****   * @retval None
 488:Core/Src/main.c ****   */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 10


 489:Core/Src/main.c **** static void MX_LTDC_Init(void)
 490:Core/Src/main.c **** {
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 497:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 500:Core/Src/main.c **** 
 501:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 502:Core/Src/main.c ****   hltdc.Instance = LTDC;
 503:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 504:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 505:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 506:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 507:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 508:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 509:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
 510:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 511:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 512:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 513:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 514:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 515:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 516:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 517:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 518:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****     Error_Handler();
 521:Core/Src/main.c ****   }
 522:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 523:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 524:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 525:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 526:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 527:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 528:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 529:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 530:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 531:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 532:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 533:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 534:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 535:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 536:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 537:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 538:Core/Src/main.c ****   {
 539:Core/Src/main.c ****     Error_Handler();
 540:Core/Src/main.c ****   }
 541:Core/Src/main.c ****   pLayerCfg1.WindowX0 = 0;
 542:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 543:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 544:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 545:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 11


 546:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 547:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 548:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 549:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 550:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 551:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 552:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 553:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 554:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 555:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 556:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 557:Core/Src/main.c ****   {
 558:Core/Src/main.c ****     Error_Handler();
 559:Core/Src/main.c ****   }
 560:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 563:Core/Src/main.c **** 
 564:Core/Src/main.c **** }
 565:Core/Src/main.c **** 
 566:Core/Src/main.c **** /**
 567:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 568:Core/Src/main.c ****   * @param None
 569:Core/Src/main.c ****   * @retval None
 570:Core/Src/main.c ****   */
 571:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 572:Core/Src/main.c **** {
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 581:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 582:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 583:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 584:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 585:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 586:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 587:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 588:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 589:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 590:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 591:Core/Src/main.c ****   {
 592:Core/Src/main.c ****     Error_Handler();
 593:Core/Src/main.c ****   }
 594:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 595:Core/Src/main.c **** 
 596:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 597:Core/Src/main.c **** 
 598:Core/Src/main.c **** }
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** /**
 601:Core/Src/main.c ****   * @brief SAI1 Initialization Function
 602:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 12


 603:Core/Src/main.c ****   * @retval None
 604:Core/Src/main.c ****   */
 605:Core/Src/main.c **** static void MX_SAI1_Init(void)
 606:Core/Src/main.c **** {
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 0 */
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /* USER CODE END SAI1_Init 0 */
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 1 */
 613:Core/Src/main.c **** 
 614:Core/Src/main.c ****   /* USER CODE END SAI1_Init 1 */
 615:Core/Src/main.c ****   hsai_BlockA1.Instance = SAI1_Block_A;
 616:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 617:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 618:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 619:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 620:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 621:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 622:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 623:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 624:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 625:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 626:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 627:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 628:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 629:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 630:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 631:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 632:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 633:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 634:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 635:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 636:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 637:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 638:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 639:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 640:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 641:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 642:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 643:Core/Src/main.c ****   {
 644:Core/Src/main.c ****     Error_Handler();
 645:Core/Src/main.c ****   }
 646:Core/Src/main.c ****   hsai_BlockB1.Instance = SAI1_Block_B;
 647:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 648:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 649:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 650:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 651:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 652:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 653:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 654:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 655:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 656:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 657:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 658:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 659:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 13


 660:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 661:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 662:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 663:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 664:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 665:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 666:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 667:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 668:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 669:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 670:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 671:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 672:Core/Src/main.c ****   {
 673:Core/Src/main.c ****     Error_Handler();
 674:Core/Src/main.c ****   }
 675:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 2 */
 676:Core/Src/main.c **** 
 677:Core/Src/main.c ****   /* USER CODE END SAI1_Init 2 */
 678:Core/Src/main.c **** 
 679:Core/Src/main.c **** }
 680:Core/Src/main.c **** 
 681:Core/Src/main.c **** /**
 682:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
 683:Core/Src/main.c ****   * @param None
 684:Core/Src/main.c ****   * @retval None
 685:Core/Src/main.c ****   */
 686:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 687:Core/Src/main.c **** {
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 690:Core/Src/main.c **** 
 691:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
 696:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
 697:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 698:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 699:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 700:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 701:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 702:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 703:Core/Src/main.c ****   {
 704:Core/Src/main.c ****     Error_Handler();
 705:Core/Src/main.c ****   }
 706:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 709:Core/Src/main.c **** 
 710:Core/Src/main.c **** }
 711:Core/Src/main.c **** 
 712:Core/Src/main.c **** /**
 713:Core/Src/main.c ****   * @brief USART1 Initialization Function
 714:Core/Src/main.c ****   * @param None
 715:Core/Src/main.c ****   * @retval None
 716:Core/Src/main.c ****   */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 14


 717:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 718:Core/Src/main.c **** {
 719:Core/Src/main.c **** 
 720:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 721:Core/Src/main.c **** 
 722:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 723:Core/Src/main.c **** 
 724:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 725:Core/Src/main.c **** 
 726:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 727:Core/Src/main.c ****   huart1.Instance = USART1;
 728:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 729:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 730:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 731:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 732:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 733:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 734:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 735:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 736:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 737:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 738:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 739:Core/Src/main.c ****   {
 740:Core/Src/main.c ****     Error_Handler();
 741:Core/Src/main.c ****   }
 742:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 743:Core/Src/main.c ****   {
 744:Core/Src/main.c ****     Error_Handler();
 745:Core/Src/main.c ****   }
 746:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 747:Core/Src/main.c ****   {
 748:Core/Src/main.c ****     Error_Handler();
 749:Core/Src/main.c ****   }
 750:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 751:Core/Src/main.c ****   {
 752:Core/Src/main.c ****     Error_Handler();
 753:Core/Src/main.c ****   }
 754:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 755:Core/Src/main.c **** 
 756:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 757:Core/Src/main.c **** 
 758:Core/Src/main.c **** }
 759:Core/Src/main.c **** 
 760:Core/Src/main.c **** /**
 761:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 762:Core/Src/main.c ****   * @param None
 763:Core/Src/main.c ****   * @retval None
 764:Core/Src/main.c ****   */
 765:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 766:Core/Src/main.c **** {
 767:Core/Src/main.c **** 
 768:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 769:Core/Src/main.c **** 
 770:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 771:Core/Src/main.c **** 
 772:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 773:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 15


 774:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 775:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 776:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 777:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 778:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 779:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 780:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 781:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 782:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 783:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 784:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 785:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 786:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 787:Core/Src/main.c ****   {
 788:Core/Src/main.c ****     Error_Handler();
 789:Core/Src/main.c ****   }
 790:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 791:Core/Src/main.c **** 
 792:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 793:Core/Src/main.c **** 
 794:Core/Src/main.c **** }
 795:Core/Src/main.c **** 
 796:Core/Src/main.c **** /**
 797:Core/Src/main.c ****   * @brief USB_OTG_HS Initialization Function
 798:Core/Src/main.c ****   * @param None
 799:Core/Src/main.c ****   * @retval None
 800:Core/Src/main.c ****   */
 801:Core/Src/main.c **** static void MX_USB_OTG_HS_PCD_Init(void)
 802:Core/Src/main.c **** {
 803:Core/Src/main.c **** 
 804:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 0 */
 805:Core/Src/main.c **** 
 806:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 0 */
 807:Core/Src/main.c **** 
 808:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 1 */
 809:Core/Src/main.c **** 
 810:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 1 */
 811:Core/Src/main.c ****   hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 812:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 813:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 814:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 815:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 816:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 817:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 818:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 819:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 820:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 821:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 822:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 823:Core/Src/main.c ****   {
 824:Core/Src/main.c ****     Error_Handler();
 825:Core/Src/main.c ****   }
 826:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 2 */
 827:Core/Src/main.c **** 
 828:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 2 */
 829:Core/Src/main.c **** 
 830:Core/Src/main.c **** }
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 16


 831:Core/Src/main.c **** 
 832:Core/Src/main.c **** /* FMC initialization function */
 833:Core/Src/main.c **** static void MX_FMC_Init(void)
 834:Core/Src/main.c **** {
 835:Core/Src/main.c **** 
 836:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 837:Core/Src/main.c **** 
 838:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 839:Core/Src/main.c **** 
 840:Core/Src/main.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
 841:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 842:Core/Src/main.c **** 
 843:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 844:Core/Src/main.c **** 
 845:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 846:Core/Src/main.c **** 
 847:Core/Src/main.c ****   /** Perform the NOR1 memory initialization sequence
 848:Core/Src/main.c ****   */
 849:Core/Src/main.c ****   hnor1.Instance = FMC_NORSRAM_DEVICE;
 850:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 851:Core/Src/main.c ****   /* hnor1.Init */
 852:Core/Src/main.c ****   hnor1.Init.NSBank = FMC_NORSRAM_BANK1;
 853:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 854:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 855:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 856:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 857:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 858:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 859:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 860:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 861:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 862:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 863:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 864:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 865:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 866:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 867:Core/Src/main.c ****   /* Timing */
 868:Core/Src/main.c ****   Timing.AddressSetupTime = 15;
 869:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 870:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 871:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 872:Core/Src/main.c ****   Timing.CLKDivision = 16;
 873:Core/Src/main.c ****   Timing.DataLatency = 17;
 874:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 875:Core/Src/main.c ****   /* ExtTiming */
 876:Core/Src/main.c **** 
 877:Core/Src/main.c ****   if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 878:Core/Src/main.c ****   {
 879:Core/Src/main.c ****     Error_Handler( );
 880:Core/Src/main.c ****   }
 881:Core/Src/main.c **** 
 882:Core/Src/main.c ****   /** Perform the SRAM2 memory initialization sequence
 883:Core/Src/main.c ****   */
 884:Core/Src/main.c ****   hsram2.Instance = FMC_NORSRAM_DEVICE;
 885:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 886:Core/Src/main.c ****   /* hsram2.Init */
 887:Core/Src/main.c ****   hsram2.Init.NSBank = FMC_NORSRAM_BANK3;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 17


 888:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 889:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 890:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 891:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 892:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 893:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 894:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 895:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 896:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 897:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 898:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 899:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 900:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 901:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 902:Core/Src/main.c ****   /* Timing */
 903:Core/Src/main.c ****   Timing.AddressSetupTime = 15;
 904:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 905:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 906:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 907:Core/Src/main.c ****   Timing.CLKDivision = 16;
 908:Core/Src/main.c ****   Timing.DataLatency = 17;
 909:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 910:Core/Src/main.c ****   /* ExtTiming */
 911:Core/Src/main.c **** 
 912:Core/Src/main.c ****   if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 913:Core/Src/main.c ****   {
 914:Core/Src/main.c ****     Error_Handler( );
 915:Core/Src/main.c ****   }
 916:Core/Src/main.c **** 
 917:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 918:Core/Src/main.c ****   */
 919:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 920:Core/Src/main.c ****   /* hsdram1.Init */
 921:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 922:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 923:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 924:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 925:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 926:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 927:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 928:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 929:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 930:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 931:Core/Src/main.c ****   /* SdramTiming */
 932:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 16;
 933:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 934:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 935:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 936:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 937:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 938:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 939:Core/Src/main.c **** 
 940:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 941:Core/Src/main.c ****   {
 942:Core/Src/main.c ****     Error_Handler( );
 943:Core/Src/main.c ****   }
 944:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 18


 945:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 946:Core/Src/main.c **** 
 947:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 948:Core/Src/main.c **** }
 949:Core/Src/main.c **** 
 950:Core/Src/main.c **** /**
 951:Core/Src/main.c ****   * @brief GPIO Initialization Function
 952:Core/Src/main.c ****   * @param None
 953:Core/Src/main.c ****   * @retval None
 954:Core/Src/main.c ****   */
 955:Core/Src/main.c **** static void MX_GPIO_Init(void)
 956:Core/Src/main.c **** {
  27              		.loc 1 956 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 64
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 91B0     		sub	sp, sp, #68
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 96
 957:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 957 3 view .LVU1
  45              		.loc 1 957 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0B94     		str	r4, [sp, #44]
  48 000a 0C94     		str	r4, [sp, #48]
  49 000c 0D94     		str	r4, [sp, #52]
  50 000e 0E94     		str	r4, [sp, #56]
  51 0010 0F94     		str	r4, [sp, #60]
 958:Core/Src/main.c **** 
 959:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 960:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
  52              		.loc 1 960 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 960 3 view .LVU4
  55              		.loc 1 960 3 view .LVU5
  56 0012 6E4B     		ldr	r3, .L3
  57 0014 D3F8E020 		ldr	r2, [r3, #224]
  58 0018 42F48072 		orr	r2, r2, #256
  59 001c C3F8E020 		str	r2, [r3, #224]
  60              		.loc 1 960 3 view .LVU6
  61 0020 D3F8E020 		ldr	r2, [r3, #224]
  62 0024 02F48072 		and	r2, r2, #256
  63 0028 0092     		str	r2, [sp]
  64              		.loc 1 960 3 view .LVU7
  65 002a 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 960 3 view .LVU8
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 19


 961:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 961 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 961 3 view .LVU10
  71              		.loc 1 961 3 view .LVU11
  72 002c D3F8E020 		ldr	r2, [r3, #224]
  73 0030 42F00202 		orr	r2, r2, #2
  74 0034 C3F8E020 		str	r2, [r3, #224]
  75              		.loc 1 961 3 view .LVU12
  76 0038 D3F8E020 		ldr	r2, [r3, #224]
  77 003c 02F00202 		and	r2, r2, #2
  78 0040 0192     		str	r2, [sp, #4]
  79              		.loc 1 961 3 view .LVU13
  80 0042 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 961 3 view .LVU14
 962:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
  83              		.loc 1 962 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 962 3 view .LVU16
  86              		.loc 1 962 3 view .LVU17
  87 0044 D3F8E020 		ldr	r2, [r3, #224]
  88 0048 42F48062 		orr	r2, r2, #1024
  89 004c C3F8E020 		str	r2, [r3, #224]
  90              		.loc 1 962 3 view .LVU18
  91 0050 D3F8E020 		ldr	r2, [r3, #224]
  92 0054 02F48062 		and	r2, r2, #1024
  93 0058 0292     		str	r2, [sp, #8]
  94              		.loc 1 962 3 view .LVU19
  95 005a 029A     		ldr	r2, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 962 3 view .LVU20
 963:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  98              		.loc 1 963 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 963 3 view .LVU22
 101              		.loc 1 963 3 view .LVU23
 102 005c D3F8E020 		ldr	r2, [r3, #224]
 103 0060 42F04002 		orr	r2, r2, #64
 104 0064 C3F8E020 		str	r2, [r3, #224]
 105              		.loc 1 963 3 view .LVU24
 106 0068 D3F8E020 		ldr	r2, [r3, #224]
 107 006c 02F04002 		and	r2, r2, #64
 108 0070 0392     		str	r2, [sp, #12]
 109              		.loc 1 963 3 view .LVU25
 110 0072 039A     		ldr	r2, [sp, #12]
 111              	.LBE7:
 112              		.loc 1 963 3 view .LVU26
 964:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 113              		.loc 1 964 3 view .LVU27
 114              	.LBB8:
 115              		.loc 1 964 3 view .LVU28
 116              		.loc 1 964 3 view .LVU29
 117 0074 D3F8E020 		ldr	r2, [r3, #224]
 118 0078 42F00802 		orr	r2, r2, #8
 119 007c C3F8E020 		str	r2, [r3, #224]
 120              		.loc 1 964 3 view .LVU30
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 20


 121 0080 D3F8E020 		ldr	r2, [r3, #224]
 122 0084 02F00802 		and	r2, r2, #8
 123 0088 0492     		str	r2, [sp, #16]
 124              		.loc 1 964 3 view .LVU31
 125 008a 049A     		ldr	r2, [sp, #16]
 126              	.LBE8:
 127              		.loc 1 964 3 view .LVU32
 965:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 128              		.loc 1 965 3 view .LVU33
 129              	.LBB9:
 130              		.loc 1 965 3 view .LVU34
 131              		.loc 1 965 3 view .LVU35
 132 008c D3F8E020 		ldr	r2, [r3, #224]
 133 0090 42F00402 		orr	r2, r2, #4
 134 0094 C3F8E020 		str	r2, [r3, #224]
 135              		.loc 1 965 3 view .LVU36
 136 0098 D3F8E020 		ldr	r2, [r3, #224]
 137 009c 02F00402 		and	r2, r2, #4
 138 00a0 0592     		str	r2, [sp, #20]
 139              		.loc 1 965 3 view .LVU37
 140 00a2 059A     		ldr	r2, [sp, #20]
 141              	.LBE9:
 142              		.loc 1 965 3 view .LVU38
 966:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 143              		.loc 1 966 3 view .LVU39
 144              	.LBB10:
 145              		.loc 1 966 3 view .LVU40
 146              		.loc 1 966 3 view .LVU41
 147 00a4 D3F8E020 		ldr	r2, [r3, #224]
 148 00a8 42F01002 		orr	r2, r2, #16
 149 00ac C3F8E020 		str	r2, [r3, #224]
 150              		.loc 1 966 3 view .LVU42
 151 00b0 D3F8E020 		ldr	r2, [r3, #224]
 152 00b4 02F01002 		and	r2, r2, #16
 153 00b8 0692     		str	r2, [sp, #24]
 154              		.loc 1 966 3 view .LVU43
 155 00ba 069A     		ldr	r2, [sp, #24]
 156              	.LBE10:
 157              		.loc 1 966 3 view .LVU44
 967:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 158              		.loc 1 967 3 view .LVU45
 159              	.LBB11:
 160              		.loc 1 967 3 view .LVU46
 161              		.loc 1 967 3 view .LVU47
 162 00bc D3F8E020 		ldr	r2, [r3, #224]
 163 00c0 42F40072 		orr	r2, r2, #512
 164 00c4 C3F8E020 		str	r2, [r3, #224]
 165              		.loc 1 967 3 view .LVU48
 166 00c8 D3F8E020 		ldr	r2, [r3, #224]
 167 00cc 02F40072 		and	r2, r2, #512
 168 00d0 0792     		str	r2, [sp, #28]
 169              		.loc 1 967 3 view .LVU49
 170 00d2 079A     		ldr	r2, [sp, #28]
 171              	.LBE11:
 172              		.loc 1 967 3 view .LVU50
 968:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 173              		.loc 1 968 3 view .LVU51
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 21


 174              	.LBB12:
 175              		.loc 1 968 3 view .LVU52
 176              		.loc 1 968 3 view .LVU53
 177 00d4 D3F8E020 		ldr	r2, [r3, #224]
 178 00d8 42F08002 		orr	r2, r2, #128
 179 00dc C3F8E020 		str	r2, [r3, #224]
 180              		.loc 1 968 3 view .LVU54
 181 00e0 D3F8E020 		ldr	r2, [r3, #224]
 182 00e4 02F08002 		and	r2, r2, #128
 183 00e8 0892     		str	r2, [sp, #32]
 184              		.loc 1 968 3 view .LVU55
 185 00ea 089A     		ldr	r2, [sp, #32]
 186              	.LBE12:
 187              		.loc 1 968 3 view .LVU56
 969:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 188              		.loc 1 969 3 view .LVU57
 189              	.LBB13:
 190              		.loc 1 969 3 view .LVU58
 191              		.loc 1 969 3 view .LVU59
 192 00ec D3F8E020 		ldr	r2, [r3, #224]
 193 00f0 42F00102 		orr	r2, r2, #1
 194 00f4 C3F8E020 		str	r2, [r3, #224]
 195              		.loc 1 969 3 view .LVU60
 196 00f8 D3F8E020 		ldr	r2, [r3, #224]
 197 00fc 02F00102 		and	r2, r2, #1
 198 0100 0992     		str	r2, [sp, #36]
 199              		.loc 1 969 3 view .LVU61
 200 0102 099A     		ldr	r2, [sp, #36]
 201              	.LBE13:
 202              		.loc 1 969 3 view .LVU62
 970:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 203              		.loc 1 970 3 view .LVU63
 204              	.LBB14:
 205              		.loc 1 970 3 view .LVU64
 206              		.loc 1 970 3 view .LVU65
 207 0104 D3F8E020 		ldr	r2, [r3, #224]
 208 0108 42F02002 		orr	r2, r2, #32
 209 010c C3F8E020 		str	r2, [r3, #224]
 210              		.loc 1 970 3 view .LVU66
 211 0110 D3F8E030 		ldr	r3, [r3, #224]
 212 0114 03F02003 		and	r3, r3, #32
 213 0118 0A93     		str	r3, [sp, #40]
 214              		.loc 1 970 3 view .LVU67
 215 011a 0A9B     		ldr	r3, [sp, #40]
 216              	.LBE14:
 217              		.loc 1 970 3 view .LVU68
 971:Core/Src/main.c **** 
 972:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 973:Core/Src/main.c ****   HAL_GPIO_WritePin(FDCAN1_STBY_GPIO_Port, FDCAN1_STBY_Pin, GPIO_PIN_RESET);
 218              		.loc 1 973 3 view .LVU69
 219 011c DFF8C480 		ldr	r8, .L3+24
 220 0120 2246     		mov	r2, r4
 221 0122 0821     		movs	r1, #8
 222 0124 4046     		mov	r0, r8
 223 0126 FFF7FEFF 		bl	HAL_GPIO_WritePin
 224              	.LVL0:
 974:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 22


 975:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 976:Core/Src/main.c ****   HAL_GPIO_WritePin(LED1_RGB_GPIO_Port, LED1_RGB_Pin, GPIO_PIN_RESET);
 225              		.loc 1 976 3 view .LVU70
 226 012a 294F     		ldr	r7, .L3+4
 227 012c 2246     		mov	r2, r4
 228 012e 4FF48061 		mov	r1, #1024
 229 0132 3846     		mov	r0, r7
 230 0134 FFF7FEFF 		bl	HAL_GPIO_WritePin
 231              	.LVL1:
 977:Core/Src/main.c **** 
 978:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 979:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LED3_RGB_Pin, GPIO_PIN_RESET);
 232              		.loc 1 979 3 view .LVU71
 233 0138 264D     		ldr	r5, .L3+8
 234 013a 2246     		mov	r2, r4
 235 013c 5021     		movs	r1, #80
 236 013e 2846     		mov	r0, r5
 237 0140 FFF7FEFF 		bl	HAL_GPIO_WritePin
 238              	.LVL2:
 980:Core/Src/main.c **** 
 981:Core/Src/main.c ****   /*Configure GPIO pin : FDCAN1_STBY_Pin */
 982:Core/Src/main.c ****   GPIO_InitStruct.Pin = FDCAN1_STBY_Pin;
 239              		.loc 1 982 3 view .LVU72
 240              		.loc 1 982 23 is_stmt 0 view .LVU73
 241 0144 0823     		movs	r3, #8
 242 0146 0B93     		str	r3, [sp, #44]
 983:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 243              		.loc 1 983 3 is_stmt 1 view .LVU74
 244              		.loc 1 983 24 is_stmt 0 view .LVU75
 245 0148 0126     		movs	r6, #1
 246 014a 0C96     		str	r6, [sp, #48]
 984:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 984 3 is_stmt 1 view .LVU76
 248              		.loc 1 984 24 is_stmt 0 view .LVU77
 249 014c 0D94     		str	r4, [sp, #52]
 985:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250              		.loc 1 985 3 is_stmt 1 view .LVU78
 251              		.loc 1 985 25 is_stmt 0 view .LVU79
 252 014e 0E94     		str	r4, [sp, #56]
 986:Core/Src/main.c ****   HAL_GPIO_Init(FDCAN1_STBY_GPIO_Port, &GPIO_InitStruct);
 253              		.loc 1 986 3 is_stmt 1 view .LVU80
 254 0150 0BA9     		add	r1, sp, #44
 255 0152 4046     		mov	r0, r8
 256 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 257              	.LVL3:
 987:Core/Src/main.c **** 
 988:Core/Src/main.c ****   /*Configure GPIO pin : PDM1_CLK_Pin */
 989:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM1_CLK_Pin;
 258              		.loc 1 989 3 view .LVU81
 259              		.loc 1 989 23 is_stmt 0 view .LVU82
 260 0158 0423     		movs	r3, #4
 261 015a 0B93     		str	r3, [sp, #44]
 990:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 990 3 is_stmt 1 view .LVU83
 263              		.loc 1 990 24 is_stmt 0 view .LVU84
 264 015c 4FF00208 		mov	r8, #2
 265 0160 CDF83080 		str	r8, [sp, #48]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 23


 991:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 991 3 is_stmt 1 view .LVU85
 267              		.loc 1 991 24 is_stmt 0 view .LVU86
 268 0164 0D94     		str	r4, [sp, #52]
 992:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269              		.loc 1 992 3 is_stmt 1 view .LVU87
 270              		.loc 1 992 25 is_stmt 0 view .LVU88
 271 0166 0E94     		str	r4, [sp, #56]
 993:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 272              		.loc 1 993 3 is_stmt 1 view .LVU89
 273              		.loc 1 993 29 is_stmt 0 view .LVU90
 274 0168 0A23     		movs	r3, #10
 275 016a 0F93     		str	r3, [sp, #60]
 994:Core/Src/main.c ****   HAL_GPIO_Init(PDM1_CLK_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 994 3 is_stmt 1 view .LVU91
 277 016c 0BA9     		add	r1, sp, #44
 278 016e 1A48     		ldr	r0, .L3+12
 279 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL4:
 995:Core/Src/main.c **** 
 996:Core/Src/main.c ****   /*Configure GPIO pin : MFX_IRQOUT_Pin */
 997:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQOUT_Pin;
 281              		.loc 1 997 3 view .LVU92
 282              		.loc 1 997 23 is_stmt 0 view .LVU93
 283 0174 4FF48079 		mov	r9, #256
 284 0178 CDF82C90 		str	r9, [sp, #44]
 998:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 285              		.loc 1 998 3 is_stmt 1 view .LVU94
 286              		.loc 1 998 24 is_stmt 0 view .LVU95
 287 017c 174B     		ldr	r3, .L3+16
 288 017e 0C93     		str	r3, [sp, #48]
 999:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 999 3 is_stmt 1 view .LVU96
 290              		.loc 1 999 24 is_stmt 0 view .LVU97
 291 0180 0D94     		str	r4, [sp, #52]
1000:Core/Src/main.c ****   HAL_GPIO_Init(MFX_IRQOUT_GPIO_Port, &GPIO_InitStruct);
 292              		.loc 1 1000 3 is_stmt 1 view .LVU98
 293 0182 0BA9     		add	r1, sp, #44
 294 0184 1648     		ldr	r0, .L3+20
 295 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL5:
1001:Core/Src/main.c **** 
1002:Core/Src/main.c ****   /*Configure GPIO pin : MCO_Pin */
1003:Core/Src/main.c ****   GPIO_InitStruct.Pin = MCO_Pin;
 297              		.loc 1 1003 3 view .LVU99
 298              		.loc 1 1003 23 is_stmt 0 view .LVU100
 299 018a CDF82C90 		str	r9, [sp, #44]
1004:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 1004 3 is_stmt 1 view .LVU101
 301              		.loc 1 1004 24 is_stmt 0 view .LVU102
 302 018e CDF83080 		str	r8, [sp, #48]
1005:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 303              		.loc 1 1005 3 is_stmt 1 view .LVU103
 304              		.loc 1 1005 24 is_stmt 0 view .LVU104
 305 0192 0D94     		str	r4, [sp, #52]
1006:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 306              		.loc 1 1006 3 is_stmt 1 view .LVU105
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 24


 307              		.loc 1 1006 25 is_stmt 0 view .LVU106
 308 0194 0E94     		str	r4, [sp, #56]
1007:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 309              		.loc 1 1007 3 is_stmt 1 view .LVU107
 310              		.loc 1 1007 29 is_stmt 0 view .LVU108
 311 0196 0F94     		str	r4, [sp, #60]
1008:Core/Src/main.c ****   HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 312              		.loc 1 1008 3 is_stmt 1 view .LVU109
 313 0198 0BA9     		add	r1, sp, #44
 314 019a 2846     		mov	r0, r5
 315 019c FFF7FEFF 		bl	HAL_GPIO_Init
 316              	.LVL6:
1009:Core/Src/main.c **** 
1010:Core/Src/main.c ****   /*Configure GPIO pin : LED1_RGB_Pin */
1011:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_RGB_Pin;
 317              		.loc 1 1011 3 view .LVU110
 318              		.loc 1 1011 23 is_stmt 0 view .LVU111
 319 01a0 4FF48063 		mov	r3, #1024
 320 01a4 0B93     		str	r3, [sp, #44]
1012:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 321              		.loc 1 1012 3 is_stmt 1 view .LVU112
 322              		.loc 1 1012 24 is_stmt 0 view .LVU113
 323 01a6 0C96     		str	r6, [sp, #48]
1013:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 1013 3 is_stmt 1 view .LVU114
 325              		.loc 1 1013 24 is_stmt 0 view .LVU115
 326 01a8 0D94     		str	r4, [sp, #52]
1014:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 327              		.loc 1 1014 3 is_stmt 1 view .LVU116
 328              		.loc 1 1014 25 is_stmt 0 view .LVU117
 329 01aa 0E94     		str	r4, [sp, #56]
1015:Core/Src/main.c ****   HAL_GPIO_Init(LED1_RGB_GPIO_Port, &GPIO_InitStruct);
 330              		.loc 1 1015 3 is_stmt 1 view .LVU118
 331 01ac 0BA9     		add	r1, sp, #44
 332 01ae 3846     		mov	r0, r7
 333 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 334              	.LVL7:
1016:Core/Src/main.c **** 
1017:Core/Src/main.c ****   /*Configure GPIO pins : LCD_BL_CTRL_Pin LED3_RGB_Pin */
1018:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin|LED3_RGB_Pin;
 335              		.loc 1 1018 3 view .LVU119
 336              		.loc 1 1018 23 is_stmt 0 view .LVU120
 337 01b4 5023     		movs	r3, #80
 338 01b6 0B93     		str	r3, [sp, #44]
1019:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 339              		.loc 1 1019 3 is_stmt 1 view .LVU121
 340              		.loc 1 1019 24 is_stmt 0 view .LVU122
 341 01b8 0C96     		str	r6, [sp, #48]
1020:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 1020 3 is_stmt 1 view .LVU123
 343              		.loc 1 1020 24 is_stmt 0 view .LVU124
 344 01ba 0D94     		str	r4, [sp, #52]
1021:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 345              		.loc 1 1021 3 is_stmt 1 view .LVU125
 346              		.loc 1 1021 25 is_stmt 0 view .LVU126
 347 01bc 0E94     		str	r4, [sp, #56]
1022:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 25


 348              		.loc 1 1022 3 is_stmt 1 view .LVU127
 349 01be 0BA9     		add	r1, sp, #44
 350 01c0 2846     		mov	r0, r5
 351 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL8:
1023:Core/Src/main.c **** 
1024:Core/Src/main.c **** }
 353              		.loc 1 1024 1 is_stmt 0 view .LVU128
 354 01c6 11B0     		add	sp, sp, #68
 355              	.LCFI2:
 356              		.cfi_def_cfa_offset 28
 357              		@ sp needed
 358 01c8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 359              	.L4:
 360              		.align	2
 361              	.L3:
 362 01cc 00440258 		.word	1476543488
 363 01d0 00140258 		.word	1476531200
 364 01d4 00000258 		.word	1476526080
 365 01d8 00100258 		.word	1476530176
 366 01dc 00001111 		.word	286326784
 367 01e0 00200258 		.word	1476534272
 368 01e4 000C0258 		.word	1476529152
 369              		.cfi_endproc
 370              	.LFE349:
 372              		.section	.text.StartDefaultTask,"ax",%progbits
 373              		.align	1
 374              		.global	StartDefaultTask
 375              		.syntax unified
 376              		.thumb
 377              		.thumb_func
 379              	StartDefaultTask:
 380              	.LFB350:
1025:Core/Src/main.c **** 
1026:Core/Src/main.c **** /* USER CODE BEGIN 4 */
1027:Core/Src/main.c **** 
1028:Core/Src/main.c **** /* USER CODE END 4 */
1029:Core/Src/main.c **** 
1030:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
1031:Core/Src/main.c **** /**
1032:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
1033:Core/Src/main.c ****   * @param  argument: Not used
1034:Core/Src/main.c ****   * @retval None
1035:Core/Src/main.c ****   */
1036:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
1037:Core/Src/main.c **** void StartDefaultTask(void *argument)
1038:Core/Src/main.c **** {
 381              		.loc 1 1038 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ Volatile: function does not return.
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386              	.LVL9:
 387              		.loc 1 1038 1 is_stmt 0 view .LVU130
 388 0000 08B5     		push	{r3, lr}
 389              	.LCFI3:
 390              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 26


 391              		.cfi_offset 3, -8
 392              		.cfi_offset 14, -4
 393              	.LVL10:
 394              	.L6:
1039:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
1040:Core/Src/main.c ****   /* Infinite loop */
1041:Core/Src/main.c ****   for(;;)
 395              		.loc 1 1041 3 is_stmt 1 discriminator 1 view .LVU131
1042:Core/Src/main.c ****   {
1043:Core/Src/main.c ****     osDelay(1);
 396              		.loc 1 1043 5 discriminator 1 view .LVU132
 397 0002 0120     		movs	r0, #1
 398 0004 FFF7FEFF 		bl	osDelay
 399              	.LVL11:
1041:Core/Src/main.c ****   {
 400              		.loc 1 1041 8 discriminator 1 view .LVU133
 401 0008 FBE7     		b	.L6
 402              		.cfi_endproc
 403              	.LFE350:
 405              		.section	.text.Error_Handler,"ax",%progbits
 406              		.align	1
 407              		.global	Error_Handler
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	Error_Handler:
 413              	.LFB351:
1044:Core/Src/main.c ****   }
1045:Core/Src/main.c ****   /* USER CODE END 5 */
1046:Core/Src/main.c **** }
1047:Core/Src/main.c **** 
1048:Core/Src/main.c **** /**
1049:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
1050:Core/Src/main.c ****   * @retval None
1051:Core/Src/main.c ****   */
1052:Core/Src/main.c **** void Error_Handler(void)
1053:Core/Src/main.c **** {
 414              		.loc 1 1053 1 view -0
 415              		.cfi_startproc
 416              		@ Volatile: function does not return.
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
1054:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
1055:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
1056:Core/Src/main.c ****   __disable_irq();
 420              		.loc 1 1056 3 view .LVU135
 421              	.LBB15:
 422              	.LBI15:
 423              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 27


   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 28


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 29


 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 30


 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 424              		.loc 2 207 27 view .LVU136
 425              	.LBB16:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 426              		.loc 2 209 3 view .LVU137
 427              		.syntax unified
 428              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 429 0000 72B6     		cpsid i
 430              	@ 0 "" 2
 431              		.thumb
 432              		.syntax unified
 433              	.L9:
 434              	.LBE16:
 435              	.LBE15:
1057:Core/Src/main.c ****   while (1)
 436              		.loc 1 1057 3 discriminator 1 view .LVU138
1058:Core/Src/main.c ****   {
1059:Core/Src/main.c ****   }
 437              		.loc 1 1059 3 discriminator 1 view .LVU139
1057:Core/Src/main.c ****   while (1)
 438              		.loc 1 1057 9 discriminator 1 view .LVU140
 439 0002 FEE7     		b	.L9
 440              		.cfi_endproc
 441              	.LFE351:
 443              		.section	.text.MX_ADC1_Init,"ax",%progbits
 444              		.align	1
 445              		.syntax unified
 446              		.thumb
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 31


 447              		.thumb_func
 449              	MX_ADC1_Init:
 450              	.LFB337:
 287:Core/Src/main.c **** 
 451              		.loc 1 287 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 40
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455 0000 00B5     		push	{lr}
 456              	.LCFI4:
 457              		.cfi_def_cfa_offset 4
 458              		.cfi_offset 14, -4
 459 0002 8BB0     		sub	sp, sp, #44
 460              	.LCFI5:
 461              		.cfi_def_cfa_offset 48
 293:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 462              		.loc 1 293 3 view .LVU142
 293:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 463              		.loc 1 293 24 is_stmt 0 view .LVU143
 464 0004 0023     		movs	r3, #0
 465 0006 0793     		str	r3, [sp, #28]
 466 0008 0893     		str	r3, [sp, #32]
 467 000a 0993     		str	r3, [sp, #36]
 294:Core/Src/main.c **** 
 468              		.loc 1 294 3 is_stmt 1 view .LVU144
 294:Core/Src/main.c **** 
 469              		.loc 1 294 26 is_stmt 0 view .LVU145
 470 000c 0093     		str	r3, [sp]
 471 000e 0193     		str	r3, [sp, #4]
 472 0010 0293     		str	r3, [sp, #8]
 473 0012 0393     		str	r3, [sp, #12]
 474 0014 0493     		str	r3, [sp, #16]
 475 0016 0593     		str	r3, [sp, #20]
 476 0018 0693     		str	r3, [sp, #24]
 302:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 477              		.loc 1 302 3 is_stmt 1 view .LVU146
 302:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 478              		.loc 1 302 18 is_stmt 0 view .LVU147
 479 001a 1D48     		ldr	r0, .L18
 480 001c 1D4A     		ldr	r2, .L18+4
 481 001e 0260     		str	r2, [r0]
 303:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 482              		.loc 1 303 3 is_stmt 1 view .LVU148
 303:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 483              		.loc 1 303 29 is_stmt 0 view .LVU149
 484 0020 4FF40022 		mov	r2, #524288
 485 0024 4260     		str	r2, [r0, #4]
 304:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 486              		.loc 1 304 3 is_stmt 1 view .LVU150
 304:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 487              		.loc 1 304 25 is_stmt 0 view .LVU151
 488 0026 8360     		str	r3, [r0, #8]
 305:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 489              		.loc 1 305 3 is_stmt 1 view .LVU152
 305:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 490              		.loc 1 305 27 is_stmt 0 view .LVU153
 491 0028 C360     		str	r3, [r0, #12]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 32


 306:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 492              		.loc 1 306 3 is_stmt 1 view .LVU154
 306:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 493              		.loc 1 306 27 is_stmt 0 view .LVU155
 494 002a 0422     		movs	r2, #4
 495 002c 0261     		str	r2, [r0, #16]
 307:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 496              		.loc 1 307 3 is_stmt 1 view .LVU156
 307:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 497              		.loc 1 307 31 is_stmt 0 view .LVU157
 498 002e 0375     		strb	r3, [r0, #20]
 308:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 499              		.loc 1 308 3 is_stmt 1 view .LVU158
 308:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 500              		.loc 1 308 33 is_stmt 0 view .LVU159
 501 0030 4375     		strb	r3, [r0, #21]
 309:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 502              		.loc 1 309 3 is_stmt 1 view .LVU160
 309:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 503              		.loc 1 309 30 is_stmt 0 view .LVU161
 504 0032 0122     		movs	r2, #1
 505 0034 8261     		str	r2, [r0, #24]
 310:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 506              		.loc 1 310 3 is_stmt 1 view .LVU162
 310:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 507              		.loc 1 310 36 is_stmt 0 view .LVU163
 508 0036 0377     		strb	r3, [r0, #28]
 311:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 509              		.loc 1 311 3 is_stmt 1 view .LVU164
 311:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 510              		.loc 1 311 31 is_stmt 0 view .LVU165
 511 0038 4362     		str	r3, [r0, #36]
 312:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 512              		.loc 1 312 3 is_stmt 1 view .LVU166
 312:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 513              		.loc 1 312 35 is_stmt 0 view .LVU167
 514 003a 8362     		str	r3, [r0, #40]
 313:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 515              		.loc 1 313 3 is_stmt 1 view .LVU168
 313:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 516              		.loc 1 313 39 is_stmt 0 view .LVU169
 517 003c C362     		str	r3, [r0, #44]
 314:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 518              		.loc 1 314 3 is_stmt 1 view .LVU170
 314:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 519              		.loc 1 314 22 is_stmt 0 view .LVU171
 520 003e 0363     		str	r3, [r0, #48]
 315:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 521              		.loc 1 315 3 is_stmt 1 view .LVU172
 315:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 522              		.loc 1 315 27 is_stmt 0 view .LVU173
 523 0040 4363     		str	r3, [r0, #52]
 316:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 524              		.loc 1 316 3 is_stmt 1 view .LVU174
 316:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 525              		.loc 1 316 31 is_stmt 0 view .LVU175
 526 0042 80F83830 		strb	r3, [r0, #56]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 33


 317:Core/Src/main.c ****   {
 527              		.loc 1 317 3 is_stmt 1 view .LVU176
 317:Core/Src/main.c ****   {
 528              		.loc 1 317 7 is_stmt 0 view .LVU177
 529 0046 FFF7FEFF 		bl	HAL_ADC_Init
 530              	.LVL12:
 317:Core/Src/main.c ****   {
 531              		.loc 1 317 6 view .LVU178
 532 004a D8B9     		cbnz	r0, .L15
 324:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 533              		.loc 1 324 3 is_stmt 1 view .LVU179
 324:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 534              		.loc 1 324 18 is_stmt 0 view .LVU180
 535 004c 0023     		movs	r3, #0
 536 004e 0793     		str	r3, [sp, #28]
 325:Core/Src/main.c ****   {
 537              		.loc 1 325 3 is_stmt 1 view .LVU181
 325:Core/Src/main.c ****   {
 538              		.loc 1 325 7 is_stmt 0 view .LVU182
 539 0050 07A9     		add	r1, sp, #28
 540 0052 0F48     		ldr	r0, .L18
 541 0054 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 542              	.LVL13:
 325:Core/Src/main.c ****   {
 543              		.loc 1 325 6 view .LVU183
 544 0058 B0B9     		cbnz	r0, .L16
 332:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 545              		.loc 1 332 3 is_stmt 1 view .LVU184
 332:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 546              		.loc 1 332 19 is_stmt 0 view .LVU185
 547 005a 0F4B     		ldr	r3, .L18+8
 548 005c 0093     		str	r3, [sp]
 333:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 549              		.loc 1 333 3 is_stmt 1 view .LVU186
 333:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 550              		.loc 1 333 16 is_stmt 0 view .LVU187
 551 005e 0623     		movs	r3, #6
 552 0060 0193     		str	r3, [sp, #4]
 334:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 553              		.loc 1 334 3 is_stmt 1 view .LVU188
 334:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 554              		.loc 1 334 24 is_stmt 0 view .LVU189
 555 0062 0023     		movs	r3, #0
 556 0064 0293     		str	r3, [sp, #8]
 335:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 557              		.loc 1 335 3 is_stmt 1 view .LVU190
 335:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 558              		.loc 1 335 22 is_stmt 0 view .LVU191
 559 0066 0D4A     		ldr	r2, .L18+12
 560 0068 0392     		str	r2, [sp, #12]
 336:Core/Src/main.c ****   sConfig.Offset = 0;
 561              		.loc 1 336 3 is_stmt 1 view .LVU192
 336:Core/Src/main.c ****   sConfig.Offset = 0;
 562              		.loc 1 336 24 is_stmt 0 view .LVU193
 563 006a 0422     		movs	r2, #4
 564 006c 0492     		str	r2, [sp, #16]
 337:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 34


 565              		.loc 1 337 3 is_stmt 1 view .LVU194
 337:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 566              		.loc 1 337 18 is_stmt 0 view .LVU195
 567 006e 0593     		str	r3, [sp, #20]
 338:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 568              		.loc 1 338 3 is_stmt 1 view .LVU196
 338:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 569              		.loc 1 338 34 is_stmt 0 view .LVU197
 570 0070 8DF81930 		strb	r3, [sp, #25]
 339:Core/Src/main.c ****   {
 571              		.loc 1 339 3 is_stmt 1 view .LVU198
 339:Core/Src/main.c ****   {
 572              		.loc 1 339 7 is_stmt 0 view .LVU199
 573 0074 6946     		mov	r1, sp
 574 0076 0648     		ldr	r0, .L18
 575 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 576              	.LVL14:
 339:Core/Src/main.c ****   {
 577              		.loc 1 339 6 view .LVU200
 578 007c 30B9     		cbnz	r0, .L17
 347:Core/Src/main.c **** 
 579              		.loc 1 347 1 view .LVU201
 580 007e 0BB0     		add	sp, sp, #44
 581              	.LCFI6:
 582              		.cfi_remember_state
 583              		.cfi_def_cfa_offset 4
 584              		@ sp needed
 585 0080 5DF804FB 		ldr	pc, [sp], #4
 586              	.L15:
 587              	.LCFI7:
 588              		.cfi_restore_state
 319:Core/Src/main.c ****   }
 589              		.loc 1 319 5 is_stmt 1 view .LVU202
 590 0084 FFF7FEFF 		bl	Error_Handler
 591              	.LVL15:
 592              	.L16:
 327:Core/Src/main.c ****   }
 593              		.loc 1 327 5 view .LVU203
 594 0088 FFF7FEFF 		bl	Error_Handler
 595              	.LVL16:
 596              	.L17:
 341:Core/Src/main.c ****   }
 597              		.loc 1 341 5 view .LVU204
 598 008c FFF7FEFF 		bl	Error_Handler
 599              	.LVL17:
 600              	.L19:
 601              		.align	2
 602              	.L18:
 603 0090 00000000 		.word	.LANCHOR0
 604 0094 00200240 		.word	1073881088
 605 0098 02003004 		.word	70254594
 606 009c 0000FF47 		.word	1207894016
 607              		.cfi_endproc
 608              	.LFE337:
 610              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 611              		.align	1
 612              		.syntax unified
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 35


 613              		.thumb
 614              		.thumb_func
 616              	MX_DFSDM1_Init:
 617              	.LFB338:
 355:Core/Src/main.c **** 
 618              		.loc 1 355 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622 0000 08B5     		push	{r3, lr}
 623              	.LCFI8:
 624              		.cfi_def_cfa_offset 8
 625              		.cfi_offset 3, -8
 626              		.cfi_offset 14, -4
 364:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 627              		.loc 1 364 3 view .LVU206
 364:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 628              		.loc 1 364 29 is_stmt 0 view .LVU207
 629 0002 0C48     		ldr	r0, .L24
 630 0004 0C4B     		ldr	r3, .L24+4
 631 0006 0360     		str	r3, [r0]
 365:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 632              		.loc 1 365 3 is_stmt 1 view .LVU208
 365:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 633              		.loc 1 365 48 is_stmt 0 view .LVU209
 634 0008 0122     		movs	r2, #1
 635 000a 0271     		strb	r2, [r0, #4]
 366:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 636              		.loc 1 366 3 is_stmt 1 view .LVU210
 366:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 637              		.loc 1 366 47 is_stmt 0 view .LVU211
 638 000c 0023     		movs	r3, #0
 639 000e 8360     		str	r3, [r0, #8]
 367:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 640              		.loc 1 367 3 is_stmt 1 view .LVU212
 367:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 641              		.loc 1 367 45 is_stmt 0 view .LVU213
 642 0010 0221     		movs	r1, #2
 643 0012 C160     		str	r1, [r0, #12]
 368:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 644              		.loc 1 368 3 is_stmt 1 view .LVU214
 368:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 645              		.loc 1 368 43 is_stmt 0 view .LVU215
 646 0014 0361     		str	r3, [r0, #16]
 369:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 647              		.loc 1 369 3 is_stmt 1 view .LVU216
 369:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 648              		.loc 1 369 43 is_stmt 0 view .LVU217
 649 0016 4361     		str	r3, [r0, #20]
 370:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 650              		.loc 1 370 3 is_stmt 1 view .LVU218
 370:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 651              		.loc 1 370 36 is_stmt 0 view .LVU219
 652 0018 8361     		str	r3, [r0, #24]
 371:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 653              		.loc 1 371 3 is_stmt 1 view .LVU220
 371:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 36


 654              		.loc 1 371 46 is_stmt 0 view .LVU221
 655 001a C361     		str	r3, [r0, #28]
 372:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 656              		.loc 1 372 3 is_stmt 1 view .LVU222
 372:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 657              		.loc 1 372 50 is_stmt 0 view .LVU223
 658 001c 0421     		movs	r1, #4
 659 001e 0162     		str	r1, [r0, #32]
 373:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 660              		.loc 1 373 3 is_stmt 1 view .LVU224
 373:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 661              		.loc 1 373 41 is_stmt 0 view .LVU225
 662 0020 4362     		str	r3, [r0, #36]
 374:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 663              		.loc 1 374 3 is_stmt 1 view .LVU226
 374:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 664              		.loc 1 374 42 is_stmt 0 view .LVU227
 665 0022 8262     		str	r2, [r0, #40]
 375:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 666              		.loc 1 375 3 is_stmt 1 view .LVU228
 375:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 667              		.loc 1 375 32 is_stmt 0 view .LVU229
 668 0024 C362     		str	r3, [r0, #44]
 376:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 669              		.loc 1 376 3 is_stmt 1 view .LVU230
 376:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 670              		.loc 1 376 39 is_stmt 0 view .LVU231
 671 0026 0363     		str	r3, [r0, #48]
 377:Core/Src/main.c ****   {
 672              		.loc 1 377 3 is_stmt 1 view .LVU232
 377:Core/Src/main.c ****   {
 673              		.loc 1 377 7 is_stmt 0 view .LVU233
 674 0028 FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 675              	.LVL18:
 377:Core/Src/main.c ****   {
 676              		.loc 1 377 6 view .LVU234
 677 002c 00B9     		cbnz	r0, .L23
 385:Core/Src/main.c **** 
 678              		.loc 1 385 1 view .LVU235
 679 002e 08BD     		pop	{r3, pc}
 680              	.L23:
 379:Core/Src/main.c ****   }
 681              		.loc 1 379 5 is_stmt 1 view .LVU236
 682 0030 FFF7FEFF 		bl	Error_Handler
 683              	.LVL19:
 684              	.L25:
 685              		.align	2
 686              	.L24:
 687 0034 00000000 		.word	.LANCHOR1
 688 0038 20700140 		.word	1073836064
 689              		.cfi_endproc
 690              	.LFE338:
 692              		.section	.text.MX_ETH_Init,"ax",%progbits
 693              		.align	1
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 37


 698              	MX_ETH_Init:
 699              	.LFB339:
 393:Core/Src/main.c **** 
 700              		.loc 1 393 1 view -0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704 0000 10B5     		push	{r4, lr}
 705              	.LCFI9:
 706              		.cfi_def_cfa_offset 8
 707              		.cfi_offset 4, -8
 708              		.cfi_offset 14, -4
 399:Core/Src/main.c **** 
 709              		.loc 1 399 4 view .LVU238
 404:Core/Src/main.c ****   MACAddr[0] = 0x00;
 710              		.loc 1 404 3 view .LVU239
 404:Core/Src/main.c ****   MACAddr[0] = 0x00;
 711              		.loc 1 404 17 is_stmt 0 view .LVU240
 712 0002 1448     		ldr	r0, .L30
 713 0004 144B     		ldr	r3, .L30+4
 714 0006 0360     		str	r3, [r0]
 405:Core/Src/main.c ****   MACAddr[1] = 0x80;
 715              		.loc 1 405 3 is_stmt 1 view .LVU241
 405:Core/Src/main.c ****   MACAddr[1] = 0x80;
 716              		.loc 1 405 14 is_stmt 0 view .LVU242
 717 0008 144B     		ldr	r3, .L30+8
 718 000a 0022     		movs	r2, #0
 719 000c 1A70     		strb	r2, [r3]
 406:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 720              		.loc 1 406 3 is_stmt 1 view .LVU243
 406:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 721              		.loc 1 406 14 is_stmt 0 view .LVU244
 722 000e 8021     		movs	r1, #128
 723 0010 5970     		strb	r1, [r3, #1]
 407:Core/Src/main.c ****   MACAddr[3] = 0x00;
 724              		.loc 1 407 3 is_stmt 1 view .LVU245
 407:Core/Src/main.c ****   MACAddr[3] = 0x00;
 725              		.loc 1 407 14 is_stmt 0 view .LVU246
 726 0012 E121     		movs	r1, #225
 727 0014 9970     		strb	r1, [r3, #2]
 408:Core/Src/main.c ****   MACAddr[4] = 0x00;
 728              		.loc 1 408 3 is_stmt 1 view .LVU247
 408:Core/Src/main.c ****   MACAddr[4] = 0x00;
 729              		.loc 1 408 14 is_stmt 0 view .LVU248
 730 0016 DA70     		strb	r2, [r3, #3]
 409:Core/Src/main.c ****   MACAddr[5] = 0x00;
 731              		.loc 1 409 3 is_stmt 1 view .LVU249
 409:Core/Src/main.c ****   MACAddr[5] = 0x00;
 732              		.loc 1 409 14 is_stmt 0 view .LVU250
 733 0018 1A71     		strb	r2, [r3, #4]
 410:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 734              		.loc 1 410 3 is_stmt 1 view .LVU251
 410:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 735              		.loc 1 410 14 is_stmt 0 view .LVU252
 736 001a 5A71     		strb	r2, [r3, #5]
 411:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 737              		.loc 1 411 3 is_stmt 1 view .LVU253
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 38


 411:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 738              		.loc 1 411 21 is_stmt 0 view .LVU254
 739 001c 4360     		str	r3, [r0, #4]
 412:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 740              		.loc 1 412 3 is_stmt 1 view .LVU255
 412:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 741              		.loc 1 412 28 is_stmt 0 view .LVU256
 742 001e 0123     		movs	r3, #1
 743 0020 0372     		strb	r3, [r0, #8]
 413:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 744              		.loc 1 413 3 is_stmt 1 view .LVU257
 413:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 745              		.loc 1 413 20 is_stmt 0 view .LVU258
 746 0022 0F4B     		ldr	r3, .L30+12
 747 0024 C360     		str	r3, [r0, #12]
 414:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 748              		.loc 1 414 3 is_stmt 1 view .LVU259
 414:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 749              		.loc 1 414 20 is_stmt 0 view .LVU260
 750 0026 0F4B     		ldr	r3, .L30+16
 751 0028 0361     		str	r3, [r0, #16]
 415:Core/Src/main.c **** 
 752              		.loc 1 415 3 is_stmt 1 view .LVU261
 415:Core/Src/main.c **** 
 753              		.loc 1 415 23 is_stmt 0 view .LVU262
 754 002a 40F2F453 		movw	r3, #1524
 755 002e 4361     		str	r3, [r0, #20]
 421:Core/Src/main.c ****   {
 756              		.loc 1 421 3 is_stmt 1 view .LVU263
 421:Core/Src/main.c ****   {
 757              		.loc 1 421 7 is_stmt 0 view .LVU264
 758 0030 FFF7FEFF 		bl	HAL_ETH_Init
 759              	.LVL20:
 421:Core/Src/main.c ****   {
 760              		.loc 1 421 6 view .LVU265
 761 0034 58B9     		cbnz	r0, .L29
 426:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 762              		.loc 1 426 3 is_stmt 1 view .LVU266
 763 0036 0C4C     		ldr	r4, .L30+20
 764 0038 3422     		movs	r2, #52
 765 003a 0021     		movs	r1, #0
 766 003c 2046     		mov	r0, r4
 767 003e FFF7FEFF 		bl	memset
 768              	.LVL21:
 427:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 769              		.loc 1 427 3 view .LVU267
 427:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 770              		.loc 1 427 23 is_stmt 0 view .LVU268
 771 0042 2123     		movs	r3, #33
 772 0044 2360     		str	r3, [r4]
 428:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 773              		.loc 1 428 3 is_stmt 1 view .LVU269
 428:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 774              		.loc 1 428 25 is_stmt 0 view .LVU270
 775 0046 4FF44033 		mov	r3, #196608
 776 004a 6361     		str	r3, [r4, #20]
 429:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 39


 777              		.loc 1 429 3 is_stmt 1 view .LVU271
 434:Core/Src/main.c **** 
 778              		.loc 1 434 1 is_stmt 0 view .LVU272
 779 004c 10BD     		pop	{r4, pc}
 780              	.L29:
 423:Core/Src/main.c ****   }
 781              		.loc 1 423 5 is_stmt 1 view .LVU273
 782 004e FFF7FEFF 		bl	Error_Handler
 783              	.LVL22:
 784              	.L31:
 785 0052 00BF     		.align	2
 786              	.L30:
 787 0054 00000000 		.word	.LANCHOR2
 788 0058 00800240 		.word	1073905664
 789 005c 00000000 		.word	.LANCHOR3
 790 0060 00000000 		.word	.LANCHOR4
 791 0064 00000000 		.word	.LANCHOR5
 792 0068 00000000 		.word	.LANCHOR6
 793              		.cfi_endproc
 794              	.LFE339:
 796              		.section	.text.MX_FMC_Init,"ax",%progbits
 797              		.align	1
 798              		.syntax unified
 799              		.thumb
 800              		.thumb_func
 802              	MX_FMC_Init:
 803              	.LFB348:
 834:Core/Src/main.c **** 
 804              		.loc 1 834 1 view -0
 805              		.cfi_startproc
 806              		@ args = 0, pretend = 0, frame = 56
 807              		@ frame_needed = 0, uses_anonymous_args = 0
 808 0000 10B5     		push	{r4, lr}
 809              	.LCFI10:
 810              		.cfi_def_cfa_offset 8
 811              		.cfi_offset 4, -8
 812              		.cfi_offset 14, -4
 813 0002 8EB0     		sub	sp, sp, #56
 814              	.LCFI11:
 815              		.cfi_def_cfa_offset 64
 840:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 816              		.loc 1 840 3 view .LVU275
 840:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 817              		.loc 1 840 29 is_stmt 0 view .LVU276
 818 0004 0022     		movs	r2, #0
 819 0006 0792     		str	r2, [sp, #28]
 820 0008 0892     		str	r2, [sp, #32]
 821 000a 0992     		str	r2, [sp, #36]
 822 000c 0A92     		str	r2, [sp, #40]
 823 000e 0B92     		str	r2, [sp, #44]
 824 0010 0C92     		str	r2, [sp, #48]
 825 0012 0D92     		str	r2, [sp, #52]
 841:Core/Src/main.c **** 
 826              		.loc 1 841 3 is_stmt 1 view .LVU277
 841:Core/Src/main.c **** 
 827              		.loc 1 841 27 is_stmt 0 view .LVU278
 828 0014 0092     		str	r2, [sp]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 40


 829 0016 0192     		str	r2, [sp, #4]
 830 0018 0292     		str	r2, [sp, #8]
 831 001a 0392     		str	r2, [sp, #12]
 832 001c 0492     		str	r2, [sp, #16]
 833 001e 0592     		str	r2, [sp, #20]
 834 0020 0692     		str	r2, [sp, #24]
 849:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 835              		.loc 1 849 3 is_stmt 1 view .LVU279
 849:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 836              		.loc 1 849 18 is_stmt 0 view .LVU280
 837 0022 3A48     		ldr	r0, .L40
 838 0024 3A4B     		ldr	r3, .L40+4
 839 0026 0360     		str	r3, [r0]
 850:Core/Src/main.c ****   /* hnor1.Init */
 840              		.loc 1 850 3 is_stmt 1 view .LVU281
 850:Core/Src/main.c ****   /* hnor1.Init */
 841              		.loc 1 850 18 is_stmt 0 view .LVU282
 842 0028 03F58273 		add	r3, r3, #260
 843 002c 4360     		str	r3, [r0, #4]
 852:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 844              		.loc 1 852 3 is_stmt 1 view .LVU283
 852:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 845              		.loc 1 852 21 is_stmt 0 view .LVU284
 846 002e 8260     		str	r2, [r0, #8]
 853:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 847              		.loc 1 853 3 is_stmt 1 view .LVU285
 853:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 848              		.loc 1 853 29 is_stmt 0 view .LVU286
 849 0030 C260     		str	r2, [r0, #12]
 854:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 850              		.loc 1 854 3 is_stmt 1 view .LVU287
 854:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 851              		.loc 1 854 25 is_stmt 0 view .LVU288
 852 0032 0823     		movs	r3, #8
 853 0034 0361     		str	r3, [r0, #16]
 855:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 854              		.loc 1 855 3 is_stmt 1 view .LVU289
 855:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 855              		.loc 1 855 30 is_stmt 0 view .LVU290
 856 0036 1021     		movs	r1, #16
 857 0038 4161     		str	r1, [r0, #20]
 856:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 858              		.loc 1 856 3 is_stmt 1 view .LVU291
 856:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 859              		.loc 1 856 30 is_stmt 0 view .LVU292
 860 003a 8261     		str	r2, [r0, #24]
 857:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 861              		.loc 1 857 3 is_stmt 1 view .LVU293
 857:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 862              		.loc 1 857 33 is_stmt 0 view .LVU294
 863 003c C261     		str	r2, [r0, #28]
 858:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 864              		.loc 1 858 3 is_stmt 1 view .LVU295
 858:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 865              		.loc 1 858 31 is_stmt 0 view .LVU296
 866 003e 0262     		str	r2, [r0, #32]
 859:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 41


 867              		.loc 1 859 3 is_stmt 1 view .LVU297
 859:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 868              		.loc 1 859 29 is_stmt 0 view .LVU298
 869 0040 4262     		str	r2, [r0, #36]
 860:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 870              		.loc 1 860 3 is_stmt 1 view .LVU299
 860:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 871              		.loc 1 860 25 is_stmt 0 view .LVU300
 872 0042 8262     		str	r2, [r0, #40]
 861:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 873              		.loc 1 861 3 is_stmt 1 view .LVU301
 861:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 874              		.loc 1 861 27 is_stmt 0 view .LVU302
 875 0044 C262     		str	r2, [r0, #44]
 862:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 876              		.loc 1 862 3 is_stmt 1 view .LVU303
 862:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 877              		.loc 1 862 31 is_stmt 0 view .LVU304
 878 0046 4FF40043 		mov	r3, #32768
 879 004a 0363     		str	r3, [r0, #48]
 863:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 880              		.loc 1 863 3 is_stmt 1 view .LVU305
 863:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 881              		.loc 1 863 25 is_stmt 0 view .LVU306
 882 004c 4263     		str	r2, [r0, #52]
 864:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 883              		.loc 1 864 3 is_stmt 1 view .LVU307
 864:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 884              		.loc 1 864 30 is_stmt 0 view .LVU308
 885 004e 8263     		str	r2, [r0, #56]
 865:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 886              		.loc 1 865 3 is_stmt 1 view .LVU309
 865:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 887              		.loc 1 865 24 is_stmt 0 view .LVU310
 888 0050 C263     		str	r2, [r0, #60]
 866:Core/Src/main.c ****   /* Timing */
 889              		.loc 1 866 3 is_stmt 1 view .LVU311
 866:Core/Src/main.c ****   /* Timing */
 890              		.loc 1 866 23 is_stmt 0 view .LVU312
 891 0052 0264     		str	r2, [r0, #64]
 868:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 892              		.loc 1 868 3 is_stmt 1 view .LVU313
 868:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 893              		.loc 1 868 27 is_stmt 0 view .LVU314
 894 0054 0F23     		movs	r3, #15
 895 0056 0793     		str	r3, [sp, #28]
 869:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 896              		.loc 1 869 3 is_stmt 1 view .LVU315
 869:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 897              		.loc 1 869 26 is_stmt 0 view .LVU316
 898 0058 0893     		str	r3, [sp, #32]
 870:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 899              		.loc 1 870 3 is_stmt 1 view .LVU317
 870:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 900              		.loc 1 870 24 is_stmt 0 view .LVU318
 901 005a FF24     		movs	r4, #255
 902 005c 0994     		str	r4, [sp, #36]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 42


 871:Core/Src/main.c ****   Timing.CLKDivision = 16;
 903              		.loc 1 871 3 is_stmt 1 view .LVU319
 871:Core/Src/main.c ****   Timing.CLKDivision = 16;
 904              		.loc 1 871 32 is_stmt 0 view .LVU320
 905 005e 0A93     		str	r3, [sp, #40]
 872:Core/Src/main.c ****   Timing.DataLatency = 17;
 906              		.loc 1 872 3 is_stmt 1 view .LVU321
 872:Core/Src/main.c ****   Timing.DataLatency = 17;
 907              		.loc 1 872 22 is_stmt 0 view .LVU322
 908 0060 0B91     		str	r1, [sp, #44]
 873:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 909              		.loc 1 873 3 is_stmt 1 view .LVU323
 873:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 910              		.loc 1 873 22 is_stmt 0 view .LVU324
 911 0062 1123     		movs	r3, #17
 912 0064 0C93     		str	r3, [sp, #48]
 874:Core/Src/main.c ****   /* ExtTiming */
 913              		.loc 1 874 3 is_stmt 1 view .LVU325
 877:Core/Src/main.c ****   {
 914              		.loc 1 877 3 view .LVU326
 877:Core/Src/main.c ****   {
 915              		.loc 1 877 7 is_stmt 0 view .LVU327
 916 0066 07A9     		add	r1, sp, #28
 917 0068 FFF7FEFF 		bl	HAL_NOR_Init
 918              	.LVL23:
 877:Core/Src/main.c ****   {
 919              		.loc 1 877 6 view .LVU328
 920 006c 0028     		cmp	r0, #0
 921 006e 47D1     		bne	.L37
 884:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 922              		.loc 1 884 3 is_stmt 1 view .LVU329
 884:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 923              		.loc 1 884 19 is_stmt 0 view .LVU330
 924 0070 2848     		ldr	r0, .L40+8
 925 0072 274B     		ldr	r3, .L40+4
 926 0074 0360     		str	r3, [r0]
 885:Core/Src/main.c ****   /* hsram2.Init */
 927              		.loc 1 885 3 is_stmt 1 view .LVU331
 885:Core/Src/main.c ****   /* hsram2.Init */
 928              		.loc 1 885 19 is_stmt 0 view .LVU332
 929 0076 03F58273 		add	r3, r3, #260
 930 007a 4360     		str	r3, [r0, #4]
 887:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 931              		.loc 1 887 3 is_stmt 1 view .LVU333
 887:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 932              		.loc 1 887 22 is_stmt 0 view .LVU334
 933 007c 0423     		movs	r3, #4
 934 007e 8360     		str	r3, [r0, #8]
 888:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 935              		.loc 1 888 3 is_stmt 1 view .LVU335
 888:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 936              		.loc 1 888 30 is_stmt 0 view .LVU336
 937 0080 0022     		movs	r2, #0
 938 0082 C260     		str	r2, [r0, #12]
 889:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 939              		.loc 1 889 3 is_stmt 1 view .LVU337
 889:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 43


 940              		.loc 1 889 26 is_stmt 0 view .LVU338
 941 0084 0261     		str	r2, [r0, #16]
 890:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 942              		.loc 1 890 3 is_stmt 1 view .LVU339
 890:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 943              		.loc 1 890 31 is_stmt 0 view .LVU340
 944 0086 1021     		movs	r1, #16
 945 0088 4161     		str	r1, [r0, #20]
 891:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 946              		.loc 1 891 3 is_stmt 1 view .LVU341
 891:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 947              		.loc 1 891 31 is_stmt 0 view .LVU342
 948 008a 8261     		str	r2, [r0, #24]
 892:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 949              		.loc 1 892 3 is_stmt 1 view .LVU343
 892:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 950              		.loc 1 892 34 is_stmt 0 view .LVU344
 951 008c C261     		str	r2, [r0, #28]
 893:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 952              		.loc 1 893 3 is_stmt 1 view .LVU345
 893:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 953              		.loc 1 893 32 is_stmt 0 view .LVU346
 954 008e 0262     		str	r2, [r0, #32]
 894:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 955              		.loc 1 894 3 is_stmt 1 view .LVU347
 894:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 956              		.loc 1 894 30 is_stmt 0 view .LVU348
 957 0090 4262     		str	r2, [r0, #36]
 895:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 958              		.loc 1 895 3 is_stmt 1 view .LVU349
 895:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 959              		.loc 1 895 26 is_stmt 0 view .LVU350
 960 0092 8262     		str	r2, [r0, #40]
 896:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 961              		.loc 1 896 3 is_stmt 1 view .LVU351
 896:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 962              		.loc 1 896 28 is_stmt 0 view .LVU352
 963 0094 C262     		str	r2, [r0, #44]
 897:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 964              		.loc 1 897 3 is_stmt 1 view .LVU353
 897:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 965              		.loc 1 897 32 is_stmt 0 view .LVU354
 966 0096 4FF40043 		mov	r3, #32768
 967 009a 0363     		str	r3, [r0, #48]
 898:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 968              		.loc 1 898 3 is_stmt 1 view .LVU355
 898:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 969              		.loc 1 898 26 is_stmt 0 view .LVU356
 970 009c 4263     		str	r2, [r0, #52]
 899:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 971              		.loc 1 899 3 is_stmt 1 view .LVU357
 899:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 972              		.loc 1 899 31 is_stmt 0 view .LVU358
 973 009e 8263     		str	r2, [r0, #56]
 900:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 974              		.loc 1 900 3 is_stmt 1 view .LVU359
 900:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 44


 975              		.loc 1 900 25 is_stmt 0 view .LVU360
 976 00a0 C263     		str	r2, [r0, #60]
 901:Core/Src/main.c ****   /* Timing */
 977              		.loc 1 901 3 is_stmt 1 view .LVU361
 901:Core/Src/main.c ****   /* Timing */
 978              		.loc 1 901 24 is_stmt 0 view .LVU362
 979 00a2 0264     		str	r2, [r0, #64]
 903:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 980              		.loc 1 903 3 is_stmt 1 view .LVU363
 903:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 981              		.loc 1 903 27 is_stmt 0 view .LVU364
 982 00a4 0F23     		movs	r3, #15
 983 00a6 0793     		str	r3, [sp, #28]
 904:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 984              		.loc 1 904 3 is_stmt 1 view .LVU365
 904:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 985              		.loc 1 904 26 is_stmt 0 view .LVU366
 986 00a8 0893     		str	r3, [sp, #32]
 905:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 987              		.loc 1 905 3 is_stmt 1 view .LVU367
 905:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 988              		.loc 1 905 24 is_stmt 0 view .LVU368
 989 00aa FF24     		movs	r4, #255
 990 00ac 0994     		str	r4, [sp, #36]
 906:Core/Src/main.c ****   Timing.CLKDivision = 16;
 991              		.loc 1 906 3 is_stmt 1 view .LVU369
 906:Core/Src/main.c ****   Timing.CLKDivision = 16;
 992              		.loc 1 906 32 is_stmt 0 view .LVU370
 993 00ae 0A93     		str	r3, [sp, #40]
 907:Core/Src/main.c ****   Timing.DataLatency = 17;
 994              		.loc 1 907 3 is_stmt 1 view .LVU371
 907:Core/Src/main.c ****   Timing.DataLatency = 17;
 995              		.loc 1 907 22 is_stmt 0 view .LVU372
 996 00b0 0B91     		str	r1, [sp, #44]
 908:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 997              		.loc 1 908 3 is_stmt 1 view .LVU373
 908:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 998              		.loc 1 908 22 is_stmt 0 view .LVU374
 999 00b2 1123     		movs	r3, #17
 1000 00b4 0C93     		str	r3, [sp, #48]
 909:Core/Src/main.c ****   /* ExtTiming */
 1001              		.loc 1 909 3 is_stmt 1 view .LVU375
 909:Core/Src/main.c ****   /* ExtTiming */
 1002              		.loc 1 909 21 is_stmt 0 view .LVU376
 1003 00b6 0D92     		str	r2, [sp, #52]
 912:Core/Src/main.c ****   {
 1004              		.loc 1 912 3 is_stmt 1 view .LVU377
 912:Core/Src/main.c ****   {
 1005              		.loc 1 912 7 is_stmt 0 view .LVU378
 1006 00b8 07A9     		add	r1, sp, #28
 1007 00ba FFF7FEFF 		bl	HAL_SRAM_Init
 1008              	.LVL24:
 912:Core/Src/main.c ****   {
 1009              		.loc 1 912 6 view .LVU379
 1010 00be 08BB     		cbnz	r0, .L38
 919:Core/Src/main.c ****   /* hsdram1.Init */
 1011              		.loc 1 919 3 is_stmt 1 view .LVU380
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 45


 919:Core/Src/main.c ****   /* hsdram1.Init */
 1012              		.loc 1 919 20 is_stmt 0 view .LVU381
 1013 00c0 1548     		ldr	r0, .L40+12
 1014 00c2 164B     		ldr	r3, .L40+16
 1015 00c4 0360     		str	r3, [r0]
 921:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1016              		.loc 1 921 3 is_stmt 1 view .LVU382
 921:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 1017              		.loc 1 921 23 is_stmt 0 view .LVU383
 1018 00c6 0123     		movs	r3, #1
 1019 00c8 4360     		str	r3, [r0, #4]
 922:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 1020              		.loc 1 922 3 is_stmt 1 view .LVU384
 922:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 1021              		.loc 1 922 33 is_stmt 0 view .LVU385
 1022 00ca 0023     		movs	r3, #0
 1023 00cc 8360     		str	r3, [r0, #8]
 923:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 1024              		.loc 1 923 3 is_stmt 1 view .LVU386
 923:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 1025              		.loc 1 923 30 is_stmt 0 view .LVU387
 1026 00ce C360     		str	r3, [r0, #12]
 924:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1027              		.loc 1 924 3 is_stmt 1 view .LVU388
 924:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 1028              		.loc 1 924 32 is_stmt 0 view .LVU389
 1029 00d0 2022     		movs	r2, #32
 1030 00d2 0261     		str	r2, [r0, #16]
 925:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 1031              		.loc 1 925 3 is_stmt 1 view .LVU390
 925:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 1032              		.loc 1 925 35 is_stmt 0 view .LVU391
 1033 00d4 4022     		movs	r2, #64
 1034 00d6 4261     		str	r2, [r0, #20]
 926:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1035              		.loc 1 926 3 is_stmt 1 view .LVU392
 926:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1036              		.loc 1 926 27 is_stmt 0 view .LVU393
 1037 00d8 8022     		movs	r2, #128
 1038 00da 8261     		str	r2, [r0, #24]
 927:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 1039              		.loc 1 927 3 is_stmt 1 view .LVU394
 927:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 1040              		.loc 1 927 32 is_stmt 0 view .LVU395
 1041 00dc C361     		str	r3, [r0, #28]
 928:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 1042              		.loc 1 928 3 is_stmt 1 view .LVU396
 928:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 1043              		.loc 1 928 30 is_stmt 0 view .LVU397
 1044 00de 0362     		str	r3, [r0, #32]
 929:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1045              		.loc 1 929 3 is_stmt 1 view .LVU398
 929:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1046              		.loc 1 929 26 is_stmt 0 view .LVU399
 1047 00e0 4362     		str	r3, [r0, #36]
 930:Core/Src/main.c ****   /* SdramTiming */
 1048              		.loc 1 930 3 is_stmt 1 view .LVU400
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 46


 930:Core/Src/main.c ****   /* SdramTiming */
 1049              		.loc 1 930 30 is_stmt 0 view .LVU401
 1050 00e2 8362     		str	r3, [r0, #40]
 932:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 1051              		.loc 1 932 3 is_stmt 1 view .LVU402
 932:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 1052              		.loc 1 932 33 is_stmt 0 view .LVU403
 1053 00e4 1023     		movs	r3, #16
 1054 00e6 0093     		str	r3, [sp]
 933:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 1055              		.loc 1 933 3 is_stmt 1 view .LVU404
 933:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 1056              		.loc 1 933 36 is_stmt 0 view .LVU405
 1057 00e8 0193     		str	r3, [sp, #4]
 934:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 1058              		.loc 1 934 3 is_stmt 1 view .LVU406
 934:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 1059              		.loc 1 934 31 is_stmt 0 view .LVU407
 1060 00ea 0293     		str	r3, [sp, #8]
 935:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 1061              		.loc 1 935 3 is_stmt 1 view .LVU408
 935:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 1062              		.loc 1 935 29 is_stmt 0 view .LVU409
 1063 00ec 0393     		str	r3, [sp, #12]
 936:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 1064              		.loc 1 936 3 is_stmt 1 view .LVU410
 936:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 1065              		.loc 1 936 33 is_stmt 0 view .LVU411
 1066 00ee 0493     		str	r3, [sp, #16]
 937:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 1067              		.loc 1 937 3 is_stmt 1 view .LVU412
 937:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 1068              		.loc 1 937 23 is_stmt 0 view .LVU413
 1069 00f0 0593     		str	r3, [sp, #20]
 938:Core/Src/main.c **** 
 1070              		.loc 1 938 3 is_stmt 1 view .LVU414
 938:Core/Src/main.c **** 
 1071              		.loc 1 938 24 is_stmt 0 view .LVU415
 1072 00f2 0693     		str	r3, [sp, #24]
 940:Core/Src/main.c ****   {
 1073              		.loc 1 940 3 is_stmt 1 view .LVU416
 940:Core/Src/main.c ****   {
 1074              		.loc 1 940 7 is_stmt 0 view .LVU417
 1075 00f4 6946     		mov	r1, sp
 1076 00f6 FFF7FEFF 		bl	HAL_SDRAM_Init
 1077              	.LVL25:
 940:Core/Src/main.c ****   {
 1078              		.loc 1 940 6 view .LVU418
 1079 00fa 28B9     		cbnz	r0, .L39
 948:Core/Src/main.c **** 
 1080              		.loc 1 948 1 view .LVU419
 1081 00fc 0EB0     		add	sp, sp, #56
 1082              	.LCFI12:
 1083              		.cfi_remember_state
 1084              		.cfi_def_cfa_offset 8
 1085              		@ sp needed
 1086 00fe 10BD     		pop	{r4, pc}
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 47


 1087              	.L37:
 1088              	.LCFI13:
 1089              		.cfi_restore_state
 879:Core/Src/main.c ****   }
 1090              		.loc 1 879 5 is_stmt 1 view .LVU420
 1091 0100 FFF7FEFF 		bl	Error_Handler
 1092              	.LVL26:
 1093              	.L38:
 914:Core/Src/main.c ****   }
 1094              		.loc 1 914 5 view .LVU421
 1095 0104 FFF7FEFF 		bl	Error_Handler
 1096              	.LVL27:
 1097              	.L39:
 942:Core/Src/main.c ****   }
 1098              		.loc 1 942 5 view .LVU422
 1099 0108 FFF7FEFF 		bl	Error_Handler
 1100              	.LVL28:
 1101              	.L41:
 1102              		.align	2
 1103              	.L40:
 1104 010c 00000000 		.word	.LANCHOR7
 1105 0110 00400052 		.word	1375748096
 1106 0114 00000000 		.word	.LANCHOR8
 1107 0118 00000000 		.word	.LANCHOR9
 1108 011c 40410052 		.word	1375748416
 1109              		.cfi_endproc
 1110              	.LFE348:
 1112              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1113              		.align	1
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	MX_I2C1_Init:
 1119              	.LFB340:
 442:Core/Src/main.c **** 
 1120              		.loc 1 442 1 view -0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124 0000 08B5     		push	{r3, lr}
 1125              	.LCFI14:
 1126              		.cfi_def_cfa_offset 8
 1127              		.cfi_offset 3, -8
 1128              		.cfi_offset 14, -4
 451:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 1129              		.loc 1 451 3 view .LVU424
 451:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 1130              		.loc 1 451 18 is_stmt 0 view .LVU425
 1131 0002 1348     		ldr	r0, .L50
 1132 0004 134B     		ldr	r3, .L50+4
 1133 0006 0360     		str	r3, [r0]
 452:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1134              		.loc 1 452 3 is_stmt 1 view .LVU426
 452:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1135              		.loc 1 452 21 is_stmt 0 view .LVU427
 1136 0008 A3F13D53 		sub	r3, r3, #792723456
 1137 000c A3F53F13 		sub	r3, r3, #3129344
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 48


 1138 0010 243B     		subs	r3, r3, #36
 1139 0012 4360     		str	r3, [r0, #4]
 453:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1140              		.loc 1 453 3 is_stmt 1 view .LVU428
 453:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1141              		.loc 1 453 26 is_stmt 0 view .LVU429
 1142 0014 0023     		movs	r3, #0
 1143 0016 8360     		str	r3, [r0, #8]
 454:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1144              		.loc 1 454 3 is_stmt 1 view .LVU430
 454:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1145              		.loc 1 454 29 is_stmt 0 view .LVU431
 1146 0018 0122     		movs	r2, #1
 1147 001a C260     		str	r2, [r0, #12]
 455:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1148              		.loc 1 455 3 is_stmt 1 view .LVU432
 455:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1149              		.loc 1 455 30 is_stmt 0 view .LVU433
 1150 001c 0361     		str	r3, [r0, #16]
 456:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1151              		.loc 1 456 3 is_stmt 1 view .LVU434
 456:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1152              		.loc 1 456 26 is_stmt 0 view .LVU435
 1153 001e 4361     		str	r3, [r0, #20]
 457:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1154              		.loc 1 457 3 is_stmt 1 view .LVU436
 457:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1155              		.loc 1 457 31 is_stmt 0 view .LVU437
 1156 0020 8361     		str	r3, [r0, #24]
 458:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1157              		.loc 1 458 3 is_stmt 1 view .LVU438
 458:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1158              		.loc 1 458 30 is_stmt 0 view .LVU439
 1159 0022 C361     		str	r3, [r0, #28]
 459:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1160              		.loc 1 459 3 is_stmt 1 view .LVU440
 459:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1161              		.loc 1 459 28 is_stmt 0 view .LVU441
 1162 0024 0362     		str	r3, [r0, #32]
 460:Core/Src/main.c ****   {
 1163              		.loc 1 460 3 is_stmt 1 view .LVU442
 460:Core/Src/main.c ****   {
 1164              		.loc 1 460 7 is_stmt 0 view .LVU443
 1165 0026 FFF7FEFF 		bl	HAL_I2C_Init
 1166              	.LVL29:
 460:Core/Src/main.c ****   {
 1167              		.loc 1 460 6 view .LVU444
 1168 002a 50B9     		cbnz	r0, .L47
 467:Core/Src/main.c ****   {
 1169              		.loc 1 467 3 is_stmt 1 view .LVU445
 467:Core/Src/main.c ****   {
 1170              		.loc 1 467 7 is_stmt 0 view .LVU446
 1171 002c 0021     		movs	r1, #0
 1172 002e 0848     		ldr	r0, .L50
 1173 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1174              	.LVL30:
 467:Core/Src/main.c ****   {
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 49


 1175              		.loc 1 467 6 view .LVU447
 1176 0034 38B9     		cbnz	r0, .L48
 474:Core/Src/main.c ****   {
 1177              		.loc 1 474 3 is_stmt 1 view .LVU448
 474:Core/Src/main.c ****   {
 1178              		.loc 1 474 7 is_stmt 0 view .LVU449
 1179 0036 0021     		movs	r1, #0
 1180 0038 0548     		ldr	r0, .L50
 1181 003a FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1182              	.LVL31:
 474:Core/Src/main.c ****   {
 1183              		.loc 1 474 6 view .LVU450
 1184 003e 20B9     		cbnz	r0, .L49
 482:Core/Src/main.c **** 
 1185              		.loc 1 482 1 view .LVU451
 1186 0040 08BD     		pop	{r3, pc}
 1187              	.L47:
 462:Core/Src/main.c ****   }
 1188              		.loc 1 462 5 is_stmt 1 view .LVU452
 1189 0042 FFF7FEFF 		bl	Error_Handler
 1190              	.LVL32:
 1191              	.L48:
 469:Core/Src/main.c ****   }
 1192              		.loc 1 469 5 view .LVU453
 1193 0046 FFF7FEFF 		bl	Error_Handler
 1194              	.LVL33:
 1195              	.L49:
 476:Core/Src/main.c ****   }
 1196              		.loc 1 476 5 view .LVU454
 1197 004a FFF7FEFF 		bl	Error_Handler
 1198              	.LVL34:
 1199              	.L51:
 1200 004e 00BF     		.align	2
 1201              	.L50:
 1202 0050 00000000 		.word	.LANCHOR10
 1203 0054 00540040 		.word	1073763328
 1204              		.cfi_endproc
 1205              	.LFE340:
 1207              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1208              		.align	1
 1209              		.syntax unified
 1210              		.thumb
 1211              		.thumb_func
 1213              	MX_LTDC_Init:
 1214              	.LFB341:
 490:Core/Src/main.c **** 
 1215              		.loc 1 490 1 view -0
 1216              		.cfi_startproc
 1217              		@ args = 0, pretend = 0, frame = 104
 1218              		@ frame_needed = 0, uses_anonymous_args = 0
 1219 0000 10B5     		push	{r4, lr}
 1220              	.LCFI15:
 1221              		.cfi_def_cfa_offset 8
 1222              		.cfi_offset 4, -8
 1223              		.cfi_offset 14, -4
 1224 0002 9AB0     		sub	sp, sp, #104
 1225              	.LCFI16:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 50


 1226              		.cfi_def_cfa_offset 112
 496:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1227              		.loc 1 496 3 view .LVU456
 496:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1228              		.loc 1 496 24 is_stmt 0 view .LVU457
 1229 0004 3424     		movs	r4, #52
 1230 0006 2246     		mov	r2, r4
 1231 0008 0021     		movs	r1, #0
 1232 000a 0DEB0400 		add	r0, sp, r4
 1233 000e FFF7FEFF 		bl	memset
 1234              	.LVL35:
 497:Core/Src/main.c **** 
 1235              		.loc 1 497 3 is_stmt 1 view .LVU458
 497:Core/Src/main.c **** 
 1236              		.loc 1 497 24 is_stmt 0 view .LVU459
 1237 0012 2246     		mov	r2, r4
 1238 0014 0021     		movs	r1, #0
 1239 0016 6846     		mov	r0, sp
 1240 0018 FFF7FEFF 		bl	memset
 1241              	.LVL36:
 502:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1242              		.loc 1 502 3 is_stmt 1 view .LVU460
 502:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1243              		.loc 1 502 18 is_stmt 0 view .LVU461
 1244 001c 3248     		ldr	r0, .L60
 1245 001e 334B     		ldr	r3, .L60+4
 1246 0020 0360     		str	r3, [r0]
 503:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1247              		.loc 1 503 3 is_stmt 1 view .LVU462
 503:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1248              		.loc 1 503 25 is_stmt 0 view .LVU463
 1249 0022 0023     		movs	r3, #0
 1250 0024 4360     		str	r3, [r0, #4]
 504:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1251              		.loc 1 504 3 is_stmt 1 view .LVU464
 504:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1252              		.loc 1 504 25 is_stmt 0 view .LVU465
 1253 0026 8360     		str	r3, [r0, #8]
 505:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1254              		.loc 1 505 3 is_stmt 1 view .LVU466
 505:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1255              		.loc 1 505 25 is_stmt 0 view .LVU467
 1256 0028 C360     		str	r3, [r0, #12]
 506:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 1257              		.loc 1 506 3 is_stmt 1 view .LVU468
 506:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 1258              		.loc 1 506 25 is_stmt 0 view .LVU469
 1259 002a 0361     		str	r3, [r0, #16]
 507:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1260              		.loc 1 507 3 is_stmt 1 view .LVU470
 507:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1261              		.loc 1 507 29 is_stmt 0 view .LVU471
 1262 002c 0722     		movs	r2, #7
 1263 002e 4261     		str	r2, [r0, #20]
 508:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
 1264              		.loc 1 508 3 is_stmt 1 view .LVU472
 508:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 51


 1265              		.loc 1 508 27 is_stmt 0 view .LVU473
 1266 0030 0322     		movs	r2, #3
 1267 0032 8261     		str	r2, [r0, #24]
 509:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 1268              		.loc 1 509 3 is_stmt 1 view .LVU474
 509:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 1269              		.loc 1 509 29 is_stmt 0 view .LVU475
 1270 0034 0E22     		movs	r2, #14
 1271 0036 C261     		str	r2, [r0, #28]
 510:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 1272              		.loc 1 510 3 is_stmt 1 view .LVU476
 510:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 1273              		.loc 1 510 29 is_stmt 0 view .LVU477
 1274 0038 0522     		movs	r2, #5
 1275 003a 0262     		str	r2, [r0, #32]
 511:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 1276              		.loc 1 511 3 is_stmt 1 view .LVU478
 511:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 1277              		.loc 1 511 33 is_stmt 0 view .LVU479
 1278 003c 40F28E22 		movw	r2, #654
 1279 0040 4262     		str	r2, [r0, #36]
 512:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 1280              		.loc 1 512 3 is_stmt 1 view .LVU480
 512:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 1281              		.loc 1 512 33 is_stmt 0 view .LVU481
 1282 0042 40F2E512 		movw	r2, #485
 1283 0046 8262     		str	r2, [r0, #40]
 513:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 1284              		.loc 1 513 3 is_stmt 1 view .LVU482
 513:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 1285              		.loc 1 513 25 is_stmt 0 view .LVU483
 1286 0048 4FF42572 		mov	r2, #660
 1287 004c C262     		str	r2, [r0, #44]
 514:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1288              		.loc 1 514 3 is_stmt 1 view .LVU484
 514:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1289              		.loc 1 514 25 is_stmt 0 view .LVU485
 1290 004e 40F2E712 		movw	r2, #487
 1291 0052 0263     		str	r2, [r0, #48]
 515:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1292              		.loc 1 515 3 is_stmt 1 view .LVU486
 515:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1293              		.loc 1 515 29 is_stmt 0 view .LVU487
 1294 0054 80F83430 		strb	r3, [r0, #52]
 516:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1295              		.loc 1 516 3 is_stmt 1 view .LVU488
 516:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1296              		.loc 1 516 30 is_stmt 0 view .LVU489
 1297 0058 80F83530 		strb	r3, [r0, #53]
 517:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1298              		.loc 1 517 3 is_stmt 1 view .LVU490
 517:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1299              		.loc 1 517 28 is_stmt 0 view .LVU491
 1300 005c 80F83630 		strb	r3, [r0, #54]
 518:Core/Src/main.c ****   {
 1301              		.loc 1 518 3 is_stmt 1 view .LVU492
 518:Core/Src/main.c ****   {
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 52


 1302              		.loc 1 518 7 is_stmt 0 view .LVU493
 1303 0060 FFF7FEFF 		bl	HAL_LTDC_Init
 1304              	.LVL37:
 518:Core/Src/main.c ****   {
 1305              		.loc 1 518 6 view .LVU494
 1306 0064 0028     		cmp	r0, #0
 1307 0066 38D1     		bne	.L57
 522:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 1308              		.loc 1 522 3 is_stmt 1 view .LVU495
 522:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 1309              		.loc 1 522 22 is_stmt 0 view .LVU496
 1310 0068 0022     		movs	r2, #0
 1311 006a 0D92     		str	r2, [sp, #52]
 523:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1312              		.loc 1 523 3 is_stmt 1 view .LVU497
 523:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1313              		.loc 1 523 22 is_stmt 0 view .LVU498
 1314 006c 0E92     		str	r2, [sp, #56]
 524:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 1315              		.loc 1 524 3 is_stmt 1 view .LVU499
 524:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 1316              		.loc 1 524 22 is_stmt 0 view .LVU500
 1317 006e 0F92     		str	r2, [sp, #60]
 525:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1318              		.loc 1 525 3 is_stmt 1 view .LVU501
 525:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1319              		.loc 1 525 22 is_stmt 0 view .LVU502
 1320 0070 1092     		str	r2, [sp, #64]
 526:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 1321              		.loc 1 526 3 is_stmt 1 view .LVU503
 526:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 1322              		.loc 1 526 25 is_stmt 0 view .LVU504
 1323 0072 1192     		str	r2, [sp, #68]
 527:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1324              		.loc 1 527 3 is_stmt 1 view .LVU505
 527:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1325              		.loc 1 527 19 is_stmt 0 view .LVU506
 1326 0074 1292     		str	r2, [sp, #72]
 528:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1327              		.loc 1 528 3 is_stmt 1 view .LVU507
 528:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1328              		.loc 1 528 20 is_stmt 0 view .LVU508
 1329 0076 1392     		str	r2, [sp, #76]
 529:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1330              		.loc 1 529 3 is_stmt 1 view .LVU509
 529:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1331              		.loc 1 529 29 is_stmt 0 view .LVU510
 1332 0078 4FF48063 		mov	r3, #1024
 1333 007c 1493     		str	r3, [sp, #80]
 530:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 1334              		.loc 1 530 3 is_stmt 1 view .LVU511
 530:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 1335              		.loc 1 530 29 is_stmt 0 view .LVU512
 1336 007e 0523     		movs	r3, #5
 1337 0080 1593     		str	r3, [sp, #84]
 531:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1338              		.loc 1 531 3 is_stmt 1 view .LVU513
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 53


 531:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1339              		.loc 1 531 27 is_stmt 0 view .LVU514
 1340 0082 1692     		str	r2, [sp, #88]
 532:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 1341              		.loc 1 532 3 is_stmt 1 view .LVU515
 532:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 1342              		.loc 1 532 24 is_stmt 0 view .LVU516
 1343 0084 1792     		str	r2, [sp, #92]
 533:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1344              		.loc 1 533 3 is_stmt 1 view .LVU517
 533:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1345              		.loc 1 533 25 is_stmt 0 view .LVU518
 1346 0086 1892     		str	r2, [sp, #96]
 534:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1347              		.loc 1 534 3 is_stmt 1 view .LVU519
 534:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1348              		.loc 1 534 28 is_stmt 0 view .LVU520
 1349 0088 8DF86420 		strb	r2, [sp, #100]
 535:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1350              		.loc 1 535 3 is_stmt 1 view .LVU521
 535:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1351              		.loc 1 535 29 is_stmt 0 view .LVU522
 1352 008c 8DF86520 		strb	r2, [sp, #101]
 536:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1353              		.loc 1 536 3 is_stmt 1 view .LVU523
 536:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1354              		.loc 1 536 27 is_stmt 0 view .LVU524
 1355 0090 8DF86620 		strb	r2, [sp, #102]
 537:Core/Src/main.c ****   {
 1356              		.loc 1 537 3 is_stmt 1 view .LVU525
 537:Core/Src/main.c ****   {
 1357              		.loc 1 537 7 is_stmt 0 view .LVU526
 1358 0094 0DA9     		add	r1, sp, #52
 1359 0096 1448     		ldr	r0, .L60
 1360 0098 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1361              	.LVL38:
 537:Core/Src/main.c ****   {
 1362              		.loc 1 537 6 view .LVU527
 1363 009c F8B9     		cbnz	r0, .L58
 541:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 1364              		.loc 1 541 3 is_stmt 1 view .LVU528
 541:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 1365              		.loc 1 541 23 is_stmt 0 view .LVU529
 1366 009e 0023     		movs	r3, #0
 1367 00a0 0093     		str	r3, [sp]
 542:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1368              		.loc 1 542 3 is_stmt 1 view .LVU530
 542:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1369              		.loc 1 542 23 is_stmt 0 view .LVU531
 1370 00a2 0193     		str	r3, [sp, #4]
 543:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 1371              		.loc 1 543 3 is_stmt 1 view .LVU532
 543:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 1372              		.loc 1 543 23 is_stmt 0 view .LVU533
 1373 00a4 0293     		str	r3, [sp, #8]
 544:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1374              		.loc 1 544 3 is_stmt 1 view .LVU534
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 54


 544:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1375              		.loc 1 544 23 is_stmt 0 view .LVU535
 1376 00a6 0393     		str	r3, [sp, #12]
 545:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 1377              		.loc 1 545 3 is_stmt 1 view .LVU536
 545:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 1378              		.loc 1 545 26 is_stmt 0 view .LVU537
 1379 00a8 0493     		str	r3, [sp, #16]
 546:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 1380              		.loc 1 546 3 is_stmt 1 view .LVU538
 546:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 1381              		.loc 1 546 20 is_stmt 0 view .LVU539
 1382 00aa 0593     		str	r3, [sp, #20]
 547:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1383              		.loc 1 547 3 is_stmt 1 view .LVU540
 547:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1384              		.loc 1 547 21 is_stmt 0 view .LVU541
 1385 00ac 0693     		str	r3, [sp, #24]
 548:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1386              		.loc 1 548 3 is_stmt 1 view .LVU542
 548:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1387              		.loc 1 548 30 is_stmt 0 view .LVU543
 1388 00ae 4FF48062 		mov	r2, #1024
 1389 00b2 0792     		str	r2, [sp, #28]
 549:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 1390              		.loc 1 549 3 is_stmt 1 view .LVU544
 549:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 1391              		.loc 1 549 30 is_stmt 0 view .LVU545
 1392 00b4 0522     		movs	r2, #5
 1393 00b6 0892     		str	r2, [sp, #32]
 550:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 1394              		.loc 1 550 3 is_stmt 1 view .LVU546
 550:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 1395              		.loc 1 550 28 is_stmt 0 view .LVU547
 1396 00b8 0993     		str	r3, [sp, #36]
 551:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 1397              		.loc 1 551 3 is_stmt 1 view .LVU548
 551:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 1398              		.loc 1 551 25 is_stmt 0 view .LVU549
 1399 00ba 0A93     		str	r3, [sp, #40]
 552:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 1400              		.loc 1 552 3 is_stmt 1 view .LVU550
 552:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 1401              		.loc 1 552 26 is_stmt 0 view .LVU551
 1402 00bc 0B93     		str	r3, [sp, #44]
 553:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1403              		.loc 1 553 3 is_stmt 1 view .LVU552
 553:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1404              		.loc 1 553 29 is_stmt 0 view .LVU553
 1405 00be 8DF83030 		strb	r3, [sp, #48]
 554:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 1406              		.loc 1 554 3 is_stmt 1 view .LVU554
 554:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 1407              		.loc 1 554 30 is_stmt 0 view .LVU555
 1408 00c2 8DF83130 		strb	r3, [sp, #49]
 555:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1409              		.loc 1 555 3 is_stmt 1 view .LVU556
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 55


 555:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1410              		.loc 1 555 28 is_stmt 0 view .LVU557
 1411 00c6 8DF83230 		strb	r3, [sp, #50]
 556:Core/Src/main.c ****   {
 1412              		.loc 1 556 3 is_stmt 1 view .LVU558
 556:Core/Src/main.c ****   {
 1413              		.loc 1 556 7 is_stmt 0 view .LVU559
 1414 00ca 0122     		movs	r2, #1
 1415 00cc 6946     		mov	r1, sp
 1416 00ce 0648     		ldr	r0, .L60
 1417 00d0 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1418              	.LVL39:
 556:Core/Src/main.c ****   {
 1419              		.loc 1 556 6 view .LVU560
 1420 00d4 28B9     		cbnz	r0, .L59
 564:Core/Src/main.c **** 
 1421              		.loc 1 564 1 view .LVU561
 1422 00d6 1AB0     		add	sp, sp, #104
 1423              	.LCFI17:
 1424              		.cfi_remember_state
 1425              		.cfi_def_cfa_offset 8
 1426              		@ sp needed
 1427 00d8 10BD     		pop	{r4, pc}
 1428              	.L57:
 1429              	.LCFI18:
 1430              		.cfi_restore_state
 520:Core/Src/main.c ****   }
 1431              		.loc 1 520 5 is_stmt 1 view .LVU562
 1432 00da FFF7FEFF 		bl	Error_Handler
 1433              	.LVL40:
 1434              	.L58:
 539:Core/Src/main.c ****   }
 1435              		.loc 1 539 5 view .LVU563
 1436 00de FFF7FEFF 		bl	Error_Handler
 1437              	.LVL41:
 1438              	.L59:
 558:Core/Src/main.c ****   }
 1439              		.loc 1 558 5 view .LVU564
 1440 00e2 FFF7FEFF 		bl	Error_Handler
 1441              	.LVL42:
 1442              	.L61:
 1443 00e6 00BF     		.align	2
 1444              	.L60:
 1445 00e8 00000000 		.word	.LANCHOR11
 1446 00ec 00100050 		.word	1342181376
 1447              		.cfi_endproc
 1448              	.LFE341:
 1450              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 1451              		.align	1
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1456              	MX_QUADSPI_Init:
 1457              	.LFB342:
 572:Core/Src/main.c **** 
 1458              		.loc 1 572 1 view -0
 1459              		.cfi_startproc
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 56


 1460              		@ args = 0, pretend = 0, frame = 0
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462 0000 08B5     		push	{r3, lr}
 1463              	.LCFI19:
 1464              		.cfi_def_cfa_offset 8
 1465              		.cfi_offset 3, -8
 1466              		.cfi_offset 14, -4
 582:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 1467              		.loc 1 582 3 view .LVU566
 582:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 1468              		.loc 1 582 18 is_stmt 0 view .LVU567
 1469 0002 0A48     		ldr	r0, .L66
 1470 0004 0A4B     		ldr	r3, .L66+4
 1471 0006 0360     		str	r3, [r0]
 583:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 1472              		.loc 1 583 3 is_stmt 1 view .LVU568
 583:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 1473              		.loc 1 583 29 is_stmt 0 view .LVU569
 1474 0008 FF23     		movs	r3, #255
 1475 000a 4360     		str	r3, [r0, #4]
 584:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 1476              		.loc 1 584 3 is_stmt 1 view .LVU570
 584:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 1477              		.loc 1 584 28 is_stmt 0 view .LVU571
 1478 000c 0122     		movs	r2, #1
 1479 000e 8260     		str	r2, [r0, #8]
 585:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 1480              		.loc 1 585 3 is_stmt 1 view .LVU572
 585:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 1481              		.loc 1 585 29 is_stmt 0 view .LVU573
 1482 0010 0023     		movs	r3, #0
 1483 0012 C360     		str	r3, [r0, #12]
 586:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1484              		.loc 1 586 3 is_stmt 1 view .LVU574
 586:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1485              		.loc 1 586 24 is_stmt 0 view .LVU575
 1486 0014 0261     		str	r2, [r0, #16]
 587:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1487              		.loc 1 587 3 is_stmt 1 view .LVU576
 587:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1488              		.loc 1 587 33 is_stmt 0 view .LVU577
 1489 0016 4361     		str	r3, [r0, #20]
 588:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 1490              		.loc 1 588 3 is_stmt 1 view .LVU578
 588:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 1491              		.loc 1 588 24 is_stmt 0 view .LVU579
 1492 0018 8361     		str	r3, [r0, #24]
 589:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1493              		.loc 1 589 3 is_stmt 1 view .LVU580
 589:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1494              		.loc 1 589 24 is_stmt 0 view .LVU581
 1495 001a 4023     		movs	r3, #64
 1496 001c 0362     		str	r3, [r0, #32]
 590:Core/Src/main.c ****   {
 1497              		.loc 1 590 3 is_stmt 1 view .LVU582
 590:Core/Src/main.c ****   {
 1498              		.loc 1 590 7 is_stmt 0 view .LVU583
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 57


 1499 001e FFF7FEFF 		bl	HAL_QSPI_Init
 1500              	.LVL43:
 590:Core/Src/main.c ****   {
 1501              		.loc 1 590 6 view .LVU584
 1502 0022 00B9     		cbnz	r0, .L65
 598:Core/Src/main.c **** 
 1503              		.loc 1 598 1 view .LVU585
 1504 0024 08BD     		pop	{r3, pc}
 1505              	.L65:
 592:Core/Src/main.c ****   }
 1506              		.loc 1 592 5 is_stmt 1 view .LVU586
 1507 0026 FFF7FEFF 		bl	Error_Handler
 1508              	.LVL44:
 1509              	.L67:
 1510 002a 00BF     		.align	2
 1511              	.L66:
 1512 002c 00000000 		.word	.LANCHOR12
 1513 0030 00500052 		.word	1375752192
 1514              		.cfi_endproc
 1515              	.LFE342:
 1517              		.section	.text.MX_SAI1_Init,"ax",%progbits
 1518              		.align	1
 1519              		.syntax unified
 1520              		.thumb
 1521              		.thumb_func
 1523              	MX_SAI1_Init:
 1524              	.LFB343:
 606:Core/Src/main.c **** 
 1525              		.loc 1 606 1 view -0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 0
 1528              		@ frame_needed = 0, uses_anonymous_args = 0
 1529 0000 08B5     		push	{r3, lr}
 1530              	.LCFI20:
 1531              		.cfi_def_cfa_offset 8
 1532              		.cfi_offset 3, -8
 1533              		.cfi_offset 14, -4
 615:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 1534              		.loc 1 615 3 view .LVU588
 615:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 1535              		.loc 1 615 25 is_stmt 0 view .LVU589
 1536 0002 2A48     		ldr	r0, .L74
 1537 0004 2A4B     		ldr	r3, .L74+4
 1538 0006 0360     		str	r3, [r0]
 616:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 1539              		.loc 1 616 3 is_stmt 1 view .LVU590
 616:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 1540              		.loc 1 616 30 is_stmt 0 view .LVU591
 1541 0008 0023     		movs	r3, #0
 1542 000a 4364     		str	r3, [r0, #68]
 617:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 1543              		.loc 1 617 3 is_stmt 1 view .LVU592
 617:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 1544              		.loc 1 617 31 is_stmt 0 view .LVU593
 1545 000c 4360     		str	r3, [r0, #4]
 618:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1546              		.loc 1 618 3 is_stmt 1 view .LVU594
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 58


 618:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1547              		.loc 1 618 30 is_stmt 0 view .LVU595
 1548 000e 4022     		movs	r2, #64
 1549 0010 8264     		str	r2, [r0, #72]
 619:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1550              		.loc 1 619 3 is_stmt 1 view .LVU596
 619:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1551              		.loc 1 619 30 is_stmt 0 view .LVU597
 1552 0012 C364     		str	r3, [r0, #76]
 620:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 1553              		.loc 1 620 3 is_stmt 1 view .LVU598
 620:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 1554              		.loc 1 620 35 is_stmt 0 view .LVU599
 1555 0014 0365     		str	r3, [r0, #80]
 621:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1556              		.loc 1 621 3 is_stmt 1 view .LVU600
 621:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1557              		.loc 1 621 29 is_stmt 0 view .LVU601
 1558 0016 8360     		str	r3, [r0, #8]
 622:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 1559              		.loc 1 622 3 is_stmt 1 view .LVU602
 622:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 1560              		.loc 1 622 33 is_stmt 0 view .LVU603
 1561 0018 4361     		str	r3, [r0, #20]
 623:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1562              		.loc 1 623 3 is_stmt 1 view .LVU604
 623:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1563              		.loc 1 623 31 is_stmt 0 view .LVU605
 1564 001a 8361     		str	r3, [r0, #24]
 624:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 1565              		.loc 1 624 3 is_stmt 1 view .LVU606
 624:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 1566              		.loc 1 624 35 is_stmt 0 view .LVU607
 1567 001c C361     		str	r3, [r0, #28]
 625:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1568              		.loc 1 625 3 is_stmt 1 view .LVU608
 625:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1569              		.loc 1 625 36 is_stmt 0 view .LVU609
 1570 001e 254A     		ldr	r2, .L74+8
 1571 0020 0262     		str	r2, [r0, #32]
 626:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 1572              		.loc 1 626 3 is_stmt 1 view .LVU610
 626:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 1573              		.loc 1 626 32 is_stmt 0 view .LVU611
 1574 0022 C360     		str	r3, [r0, #12]
 627:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 1575              		.loc 1 627 3 is_stmt 1 view .LVU612
 627:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 1576              		.loc 1 627 36 is_stmt 0 view .LVU613
 1577 0024 C362     		str	r3, [r0, #44]
 628:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1578              		.loc 1 628 3 is_stmt 1 view .LVU614
 628:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1579              		.loc 1 628 36 is_stmt 0 view .LVU615
 1580 0026 0363     		str	r3, [r0, #48]
 629:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 1581              		.loc 1 629 3 is_stmt 1 view .LVU616
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 59


 629:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 1582              		.loc 1 629 30 is_stmt 0 view .LVU617
 1583 0028 4363     		str	r3, [r0, #52]
 630:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 1584              		.loc 1 630 3 is_stmt 1 view .LVU618
 630:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 1585              		.loc 1 630 40 is_stmt 0 view .LVU619
 1586 002a 80F83830 		strb	r3, [r0, #56]
 631:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1587              		.loc 1 631 3 is_stmt 1 view .LVU620
 631:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1588              		.loc 1 631 41 is_stmt 0 view .LVU621
 1589 002e 0122     		movs	r2, #1
 1590 0030 C263     		str	r2, [r0, #60]
 632:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 1591              		.loc 1 632 3 is_stmt 1 view .LVU622
 632:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 1592              		.loc 1 632 41 is_stmt 0 view .LVU623
 1593 0032 4FF48071 		mov	r1, #256
 1594 0036 0164     		str	r1, [r0, #64]
 633:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 1595              		.loc 1 633 3 is_stmt 1 view .LVU624
 633:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 1596              		.loc 1 633 38 is_stmt 0 view .LVU625
 1597 0038 0821     		movs	r1, #8
 1598 003a 4165     		str	r1, [r0, #84]
 634:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1599              		.loc 1 634 3 is_stmt 1 view .LVU626
 634:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1600              		.loc 1 634 44 is_stmt 0 view .LVU627
 1601 003c 8265     		str	r2, [r0, #88]
 635:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1602              		.loc 1 635 3 is_stmt 1 view .LVU628
 635:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1603              		.loc 1 635 39 is_stmt 0 view .LVU629
 1604 003e C365     		str	r3, [r0, #92]
 636:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1605              		.loc 1 636 3 is_stmt 1 view .LVU630
 636:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1606              		.loc 1 636 37 is_stmt 0 view .LVU631
 1607 0040 0366     		str	r3, [r0, #96]
 637:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 1608              		.loc 1 637 3 is_stmt 1 view .LVU632
 637:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 1609              		.loc 1 637 35 is_stmt 0 view .LVU633
 1610 0042 4366     		str	r3, [r0, #100]
 638:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1611              		.loc 1 638 3 is_stmt 1 view .LVU634
 638:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1612              		.loc 1 638 40 is_stmt 0 view .LVU635
 1613 0044 8366     		str	r3, [r0, #104]
 639:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 1614              		.loc 1 639 3 is_stmt 1 view .LVU636
 639:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 1615              		.loc 1 639 34 is_stmt 0 view .LVU637
 1616 0046 C366     		str	r3, [r0, #108]
 640:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 60


 1617              		.loc 1 640 3 is_stmt 1 view .LVU638
 640:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 1618              		.loc 1 640 36 is_stmt 0 view .LVU639
 1619 0048 0267     		str	r2, [r0, #112]
 641:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 1620              		.loc 1 641 3 is_stmt 1 view .LVU640
 641:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 1621              		.loc 1 641 36 is_stmt 0 view .LVU641
 1622 004a 4367     		str	r3, [r0, #116]
 642:Core/Src/main.c ****   {
 1623              		.loc 1 642 3 is_stmt 1 view .LVU642
 642:Core/Src/main.c ****   {
 1624              		.loc 1 642 7 is_stmt 0 view .LVU643
 1625 004c FFF7FEFF 		bl	HAL_SAI_Init
 1626              	.LVL45:
 642:Core/Src/main.c ****   {
 1627              		.loc 1 642 6 view .LVU644
 1628 0050 0028     		cmp	r0, #0
 1629 0052 26D1     		bne	.L72
 646:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 1630              		.loc 1 646 3 is_stmt 1 view .LVU645
 646:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 1631              		.loc 1 646 25 is_stmt 0 view .LVU646
 1632 0054 1848     		ldr	r0, .L74+12
 1633 0056 194B     		ldr	r3, .L74+16
 1634 0058 0360     		str	r3, [r0]
 647:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 1635              		.loc 1 647 3 is_stmt 1 view .LVU647
 647:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 1636              		.loc 1 647 30 is_stmt 0 view .LVU648
 1637 005a 0023     		movs	r3, #0
 1638 005c 4364     		str	r3, [r0, #68]
 648:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 1639              		.loc 1 648 3 is_stmt 1 view .LVU649
 648:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 1640              		.loc 1 648 31 is_stmt 0 view .LVU650
 1641 005e 0322     		movs	r2, #3
 1642 0060 4260     		str	r2, [r0, #4]
 649:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1643              		.loc 1 649 3 is_stmt 1 view .LVU651
 649:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1644              		.loc 1 649 30 is_stmt 0 view .LVU652
 1645 0062 4022     		movs	r2, #64
 1646 0064 8264     		str	r2, [r0, #72]
 650:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1647              		.loc 1 650 3 is_stmt 1 view .LVU653
 650:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1648              		.loc 1 650 30 is_stmt 0 view .LVU654
 1649 0066 C364     		str	r3, [r0, #76]
 651:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 1650              		.loc 1 651 3 is_stmt 1 view .LVU655
 651:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 1651              		.loc 1 651 35 is_stmt 0 view .LVU656
 1652 0068 0365     		str	r3, [r0, #80]
 652:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1653              		.loc 1 652 3 is_stmt 1 view .LVU657
 652:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 61


 1654              		.loc 1 652 29 is_stmt 0 view .LVU658
 1655 006a 0122     		movs	r2, #1
 1656 006c 8260     		str	r2, [r0, #8]
 653:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1657              		.loc 1 653 3 is_stmt 1 view .LVU659
 653:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1658              		.loc 1 653 33 is_stmt 0 view .LVU660
 1659 006e 4361     		str	r3, [r0, #20]
 654:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1660              		.loc 1 654 3 is_stmt 1 view .LVU661
 654:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1661              		.loc 1 654 35 is_stmt 0 view .LVU662
 1662 0070 C361     		str	r3, [r0, #28]
 655:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 1663              		.loc 1 655 3 is_stmt 1 view .LVU663
 655:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 1664              		.loc 1 655 32 is_stmt 0 view .LVU664
 1665 0072 C360     		str	r3, [r0, #12]
 656:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 1666              		.loc 1 656 3 is_stmt 1 view .LVU665
 656:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 1667              		.loc 1 656 36 is_stmt 0 view .LVU666
 1668 0074 C362     		str	r3, [r0, #44]
 657:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1669              		.loc 1 657 3 is_stmt 1 view .LVU667
 657:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1670              		.loc 1 657 36 is_stmt 0 view .LVU668
 1671 0076 0363     		str	r3, [r0, #48]
 658:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 1672              		.loc 1 658 3 is_stmt 1 view .LVU669
 658:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 1673              		.loc 1 658 30 is_stmt 0 view .LVU670
 1674 0078 4363     		str	r3, [r0, #52]
 659:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 1675              		.loc 1 659 3 is_stmt 1 view .LVU671
 659:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 1676              		.loc 1 659 40 is_stmt 0 view .LVU672
 1677 007a 80F83830 		strb	r3, [r0, #56]
 660:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1678              		.loc 1 660 3 is_stmt 1 view .LVU673
 660:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1679              		.loc 1 660 41 is_stmt 0 view .LVU674
 1680 007e C263     		str	r2, [r0, #60]
 661:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 1681              		.loc 1 661 3 is_stmt 1 view .LVU675
 661:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 1682              		.loc 1 661 41 is_stmt 0 view .LVU676
 1683 0080 4FF48071 		mov	r1, #256
 1684 0084 0164     		str	r1, [r0, #64]
 662:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 1685              		.loc 1 662 3 is_stmt 1 view .LVU677
 662:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 1686              		.loc 1 662 38 is_stmt 0 view .LVU678
 1687 0086 0821     		movs	r1, #8
 1688 0088 4165     		str	r1, [r0, #84]
 663:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1689              		.loc 1 663 3 is_stmt 1 view .LVU679
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 62


 663:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1690              		.loc 1 663 44 is_stmt 0 view .LVU680
 1691 008a 8265     		str	r2, [r0, #88]
 664:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1692              		.loc 1 664 3 is_stmt 1 view .LVU681
 664:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1693              		.loc 1 664 39 is_stmt 0 view .LVU682
 1694 008c C365     		str	r3, [r0, #92]
 665:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1695              		.loc 1 665 3 is_stmt 1 view .LVU683
 665:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1696              		.loc 1 665 37 is_stmt 0 view .LVU684
 1697 008e 0366     		str	r3, [r0, #96]
 666:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 1698              		.loc 1 666 3 is_stmt 1 view .LVU685
 666:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 1699              		.loc 1 666 35 is_stmt 0 view .LVU686
 1700 0090 4366     		str	r3, [r0, #100]
 667:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1701              		.loc 1 667 3 is_stmt 1 view .LVU687
 667:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1702              		.loc 1 667 40 is_stmt 0 view .LVU688
 1703 0092 8366     		str	r3, [r0, #104]
 668:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 1704              		.loc 1 668 3 is_stmt 1 view .LVU689
 668:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 1705              		.loc 1 668 34 is_stmt 0 view .LVU690
 1706 0094 C366     		str	r3, [r0, #108]
 669:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 1707              		.loc 1 669 3 is_stmt 1 view .LVU691
 669:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 1708              		.loc 1 669 36 is_stmt 0 view .LVU692
 1709 0096 0267     		str	r2, [r0, #112]
 670:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 1710              		.loc 1 670 3 is_stmt 1 view .LVU693
 670:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 1711              		.loc 1 670 36 is_stmt 0 view .LVU694
 1712 0098 4367     		str	r3, [r0, #116]
 671:Core/Src/main.c ****   {
 1713              		.loc 1 671 3 is_stmt 1 view .LVU695
 671:Core/Src/main.c ****   {
 1714              		.loc 1 671 7 is_stmt 0 view .LVU696
 1715 009a FFF7FEFF 		bl	HAL_SAI_Init
 1716              	.LVL46:
 671:Core/Src/main.c ****   {
 1717              		.loc 1 671 6 view .LVU697
 1718 009e 10B9     		cbnz	r0, .L73
 679:Core/Src/main.c **** 
 1719              		.loc 1 679 1 view .LVU698
 1720 00a0 08BD     		pop	{r3, pc}
 1721              	.L72:
 644:Core/Src/main.c ****   }
 1722              		.loc 1 644 5 is_stmt 1 view .LVU699
 1723 00a2 FFF7FEFF 		bl	Error_Handler
 1724              	.LVL47:
 1725              	.L73:
 673:Core/Src/main.c ****   }
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 63


 1726              		.loc 1 673 5 view .LVU700
 1727 00a6 FFF7FEFF 		bl	Error_Handler
 1728              	.LVL48:
 1729              	.L75:
 1730 00aa 00BF     		.align	2
 1731              	.L74:
 1732 00ac 00000000 		.word	.LANCHOR13
 1733 00b0 04580140 		.word	1073829892
 1734 00b4 00EE0200 		.word	192000
 1735 00b8 00000000 		.word	.LANCHOR14
 1736 00bc 24580140 		.word	1073829924
 1737              		.cfi_endproc
 1738              	.LFE343:
 1740              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
 1741              		.align	1
 1742              		.syntax unified
 1743              		.thumb
 1744              		.thumb_func
 1746              	MX_SDMMC1_SD_Init:
 1747              	.LFB344:
 687:Core/Src/main.c **** 
 1748              		.loc 1 687 1 view -0
 1749              		.cfi_startproc
 1750              		@ args = 0, pretend = 0, frame = 0
 1751              		@ frame_needed = 0, uses_anonymous_args = 0
 1752 0000 08B5     		push	{r3, lr}
 1753              	.LCFI21:
 1754              		.cfi_def_cfa_offset 8
 1755              		.cfi_offset 3, -8
 1756              		.cfi_offset 14, -4
 696:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 1757              		.loc 1 696 3 view .LVU702
 696:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 1758              		.loc 1 696 17 is_stmt 0 view .LVU703
 1759 0002 0848     		ldr	r0, .L80
 1760 0004 084B     		ldr	r3, .L80+4
 1761 0006 0360     		str	r3, [r0]
 697:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 1762              		.loc 1 697 3 is_stmt 1 view .LVU704
 697:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 1763              		.loc 1 697 23 is_stmt 0 view .LVU705
 1764 0008 0023     		movs	r3, #0
 1765 000a 4360     		str	r3, [r0, #4]
 698:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 1766              		.loc 1 698 3 is_stmt 1 view .LVU706
 698:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 1767              		.loc 1 698 28 is_stmt 0 view .LVU707
 1768 000c 8360     		str	r3, [r0, #8]
 699:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 1769              		.loc 1 699 3 is_stmt 1 view .LVU708
 699:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 1770              		.loc 1 699 21 is_stmt 0 view .LVU709
 1771 000e 4FF48042 		mov	r2, #16384
 1772 0012 C260     		str	r2, [r0, #12]
 700:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 1773              		.loc 1 700 3 is_stmt 1 view .LVU710
 700:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 64


 1774              		.loc 1 700 33 is_stmt 0 view .LVU711
 1775 0014 0361     		str	r3, [r0, #16]
 701:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 1776              		.loc 1 701 3 is_stmt 1 view .LVU712
 701:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 1777              		.loc 1 701 22 is_stmt 0 view .LVU713
 1778 0016 4361     		str	r3, [r0, #20]
 702:Core/Src/main.c ****   {
 1779              		.loc 1 702 3 is_stmt 1 view .LVU714
 702:Core/Src/main.c ****   {
 1780              		.loc 1 702 7 is_stmt 0 view .LVU715
 1781 0018 FFF7FEFF 		bl	HAL_SD_Init
 1782              	.LVL49:
 702:Core/Src/main.c ****   {
 1783              		.loc 1 702 6 view .LVU716
 1784 001c 00B9     		cbnz	r0, .L79
 710:Core/Src/main.c **** 
 1785              		.loc 1 710 1 view .LVU717
 1786 001e 08BD     		pop	{r3, pc}
 1787              	.L79:
 704:Core/Src/main.c ****   }
 1788              		.loc 1 704 5 is_stmt 1 view .LVU718
 1789 0020 FFF7FEFF 		bl	Error_Handler
 1790              	.LVL50:
 1791              	.L81:
 1792              		.align	2
 1793              	.L80:
 1794 0024 00000000 		.word	.LANCHOR15
 1795 0028 00700052 		.word	1375760384
 1796              		.cfi_endproc
 1797              	.LFE344:
 1799              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1800              		.align	1
 1801              		.syntax unified
 1802              		.thumb
 1803              		.thumb_func
 1805              	MX_USART1_UART_Init:
 1806              	.LFB345:
 718:Core/Src/main.c **** 
 1807              		.loc 1 718 1 view -0
 1808              		.cfi_startproc
 1809              		@ args = 0, pretend = 0, frame = 0
 1810              		@ frame_needed = 0, uses_anonymous_args = 0
 1811 0000 08B5     		push	{r3, lr}
 1812              	.LCFI22:
 1813              		.cfi_def_cfa_offset 8
 1814              		.cfi_offset 3, -8
 1815              		.cfi_offset 14, -4
 727:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1816              		.loc 1 727 3 view .LVU720
 727:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1817              		.loc 1 727 19 is_stmt 0 view .LVU721
 1818 0002 1548     		ldr	r0, .L92
 1819 0004 154B     		ldr	r3, .L92+4
 1820 0006 0360     		str	r3, [r0]
 728:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1821              		.loc 1 728 3 is_stmt 1 view .LVU722
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 65


 728:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1822              		.loc 1 728 24 is_stmt 0 view .LVU723
 1823 0008 4FF4E133 		mov	r3, #115200
 1824 000c 4360     		str	r3, [r0, #4]
 729:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1825              		.loc 1 729 3 is_stmt 1 view .LVU724
 729:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1826              		.loc 1 729 26 is_stmt 0 view .LVU725
 1827 000e 0023     		movs	r3, #0
 1828 0010 8360     		str	r3, [r0, #8]
 730:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1829              		.loc 1 730 3 is_stmt 1 view .LVU726
 730:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1830              		.loc 1 730 24 is_stmt 0 view .LVU727
 1831 0012 C360     		str	r3, [r0, #12]
 731:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1832              		.loc 1 731 3 is_stmt 1 view .LVU728
 731:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1833              		.loc 1 731 22 is_stmt 0 view .LVU729
 1834 0014 0361     		str	r3, [r0, #16]
 732:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1835              		.loc 1 732 3 is_stmt 1 view .LVU730
 732:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1836              		.loc 1 732 20 is_stmt 0 view .LVU731
 1837 0016 0C22     		movs	r2, #12
 1838 0018 4261     		str	r2, [r0, #20]
 733:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1839              		.loc 1 733 3 is_stmt 1 view .LVU732
 733:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1840              		.loc 1 733 25 is_stmt 0 view .LVU733
 1841 001a 8361     		str	r3, [r0, #24]
 734:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1842              		.loc 1 734 3 is_stmt 1 view .LVU734
 734:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1843              		.loc 1 734 28 is_stmt 0 view .LVU735
 1844 001c C361     		str	r3, [r0, #28]
 735:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1845              		.loc 1 735 3 is_stmt 1 view .LVU736
 735:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1846              		.loc 1 735 30 is_stmt 0 view .LVU737
 1847 001e 0362     		str	r3, [r0, #32]
 736:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1848              		.loc 1 736 3 is_stmt 1 view .LVU738
 736:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1849              		.loc 1 736 30 is_stmt 0 view .LVU739
 1850 0020 4362     		str	r3, [r0, #36]
 737:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1851              		.loc 1 737 3 is_stmt 1 view .LVU740
 737:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1852              		.loc 1 737 38 is_stmt 0 view .LVU741
 1853 0022 8362     		str	r3, [r0, #40]
 738:Core/Src/main.c ****   {
 1854              		.loc 1 738 3 is_stmt 1 view .LVU742
 738:Core/Src/main.c ****   {
 1855              		.loc 1 738 7 is_stmt 0 view .LVU743
 1856 0024 FFF7FEFF 		bl	HAL_UART_Init
 1857              	.LVL51:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 66


 738:Core/Src/main.c ****   {
 1858              		.loc 1 738 6 view .LVU744
 1859 0028 70B9     		cbnz	r0, .L88
 742:Core/Src/main.c ****   {
 1860              		.loc 1 742 3 is_stmt 1 view .LVU745
 742:Core/Src/main.c ****   {
 1861              		.loc 1 742 7 is_stmt 0 view .LVU746
 1862 002a 0021     		movs	r1, #0
 1863 002c 0A48     		ldr	r0, .L92
 1864 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1865              	.LVL52:
 742:Core/Src/main.c ****   {
 1866              		.loc 1 742 6 view .LVU747
 1867 0032 58B9     		cbnz	r0, .L89
 746:Core/Src/main.c ****   {
 1868              		.loc 1 746 3 is_stmt 1 view .LVU748
 746:Core/Src/main.c ****   {
 1869              		.loc 1 746 7 is_stmt 0 view .LVU749
 1870 0034 0021     		movs	r1, #0
 1871 0036 0848     		ldr	r0, .L92
 1872 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1873              	.LVL53:
 746:Core/Src/main.c ****   {
 1874              		.loc 1 746 6 view .LVU750
 1875 003c 40B9     		cbnz	r0, .L90
 750:Core/Src/main.c ****   {
 1876              		.loc 1 750 3 is_stmt 1 view .LVU751
 750:Core/Src/main.c ****   {
 1877              		.loc 1 750 7 is_stmt 0 view .LVU752
 1878 003e 0648     		ldr	r0, .L92
 1879 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1880              	.LVL54:
 750:Core/Src/main.c ****   {
 1881              		.loc 1 750 6 view .LVU753
 1882 0044 30B9     		cbnz	r0, .L91
 758:Core/Src/main.c **** 
 1883              		.loc 1 758 1 view .LVU754
 1884 0046 08BD     		pop	{r3, pc}
 1885              	.L88:
 740:Core/Src/main.c ****   }
 1886              		.loc 1 740 5 is_stmt 1 view .LVU755
 1887 0048 FFF7FEFF 		bl	Error_Handler
 1888              	.LVL55:
 1889              	.L89:
 744:Core/Src/main.c ****   }
 1890              		.loc 1 744 5 view .LVU756
 1891 004c FFF7FEFF 		bl	Error_Handler
 1892              	.LVL56:
 1893              	.L90:
 748:Core/Src/main.c ****   }
 1894              		.loc 1 748 5 view .LVU757
 1895 0050 FFF7FEFF 		bl	Error_Handler
 1896              	.LVL57:
 1897              	.L91:
 752:Core/Src/main.c ****   }
 1898              		.loc 1 752 5 view .LVU758
 1899 0054 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 67


 1900              	.LVL58:
 1901              	.L93:
 1902              		.align	2
 1903              	.L92:
 1904 0058 00000000 		.word	.LANCHOR16
 1905 005c 00100140 		.word	1073811456
 1906              		.cfi_endproc
 1907              	.LFE345:
 1909              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1910              		.align	1
 1911              		.syntax unified
 1912              		.thumb
 1913              		.thumb_func
 1915              	MX_USB_OTG_FS_PCD_Init:
 1916              	.LFB346:
 766:Core/Src/main.c **** 
 1917              		.loc 1 766 1 view -0
 1918              		.cfi_startproc
 1919              		@ args = 0, pretend = 0, frame = 0
 1920              		@ frame_needed = 0, uses_anonymous_args = 0
 1921 0000 08B5     		push	{r3, lr}
 1922              	.LCFI23:
 1923              		.cfi_def_cfa_offset 8
 1924              		.cfi_offset 3, -8
 1925              		.cfi_offset 14, -4
 775:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1926              		.loc 1 775 3 view .LVU760
 775:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1927              		.loc 1 775 28 is_stmt 0 view .LVU761
 1928 0002 0B48     		ldr	r0, .L98
 1929 0004 0B4B     		ldr	r3, .L98+4
 1930 0006 0360     		str	r3, [r0]
 776:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1931              		.loc 1 776 3 is_stmt 1 view .LVU762
 776:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1932              		.loc 1 776 38 is_stmt 0 view .LVU763
 1933 0008 0923     		movs	r3, #9
 1934 000a 4360     		str	r3, [r0, #4]
 777:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1935              		.loc 1 777 3 is_stmt 1 view .LVU764
 777:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1936              		.loc 1 777 30 is_stmt 0 view .LVU765
 1937 000c 0222     		movs	r2, #2
 1938 000e C260     		str	r2, [r0, #12]
 778:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1939              		.loc 1 778 3 is_stmt 1 view .LVU766
 778:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1940              		.loc 1 778 35 is_stmt 0 view .LVU767
 1941 0010 0023     		movs	r3, #0
 1942 0012 0361     		str	r3, [r0, #16]
 779:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1943              		.loc 1 779 3 is_stmt 1 view .LVU768
 779:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1944              		.loc 1 779 35 is_stmt 0 view .LVU769
 1945 0014 8261     		str	r2, [r0, #24]
 780:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1946              		.loc 1 780 3 is_stmt 1 view .LVU770
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 68


 780:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1947              		.loc 1 780 35 is_stmt 0 view .LVU771
 1948 0016 C361     		str	r3, [r0, #28]
 781:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1949              		.loc 1 781 3 is_stmt 1 view .LVU772
 781:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1950              		.loc 1 781 41 is_stmt 0 view .LVU773
 1951 0018 0362     		str	r3, [r0, #32]
 782:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1952              		.loc 1 782 3 is_stmt 1 view .LVU774
 782:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1953              		.loc 1 782 35 is_stmt 0 view .LVU775
 1954 001a 4362     		str	r3, [r0, #36]
 783:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1955              		.loc 1 783 3 is_stmt 1 view .LVU776
 783:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1956              		.loc 1 783 48 is_stmt 0 view .LVU777
 1957 001c 8362     		str	r3, [r0, #40]
 784:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1958              		.loc 1 784 3 is_stmt 1 view .LVU778
 784:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1959              		.loc 1 784 44 is_stmt 0 view .LVU779
 1960 001e C362     		str	r3, [r0, #44]
 785:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1961              		.loc 1 785 3 is_stmt 1 view .LVU780
 785:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1962              		.loc 1 785 42 is_stmt 0 view .LVU781
 1963 0020 0363     		str	r3, [r0, #48]
 786:Core/Src/main.c ****   {
 1964              		.loc 1 786 3 is_stmt 1 view .LVU782
 786:Core/Src/main.c ****   {
 1965              		.loc 1 786 7 is_stmt 0 view .LVU783
 1966 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1967              	.LVL59:
 786:Core/Src/main.c ****   {
 1968              		.loc 1 786 6 view .LVU784
 1969 0026 00B9     		cbnz	r0, .L97
 794:Core/Src/main.c **** 
 1970              		.loc 1 794 1 view .LVU785
 1971 0028 08BD     		pop	{r3, pc}
 1972              	.L97:
 788:Core/Src/main.c ****   }
 1973              		.loc 1 788 5 is_stmt 1 view .LVU786
 1974 002a FFF7FEFF 		bl	Error_Handler
 1975              	.LVL60:
 1976              	.L99:
 1977 002e 00BF     		.align	2
 1978              	.L98:
 1979 0030 00000000 		.word	.LANCHOR17
 1980 0034 00000840 		.word	1074266112
 1981              		.cfi_endproc
 1982              	.LFE346:
 1984              		.section	.text.MX_USB_OTG_HS_PCD_Init,"ax",%progbits
 1985              		.align	1
 1986              		.syntax unified
 1987              		.thumb
 1988              		.thumb_func
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 69


 1990              	MX_USB_OTG_HS_PCD_Init:
 1991              	.LFB347:
 802:Core/Src/main.c **** 
 1992              		.loc 1 802 1 view -0
 1993              		.cfi_startproc
 1994              		@ args = 0, pretend = 0, frame = 0
 1995              		@ frame_needed = 0, uses_anonymous_args = 0
 1996 0000 08B5     		push	{r3, lr}
 1997              	.LCFI24:
 1998              		.cfi_def_cfa_offset 8
 1999              		.cfi_offset 3, -8
 2000              		.cfi_offset 14, -4
 811:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 2001              		.loc 1 811 3 view .LVU788
 811:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 2002              		.loc 1 811 28 is_stmt 0 view .LVU789
 2003 0002 0B48     		ldr	r0, .L104
 2004 0004 0B4B     		ldr	r3, .L104+4
 2005 0006 0360     		str	r3, [r0]
 812:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 2006              		.loc 1 812 3 is_stmt 1 view .LVU790
 812:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 2007              		.loc 1 812 38 is_stmt 0 view .LVU791
 2008 0008 0923     		movs	r3, #9
 2009 000a 4360     		str	r3, [r0, #4]
 813:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 2010              		.loc 1 813 3 is_stmt 1 view .LVU792
 813:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 2011              		.loc 1 813 30 is_stmt 0 view .LVU793
 2012 000c 0023     		movs	r3, #0
 2013 000e C360     		str	r3, [r0, #12]
 814:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 2014              		.loc 1 814 3 is_stmt 1 view .LVU794
 814:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 2015              		.loc 1 814 35 is_stmt 0 view .LVU795
 2016 0010 0361     		str	r3, [r0, #16]
 815:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 2017              		.loc 1 815 3 is_stmt 1 view .LVU796
 815:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 2018              		.loc 1 815 35 is_stmt 0 view .LVU797
 2019 0012 0122     		movs	r2, #1
 2020 0014 8261     		str	r2, [r0, #24]
 816:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 2021              		.loc 1 816 3 is_stmt 1 view .LVU798
 816:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 2022              		.loc 1 816 35 is_stmt 0 view .LVU799
 2023 0016 C361     		str	r3, [r0, #28]
 817:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 2024              		.loc 1 817 3 is_stmt 1 view .LVU800
 817:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 2025              		.loc 1 817 41 is_stmt 0 view .LVU801
 2026 0018 0362     		str	r3, [r0, #32]
 818:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 2027              		.loc 1 818 3 is_stmt 1 view .LVU802
 818:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 2028              		.loc 1 818 35 is_stmt 0 view .LVU803
 2029 001a 4362     		str	r3, [r0, #36]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 70


 819:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 2030              		.loc 1 819 3 is_stmt 1 view .LVU804
 819:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 2031              		.loc 1 819 44 is_stmt 0 view .LVU805
 2032 001c C362     		str	r3, [r0, #44]
 820:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 2033              		.loc 1 820 3 is_stmt 1 view .LVU806
 820:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 2034              		.loc 1 820 42 is_stmt 0 view .LVU807
 2035 001e 0363     		str	r3, [r0, #48]
 821:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 2036              		.loc 1 821 3 is_stmt 1 view .LVU808
 821:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 2037              		.loc 1 821 42 is_stmt 0 view .LVU809
 2038 0020 4363     		str	r3, [r0, #52]
 822:Core/Src/main.c ****   {
 2039              		.loc 1 822 3 is_stmt 1 view .LVU810
 822:Core/Src/main.c ****   {
 2040              		.loc 1 822 7 is_stmt 0 view .LVU811
 2041 0022 FFF7FEFF 		bl	HAL_PCD_Init
 2042              	.LVL61:
 822:Core/Src/main.c ****   {
 2043              		.loc 1 822 6 view .LVU812
 2044 0026 00B9     		cbnz	r0, .L103
 830:Core/Src/main.c **** 
 2045              		.loc 1 830 1 view .LVU813
 2046 0028 08BD     		pop	{r3, pc}
 2047              	.L103:
 824:Core/Src/main.c ****   }
 2048              		.loc 1 824 5 is_stmt 1 view .LVU814
 2049 002a FFF7FEFF 		bl	Error_Handler
 2050              	.LVL62:
 2051              	.L105:
 2052 002e 00BF     		.align	2
 2053              	.L104:
 2054 0030 00000000 		.word	.LANCHOR18
 2055 0034 00000440 		.word	1074003968
 2056              		.cfi_endproc
 2057              	.LFE347:
 2059              		.section	.text.SystemClock_Config,"ax",%progbits
 2060              		.align	1
 2061              		.global	SystemClock_Config
 2062              		.syntax unified
 2063              		.thumb
 2064              		.thumb_func
 2066              	SystemClock_Config:
 2067              	.LFB336:
 221:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2068              		.loc 1 221 1 view -0
 2069              		.cfi_startproc
 2070              		@ args = 0, pretend = 0, frame = 112
 2071              		@ frame_needed = 0, uses_anonymous_args = 0
 2072 0000 00B5     		push	{lr}
 2073              	.LCFI25:
 2074              		.cfi_def_cfa_offset 4
 2075              		.cfi_offset 14, -4
 2076 0002 9DB0     		sub	sp, sp, #116
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 71


 2077              	.LCFI26:
 2078              		.cfi_def_cfa_offset 120
 222:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2079              		.loc 1 222 3 view .LVU816
 222:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2080              		.loc 1 222 22 is_stmt 0 view .LVU817
 2081 0004 4C22     		movs	r2, #76
 2082 0006 0021     		movs	r1, #0
 2083 0008 09A8     		add	r0, sp, #36
 2084 000a FFF7FEFF 		bl	memset
 2085              	.LVL63:
 223:Core/Src/main.c **** 
 2086              		.loc 1 223 3 is_stmt 1 view .LVU818
 223:Core/Src/main.c **** 
 2087              		.loc 1 223 22 is_stmt 0 view .LVU819
 2088 000e 2022     		movs	r2, #32
 2089 0010 0021     		movs	r1, #0
 2090 0012 01A8     		add	r0, sp, #4
 2091 0014 FFF7FEFF 		bl	memset
 2092              	.LVL64:
 227:Core/Src/main.c **** 
 2093              		.loc 1 227 3 is_stmt 1 view .LVU820
 2094 0018 0220     		movs	r0, #2
 2095 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 2096              	.LVL65:
 231:Core/Src/main.c **** 
 2097              		.loc 1 231 3 view .LVU821
 2098              	.LBB17:
 231:Core/Src/main.c **** 
 2099              		.loc 1 231 3 view .LVU822
 2100 001e 0023     		movs	r3, #0
 2101 0020 0093     		str	r3, [sp]
 231:Core/Src/main.c **** 
 2102              		.loc 1 231 3 view .LVU823
 231:Core/Src/main.c **** 
 2103              		.loc 1 231 3 view .LVU824
 2104 0022 2C4B     		ldr	r3, .L113
 2105 0024 DA6A     		ldr	r2, [r3, #44]
 2106 0026 22F00102 		bic	r2, r2, #1
 2107 002a DA62     		str	r2, [r3, #44]
 231:Core/Src/main.c **** 
 2108              		.loc 1 231 3 view .LVU825
 2109 002c DB6A     		ldr	r3, [r3, #44]
 2110 002e 03F00103 		and	r3, r3, #1
 2111 0032 0093     		str	r3, [sp]
 231:Core/Src/main.c **** 
 2112              		.loc 1 231 3 view .LVU826
 2113 0034 284B     		ldr	r3, .L113+4
 2114 0036 9A69     		ldr	r2, [r3, #24]
 2115 0038 42F44042 		orr	r2, r2, #49152
 2116 003c 9A61     		str	r2, [r3, #24]
 231:Core/Src/main.c **** 
 2117              		.loc 1 231 3 view .LVU827
 2118 003e 9B69     		ldr	r3, [r3, #24]
 2119 0040 03F44043 		and	r3, r3, #49152
 2120 0044 0093     		str	r3, [sp]
 231:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 72


 2121              		.loc 1 231 3 view .LVU828
 2122 0046 009B     		ldr	r3, [sp]
 2123              	.LBE17:
 231:Core/Src/main.c **** 
 2124              		.loc 1 231 3 view .LVU829
 233:Core/Src/main.c **** 
 2125              		.loc 1 233 3 view .LVU830
 2126              	.L107:
 233:Core/Src/main.c **** 
 2127              		.loc 1 233 48 discriminator 1 view .LVU831
 233:Core/Src/main.c **** 
 2128              		.loc 1 233 8 discriminator 1 view .LVU832
 233:Core/Src/main.c **** 
 2129              		.loc 1 233 10 is_stmt 0 discriminator 1 view .LVU833
 2130 0048 234B     		ldr	r3, .L113+4
 2131 004a 9B69     		ldr	r3, [r3, #24]
 233:Core/Src/main.c **** 
 2132              		.loc 1 233 8 discriminator 1 view .LVU834
 2133 004c 13F4005F 		tst	r3, #8192
 2134 0050 FAD0     		beq	.L107
 237:Core/Src/main.c **** 
 2135              		.loc 1 237 3 is_stmt 1 view .LVU835
 2136 0052 224A     		ldr	r2, .L113+8
 2137 0054 936A     		ldr	r3, [r2, #40]
 2138 0056 23F00303 		bic	r3, r3, #3
 2139 005a 9362     		str	r3, [r2, #40]
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 2140              		.loc 1 242 3 view .LVU836
 242:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 2141              		.loc 1 242 36 is_stmt 0 view .LVU837
 2142 005c 2223     		movs	r3, #34
 2143 005e 0993     		str	r3, [sp, #36]
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2144              		.loc 1 243 3 is_stmt 1 view .LVU838
 243:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2145              		.loc 1 243 30 is_stmt 0 view .LVU839
 2146 0060 0122     		movs	r2, #1
 2147 0062 0C92     		str	r2, [sp, #48]
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 2148              		.loc 1 244 3 is_stmt 1 view .LVU840
 244:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 2149              		.loc 1 244 41 is_stmt 0 view .LVU841
 2150 0064 4023     		movs	r3, #64
 2151 0066 0D93     		str	r3, [sp, #52]
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2152              		.loc 1 245 3 is_stmt 1 view .LVU842
 245:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2153              		.loc 1 245 32 is_stmt 0 view .LVU843
 2154 0068 0F92     		str	r2, [sp, #60]
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2155              		.loc 1 246 3 is_stmt 1 view .LVU844
 246:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2156              		.loc 1 246 34 is_stmt 0 view .LVU845
 2157 006a 0223     		movs	r3, #2
 2158 006c 1293     		str	r3, [sp, #72]
 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2159              		.loc 1 247 3 is_stmt 1 view .LVU846
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 73


 247:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2160              		.loc 1 247 35 is_stmt 0 view .LVU847
 2161 006e 0021     		movs	r1, #0
 2162 0070 1391     		str	r1, [sp, #76]
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 2163              		.loc 1 248 3 is_stmt 1 view .LVU848
 248:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 2164              		.loc 1 248 30 is_stmt 0 view .LVU849
 2165 0072 0421     		movs	r1, #4
 2166 0074 1491     		str	r1, [sp, #80]
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2167              		.loc 1 249 3 is_stmt 1 view .LVU850
 249:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2168              		.loc 1 249 30 is_stmt 0 view .LVU851
 2169 0076 0921     		movs	r1, #9
 2170 0078 1591     		str	r1, [sp, #84]
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 2171              		.loc 1 250 3 is_stmt 1 view .LVU852
 250:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 2172              		.loc 1 250 30 is_stmt 0 view .LVU853
 2173 007a 1693     		str	r3, [sp, #88]
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2174              		.loc 1 251 3 is_stmt 1 view .LVU854
 251:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2175              		.loc 1 251 30 is_stmt 0 view .LVU855
 2176 007c 1792     		str	r2, [sp, #92]
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2177              		.loc 1 252 3 is_stmt 1 view .LVU856
 252:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2178              		.loc 1 252 30 is_stmt 0 view .LVU857
 2179 007e 1893     		str	r3, [sp, #96]
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 2180              		.loc 1 253 3 is_stmt 1 view .LVU858
 253:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 2181              		.loc 1 253 32 is_stmt 0 view .LVU859
 2182 0080 0C22     		movs	r2, #12
 2183 0082 1992     		str	r2, [sp, #100]
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 2184              		.loc 1 254 3 is_stmt 1 view .LVU860
 254:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 2185              		.loc 1 254 35 is_stmt 0 view .LVU861
 2186 0084 1A93     		str	r3, [sp, #104]
 255:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2187              		.loc 1 255 3 is_stmt 1 view .LVU862
 255:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2188              		.loc 1 255 34 is_stmt 0 view .LVU863
 2189 0086 4FF44063 		mov	r3, #3072
 2190 008a 1B93     		str	r3, [sp, #108]
 256:Core/Src/main.c ****   {
 2191              		.loc 1 256 3 is_stmt 1 view .LVU864
 256:Core/Src/main.c ****   {
 2192              		.loc 1 256 7 is_stmt 0 view .LVU865
 2193 008c 09A8     		add	r0, sp, #36
 2194 008e FFF7FEFF 		bl	HAL_RCC_OscConfig
 2195              	.LVL66:
 256:Core/Src/main.c ****   {
 2196              		.loc 1 256 6 view .LVU866
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 74


 2197 0092 D0B9     		cbnz	r0, .L111
 263:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2198              		.loc 1 263 3 is_stmt 1 view .LVU867
 263:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2199              		.loc 1 263 31 is_stmt 0 view .LVU868
 2200 0094 3F23     		movs	r3, #63
 2201 0096 0193     		str	r3, [sp, #4]
 266:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2202              		.loc 1 266 3 is_stmt 1 view .LVU869
 266:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2203              		.loc 1 266 34 is_stmt 0 view .LVU870
 2204 0098 0323     		movs	r3, #3
 2205 009a 0293     		str	r3, [sp, #8]
 267:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2206              		.loc 1 267 3 is_stmt 1 view .LVU871
 267:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2207              		.loc 1 267 35 is_stmt 0 view .LVU872
 2208 009c 0023     		movs	r3, #0
 2209 009e 0393     		str	r3, [sp, #12]
 268:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2210              		.loc 1 268 3 is_stmt 1 view .LVU873
 268:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2211              		.loc 1 268 35 is_stmt 0 view .LVU874
 2212 00a0 0493     		str	r3, [sp, #16]
 269:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 2213              		.loc 1 269 3 is_stmt 1 view .LVU875
 269:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 2214              		.loc 1 269 36 is_stmt 0 view .LVU876
 2215 00a2 0593     		str	r3, [sp, #20]
 270:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 2216              		.loc 1 270 3 is_stmt 1 view .LVU877
 270:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 2217              		.loc 1 270 36 is_stmt 0 view .LVU878
 2218 00a4 0693     		str	r3, [sp, #24]
 271:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2219              		.loc 1 271 3 is_stmt 1 view .LVU879
 271:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2220              		.loc 1 271 36 is_stmt 0 view .LVU880
 2221 00a6 4FF4A062 		mov	r2, #1280
 2222 00aa 0792     		str	r2, [sp, #28]
 272:Core/Src/main.c **** 
 2223              		.loc 1 272 3 is_stmt 1 view .LVU881
 272:Core/Src/main.c **** 
 2224              		.loc 1 272 36 is_stmt 0 view .LVU882
 2225 00ac 0893     		str	r3, [sp, #32]
 274:Core/Src/main.c ****   {
 2226              		.loc 1 274 3 is_stmt 1 view .LVU883
 274:Core/Src/main.c ****   {
 2227              		.loc 1 274 7 is_stmt 0 view .LVU884
 2228 00ae 0121     		movs	r1, #1
 2229 00b0 01A8     		add	r0, sp, #4
 2230 00b2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2231              	.LVL67:
 274:Core/Src/main.c ****   {
 2232              		.loc 1 274 6 view .LVU885
 2233 00b6 50B9     		cbnz	r0, .L112
 278:Core/Src/main.c **** }
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 75


 2234              		.loc 1 278 3 is_stmt 1 view .LVU886
 2235 00b8 4FF48022 		mov	r2, #262144
 2236 00bc 0021     		movs	r1, #0
 2237 00be 0846     		mov	r0, r1
 2238 00c0 FFF7FEFF 		bl	HAL_RCC_MCOConfig
 2239              	.LVL68:
 279:Core/Src/main.c **** 
 2240              		.loc 1 279 1 is_stmt 0 view .LVU887
 2241 00c4 1DB0     		add	sp, sp, #116
 2242              	.LCFI27:
 2243              		.cfi_remember_state
 2244              		.cfi_def_cfa_offset 4
 2245              		@ sp needed
 2246 00c6 5DF804FB 		ldr	pc, [sp], #4
 2247              	.L111:
 2248              	.LCFI28:
 2249              		.cfi_restore_state
 258:Core/Src/main.c ****   }
 2250              		.loc 1 258 5 is_stmt 1 view .LVU888
 2251 00ca FFF7FEFF 		bl	Error_Handler
 2252              	.LVL69:
 2253              	.L112:
 276:Core/Src/main.c ****   }
 2254              		.loc 1 276 5 view .LVU889
 2255 00ce FFF7FEFF 		bl	Error_Handler
 2256              	.LVL70:
 2257              	.L114:
 2258 00d2 00BF     		.align	2
 2259              	.L113:
 2260 00d4 00040058 		.word	1476396032
 2261 00d8 00480258 		.word	1476544512
 2262 00dc 00440258 		.word	1476543488
 2263              		.cfi_endproc
 2264              	.LFE336:
 2266              		.section	.text.main,"ax",%progbits
 2267              		.align	1
 2268              		.global	main
 2269              		.syntax unified
 2270              		.thumb
 2271              		.thumb_func
 2273              	main:
 2274              	.LFB335:
 131:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2275              		.loc 1 131 1 view -0
 2276              		.cfi_startproc
 2277              		@ Volatile: function does not return.
 2278              		@ args = 0, pretend = 0, frame = 0
 2279              		@ frame_needed = 0, uses_anonymous_args = 0
 2280 0000 08B5     		push	{r3, lr}
 2281              	.LCFI29:
 2282              		.cfi_def_cfa_offset 8
 2283              		.cfi_offset 3, -8
 2284              		.cfi_offset 14, -4
 139:Core/Src/main.c **** 
 2285              		.loc 1 139 3 view .LVU891
 2286 0002 FFF7FEFF 		bl	HAL_Init
 2287              	.LVL71:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 76


 146:Core/Src/main.c **** 
 2288              		.loc 1 146 3 view .LVU892
 2289 0006 FFF7FEFF 		bl	SystemClock_Config
 2290              	.LVL72:
 153:Core/Src/main.c ****   MX_ADC1_Init();
 2291              		.loc 1 153 3 view .LVU893
 2292 000a FFF7FEFF 		bl	MX_GPIO_Init
 2293              	.LVL73:
 154:Core/Src/main.c ****   MX_DFSDM1_Init();
 2294              		.loc 1 154 3 view .LVU894
 2295 000e FFF7FEFF 		bl	MX_ADC1_Init
 2296              	.LVL74:
 155:Core/Src/main.c ****   MX_ETH_Init();
 2297              		.loc 1 155 3 view .LVU895
 2298 0012 FFF7FEFF 		bl	MX_DFSDM1_Init
 2299              	.LVL75:
 156:Core/Src/main.c ****   MX_FMC_Init();
 2300              		.loc 1 156 3 view .LVU896
 2301 0016 FFF7FEFF 		bl	MX_ETH_Init
 2302              	.LVL76:
 157:Core/Src/main.c ****   MX_I2C1_Init();
 2303              		.loc 1 157 3 view .LVU897
 2304 001a FFF7FEFF 		bl	MX_FMC_Init
 2305              	.LVL77:
 158:Core/Src/main.c ****   MX_LTDC_Init();
 2306              		.loc 1 158 3 view .LVU898
 2307 001e FFF7FEFF 		bl	MX_I2C1_Init
 2308              	.LVL78:
 159:Core/Src/main.c ****   MX_QUADSPI_Init();
 2309              		.loc 1 159 3 view .LVU899
 2310 0022 FFF7FEFF 		bl	MX_LTDC_Init
 2311              	.LVL79:
 160:Core/Src/main.c ****   MX_SAI1_Init();
 2312              		.loc 1 160 3 view .LVU900
 2313 0026 FFF7FEFF 		bl	MX_QUADSPI_Init
 2314              	.LVL80:
 161:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 2315              		.loc 1 161 3 view .LVU901
 2316 002a FFF7FEFF 		bl	MX_SAI1_Init
 2317              	.LVL81:
 162:Core/Src/main.c ****   MX_USART1_UART_Init();
 2318              		.loc 1 162 3 view .LVU902
 2319 002e FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 2320              	.LVL82:
 163:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 2321              		.loc 1 163 3 view .LVU903
 2322 0032 FFF7FEFF 		bl	MX_USART1_UART_Init
 2323              	.LVL83:
 164:Core/Src/main.c ****   MX_USB_OTG_HS_PCD_Init();
 2324              		.loc 1 164 3 view .LVU904
 2325 0036 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 2326              	.LVL84:
 165:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2327              		.loc 1 165 3 view .LVU905
 2328 003a FFF7FEFF 		bl	MX_USB_OTG_HS_PCD_Init
 2329              	.LVL85:
 171:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 77


 2330              		.loc 1 171 3 view .LVU906
 2331 003e FFF7FEFF 		bl	osKernelInitialize
 2332              	.LVL86:
 191:Core/Src/main.c **** 
 2333              		.loc 1 191 3 view .LVU907
 191:Core/Src/main.c **** 
 2334              		.loc 1 191 23 is_stmt 0 view .LVU908
 2335 0042 054A     		ldr	r2, .L118
 2336 0044 0021     		movs	r1, #0
 2337 0046 0548     		ldr	r0, .L118+4
 2338 0048 FFF7FEFF 		bl	osThreadNew
 2339              	.LVL87:
 191:Core/Src/main.c **** 
 2340              		.loc 1 191 21 view .LVU909
 2341 004c 044B     		ldr	r3, .L118+8
 2342 004e 1860     		str	r0, [r3]
 202:Core/Src/main.c **** 
 2343              		.loc 1 202 3 is_stmt 1 view .LVU910
 2344 0050 FFF7FEFF 		bl	osKernelStart
 2345              	.LVL88:
 2346              	.L116:
 207:Core/Src/main.c ****   {
 2347              		.loc 1 207 3 discriminator 1 view .LVU911
 212:Core/Src/main.c ****   /* USER CODE END 3 */
 2348              		.loc 1 212 3 discriminator 1 view .LVU912
 207:Core/Src/main.c ****   {
 2349              		.loc 1 207 9 discriminator 1 view .LVU913
 2350 0054 FEE7     		b	.L116
 2351              	.L119:
 2352 0056 00BF     		.align	2
 2353              	.L118:
 2354 0058 00000000 		.word	.LANCHOR19
 2355 005c 00000000 		.word	StartDefaultTask
 2356 0060 00000000 		.word	.LANCHOR20
 2357              		.cfi_endproc
 2358              	.LFE335:
 2360              		.global	defaultTask_attributes
 2361              		.section	.rodata.str1.4,"aMS",%progbits,1
 2362              		.align	2
 2363              	.LC0:
 2364 0000 64656661 		.ascii	"defaultTask\000"
 2364      756C7454 
 2364      61736B00 
 2365              		.global	defaultTaskHandle
 2366              		.global	hsdram1
 2367              		.global	hsram2
 2368              		.global	hnor1
 2369              		.global	hpcd_USB_OTG_HS
 2370              		.global	hpcd_USB_OTG_FS
 2371              		.global	huart1
 2372              		.global	hsd1
 2373              		.global	hsai_BlockB1
 2374              		.global	hsai_BlockA1
 2375              		.global	hqspi
 2376              		.global	hltdc
 2377              		.global	hi2c1
 2378              		.global	heth
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 78


 2379              		.global	hdfsdm1_channel1
 2380              		.global	hadc1
 2381              		.global	TxConfig
 2382              		.global	DMATxDscrTab
 2383              		.global	DMARxDscrTab
 2384              		.section	.RxDecripSection,"aw"
 2385              		.align	2
 2386              		.set	.LANCHOR5,. + 0
 2389              	DMARxDscrTab:
 2390 0000 00000000 		.space	96
 2390      00000000 
 2390      00000000 
 2390      00000000 
 2390      00000000 
 2391              		.section	.TxDecripSection,"aw"
 2392              		.align	2
 2393              		.set	.LANCHOR4,. + 0
 2396              	DMATxDscrTab:
 2397 0000 00000000 		.space	96
 2397      00000000 
 2397      00000000 
 2397      00000000 
 2397      00000000 
 2398              		.section	.bss.MACAddr.0,"aw",%nobits
 2399              		.align	2
 2400              		.set	.LANCHOR3,. + 0
 2403              	MACAddr.0:
 2404 0000 00000000 		.space	6
 2404      0000
 2405              		.section	.bss.TxConfig,"aw",%nobits
 2406              		.align	2
 2407              		.set	.LANCHOR6,. + 0
 2410              	TxConfig:
 2411 0000 00000000 		.space	52
 2411      00000000 
 2411      00000000 
 2411      00000000 
 2411      00000000 
 2412              		.section	.bss.defaultTaskHandle,"aw",%nobits
 2413              		.align	2
 2414              		.set	.LANCHOR20,. + 0
 2417              	defaultTaskHandle:
 2418 0000 00000000 		.space	4
 2419              		.section	.bss.hadc1,"aw",%nobits
 2420              		.align	2
 2421              		.set	.LANCHOR0,. + 0
 2424              	hadc1:
 2425 0000 00000000 		.space	100
 2425      00000000 
 2425      00000000 
 2425      00000000 
 2425      00000000 
 2426              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 2427              		.align	2
 2428              		.set	.LANCHOR1,. + 0
 2431              	hdfsdm1_channel1:
 2432 0000 00000000 		.space	56
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 79


 2432      00000000 
 2432      00000000 
 2432      00000000 
 2432      00000000 
 2433              		.section	.bss.heth,"aw",%nobits
 2434              		.align	2
 2435              		.set	.LANCHOR2,. + 0
 2438              	heth:
 2439 0000 00000000 		.space	136
 2439      00000000 
 2439      00000000 
 2439      00000000 
 2439      00000000 
 2440              		.section	.bss.hi2c1,"aw",%nobits
 2441              		.align	2
 2442              		.set	.LANCHOR10,. + 0
 2445              	hi2c1:
 2446 0000 00000000 		.space	76
 2446      00000000 
 2446      00000000 
 2446      00000000 
 2446      00000000 
 2447              		.section	.bss.hltdc,"aw",%nobits
 2448              		.align	2
 2449              		.set	.LANCHOR11,. + 0
 2452              	hltdc:
 2453 0000 00000000 		.space	168
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2453      00000000 
 2454              		.section	.bss.hnor1,"aw",%nobits
 2455              		.align	2
 2456              		.set	.LANCHOR7,. + 0
 2459              	hnor1:
 2460 0000 00000000 		.space	76
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2460      00000000 
 2461              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2462              		.align	2
 2463              		.set	.LANCHOR17,. + 0
 2466              	hpcd_USB_OTG_FS:
 2467 0000 00000000 		.space	1032
 2467      00000000 
 2467      00000000 
 2467      00000000 
 2467      00000000 
 2468              		.section	.bss.hpcd_USB_OTG_HS,"aw",%nobits
 2469              		.align	2
 2470              		.set	.LANCHOR18,. + 0
 2473              	hpcd_USB_OTG_HS:
 2474 0000 00000000 		.space	1032
 2474      00000000 
 2474      00000000 
 2474      00000000 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 80


 2474      00000000 
 2475              		.section	.bss.hqspi,"aw",%nobits
 2476              		.align	2
 2477              		.set	.LANCHOR12,. + 0
 2480              	hqspi:
 2481 0000 00000000 		.space	76
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2481      00000000 
 2482              		.section	.bss.hsai_BlockA1,"aw",%nobits
 2483              		.align	2
 2484              		.set	.LANCHOR13,. + 0
 2487              	hsai_BlockA1:
 2488 0000 00000000 		.space	152
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2488      00000000 
 2489              		.section	.bss.hsai_BlockB1,"aw",%nobits
 2490              		.align	2
 2491              		.set	.LANCHOR14,. + 0
 2494              	hsai_BlockB1:
 2495 0000 00000000 		.space	152
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2495      00000000 
 2496              		.section	.bss.hsd1,"aw",%nobits
 2497              		.align	2
 2498              		.set	.LANCHOR15,. + 0
 2501              	hsd1:
 2502 0000 00000000 		.space	124
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2502      00000000 
 2503              		.section	.bss.hsdram1,"aw",%nobits
 2504              		.align	2
 2505              		.set	.LANCHOR9,. + 0
 2508              	hsdram1:
 2509 0000 00000000 		.space	52
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2509      00000000 
 2510              		.section	.bss.hsram2,"aw",%nobits
 2511              		.align	2
 2512              		.set	.LANCHOR8,. + 0
 2515              	hsram2:
 2516 0000 00000000 		.space	76
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2516      00000000 
 2517              		.section	.bss.huart1,"aw",%nobits
 2518              		.align	2
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 81


 2519              		.set	.LANCHOR16,. + 0
 2522              	huart1:
 2523 0000 00000000 		.space	144
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2523      00000000 
 2524              		.section	.rodata.defaultTask_attributes,"a"
 2525              		.align	2
 2526              		.set	.LANCHOR19,. + 0
 2529              	defaultTask_attributes:
 2530 0000 00000000 		.word	.LC0
 2531 0004 00000000 		.space	16
 2531      00000000 
 2531      00000000 
 2531      00000000 
 2532 0014 00020000 		.word	512
 2533 0018 18000000 		.word	24
 2534 001c 00000000 		.space	8
 2534      00000000 
 2535              		.text
 2536              	.Letext0:
 2537              		.file 3 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/machine/_default_ty
 2538              		.file 4 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/sys/_stdint.h"
 2539              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2540              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2541              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2542              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2543              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2544              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2545              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 2546              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dfsdm.h"
 2547              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 2548              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2549              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 2550              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 2551              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 2552              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_nor.h"
 2553              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2554              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h"
 2555              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 2556              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sai.h"
 2557              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_sdmmc.h"
 2558              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sd.h"
 2559              		.file 25 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 2560              		.file 26 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2561              		.file 27 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 2562              		.file 28 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 2563              		.file 29 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 2564              		.file 30 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2565              		.file 31 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2566              		.file 32 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2567              		.file 33 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2568              		.file 34 "<built-in>"
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 82


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:19     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:362    .text.MX_GPIO_Init:00000000000001cc $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:373    .text.StartDefaultTask:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:379    .text.StartDefaultTask:0000000000000000 StartDefaultTask
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:406    .text.Error_Handler:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:412    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:444    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:449    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:603    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:611    .text.MX_DFSDM1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:616    .text.MX_DFSDM1_Init:0000000000000000 MX_DFSDM1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:687    .text.MX_DFSDM1_Init:0000000000000034 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:693    .text.MX_ETH_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:698    .text.MX_ETH_Init:0000000000000000 MX_ETH_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:787    .text.MX_ETH_Init:0000000000000054 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:797    .text.MX_FMC_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:802    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1104   .text.MX_FMC_Init:000000000000010c $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1113   .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1118   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1202   .text.MX_I2C1_Init:0000000000000050 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1208   .text.MX_LTDC_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1213   .text.MX_LTDC_Init:0000000000000000 MX_LTDC_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1445   .text.MX_LTDC_Init:00000000000000e8 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1451   .text.MX_QUADSPI_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1456   .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1512   .text.MX_QUADSPI_Init:000000000000002c $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1518   .text.MX_SAI1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1523   .text.MX_SAI1_Init:0000000000000000 MX_SAI1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1732   .text.MX_SAI1_Init:00000000000000ac $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1741   .text.MX_SDMMC1_SD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1746   .text.MX_SDMMC1_SD_Init:0000000000000000 MX_SDMMC1_SD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1794   .text.MX_SDMMC1_SD_Init:0000000000000024 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1800   .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1805   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1904   .text.MX_USART1_UART_Init:0000000000000058 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1910   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1915   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1979   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1985   .text.MX_USB_OTG_HS_PCD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:1990   .text.MX_USB_OTG_HS_PCD_Init:0000000000000000 MX_USB_OTG_HS_PCD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2054   .text.MX_USB_OTG_HS_PCD_Init:0000000000000030 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2060   .text.SystemClock_Config:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2066   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2260   .text.SystemClock_Config:00000000000000d4 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2267   .text.main:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2273   .text.main:0000000000000000 main
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2354   .text.main:0000000000000058 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2529   .rodata.defaultTask_attributes:0000000000000000 defaultTask_attributes
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2362   .rodata.str1.4:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2417   .bss.defaultTaskHandle:0000000000000000 defaultTaskHandle
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2508   .bss.hsdram1:0000000000000000 hsdram1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2515   .bss.hsram2:0000000000000000 hsram2
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2459   .bss.hnor1:0000000000000000 hnor1
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 83


/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2473   .bss.hpcd_USB_OTG_HS:0000000000000000 hpcd_USB_OTG_HS
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2466   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2522   .bss.huart1:0000000000000000 huart1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2501   .bss.hsd1:0000000000000000 hsd1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2494   .bss.hsai_BlockB1:0000000000000000 hsai_BlockB1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2487   .bss.hsai_BlockA1:0000000000000000 hsai_BlockA1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2480   .bss.hqspi:0000000000000000 hqspi
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2452   .bss.hltdc:0000000000000000 hltdc
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2445   .bss.hi2c1:0000000000000000 hi2c1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2438   .bss.heth:0000000000000000 heth
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2431   .bss.hdfsdm1_channel1:0000000000000000 hdfsdm1_channel1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2424   .bss.hadc1:0000000000000000 hadc1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2410   .bss.TxConfig:0000000000000000 TxConfig
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2396   .TxDecripSection:0000000000000000 DMATxDscrTab
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2389   .RxDecripSection:0000000000000000 DMARxDscrTab
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2385   .RxDecripSection:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2392   .TxDecripSection:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2399   .bss.MACAddr.0:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2403   .bss.MACAddr.0:0000000000000000 MACAddr.0
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2406   .bss.TxConfig:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2413   .bss.defaultTaskHandle:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2420   .bss.hadc1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2427   .bss.hdfsdm1_channel1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2434   .bss.heth:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2441   .bss.hi2c1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2448   .bss.hltdc:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2455   .bss.hnor1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2462   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2469   .bss.hpcd_USB_OTG_HS:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2476   .bss.hqspi:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2483   .bss.hsai_BlockA1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2490   .bss.hsai_BlockB1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2497   .bss.hsd1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2504   .bss.hsdram1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2511   .bss.hsram2:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2518   .bss.huart1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s:2525   .rodata.defaultTask_attributes:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_DFSDM_ChannelInit
HAL_ETH_Init
memset
HAL_NOR_Init
HAL_SRAM_Init
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cciahNDw.s 			page 84


HAL_SAI_Init
HAL_SD_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
