orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
LEFT,,,,gfpga_pad_GPOUT_PAD[3],pad_fpga_o[6],out,,
LEFT,,,,gfpga_pad_GPOUT_EMODE_PAD[3],pad_fpga_o[7],out,,
LEFT,,,,gfpga_pad_GPIN_PDL_PAD[3],pad_fpga_i[6],in,,
LEFT,,,,gfpga_pad_GPIN_PAD[3],pad_fpga_i[7],in,,
BOTTOM,,,,gfpga_pad_GPOUT_PAD[2],pad_fpga_o[4],out,,
BOTTOM,,,,gfpga_pad_GPOUT_EMODE_PAD[2],pad_fpga_o[5],out,,
BOTTOM,,,,gfpga_pad_GPIN_PDL_PAD[2],pad_fpga_i[4],in,,
BOTTOM,,,,gfpga_pad_GPIN_PAD[2],pad_fpga_i[5],in,,
TOP,,,,gfpga_pad_GPOUT_PAD[0],pad_fpga_o[0],out,,
TOP,,,,gfpga_pad_GPOUT_EMODE_PAD[0],pad_fpga_o[1],out,,
TOP,,,,gfpga_pad_GPIN_PDL_PAD[0],pad_fpga_i[0],in,,
TOP,,,,gfpga_pad_GPIN_PAD[0],pad_fpga_i[1],in,,
RIGHT,,,,gfpga_pad_GPOUT_PAD[1],pad_fpga_o[2],out,,
RIGHT,,,,gfpga_pad_GPOUT_EMODE_PAD[1],pad_fpga_o[3],out,,
RIGHT,,,,gfpga_pad_GPIN_PDL_PAD[1],pad_fpga_i[2],in,,
RIGHT,,,,gfpga_pad_GPIN_PAD[1],pad_fpga_i[3],in,,
