{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2003.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "172.04"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "53", "@dc": "53", "@oc": "53", "@id": "40547734", "text": ":facetid:toc:db/conf/fpga/fpga2003.bht"}}, "hits": {"@total": "53", "@computed": "53", "@sent": "53", "@first": "0", "hit": [{"@score": "1", "@id": "5786331", "info": {"authors": {"author": [{"@pid": "18/611", "text": "M. A. Hannan Bin Azhar"}, {"@pid": "01/6763", "text": "Keith R. Dimond"}]}, "title": "FPGA-based design of an evolutionary controller for collision-free robot navigation.", "venue": "FPGA", "pages": "237", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AzharD03", "doi": "10.1145/611817.611852", "ee": "https://doi.org/10.1145/611817.611852", "url": "https://dblp.org/rec/conf/fpga/AzharD03"}, "url": "URL#5786331"}, {"@score": "1", "@id": "5786332", "info": {"authors": {"author": [{"@pid": "12/1715", "text": "Sanat Kamal Bahl"}, {"@pid": "p/JPlusquellic", "text": "Jim Plusquellic"}]}, "title": "FPGA implementation of a fast Hadamard transformer for WCDMA.", "venue": "FPGA", "pages": "237", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BahlP03", "doi": "10.1145/611817.611853", "ee": "https://doi.org/10.1145/611817.611853", "url": "https://dblp.org/rec/conf/fpga/BahlP03"}, "url": "URL#5786332"}, {"@score": "1", "@id": "5786333", "info": {"authors": {"author": [{"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}, {"@pid": "73/6295", "text": "Vikram Saxena"}, {"@pid": "287/0053", "text": "Juan Ramon Uribe"}, {"@pid": "44/1326", "text": "Malay Haldar"}, {"@pid": "37/6215", "text": "Anshuman Nayak"}, {"@pid": "80/6391", "text": "Victor Kim"}, {"@pid": "93/123", "text": "Debabrata Bagchi"}, {"@pid": "79/3075", "text": "Satrajit Pal"}, {"@pid": "99/3515", "text": "Nikhil Tripathi"}, {"@pid": "15/3537", "text": "Robert Anderson"}]}, "title": "Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.", "venue": "FPGA", "pages": "237", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BanerjeeSUHNKBPTA03", "doi": "10.1145/611817.611854", "ee": "https://doi.org/10.1145/611817.611854", "url": "https://dblp.org/rec/conf/fpga/BanerjeeSUHNKBPTA03"}, "url": "URL#5786333"}, {"@score": "1", "@id": "5786334", "info": {"authors": {"author": [{"@pid": "50/3989", "text": "Khaled Benkrid"}, {"@pid": "06/4978", "text": "Samir Belkacemi"}, {"@pid": "09/3995", "text": "Danny Crookes"}]}, "title": "A logic based approach to hardware abstraction.", "venue": "FPGA", "pages": "238", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BenkridBD03", "doi": "10.1145/611817.611856", "ee": "https://doi.org/10.1145/611817.611856", "url": "https://dblp.org/rec/conf/fpga/BenkridBD03"}, "url": "URL#5786334"}, {"@score": "1", "@id": "5786335", "info": {"authors": {"author": [{"@pid": "46/5564", "text": "Abdsamad Benkrid"}, {"@pid": "09/3995", "text": "Danny Crookes"}, {"@pid": "50/3989", "text": "Khaled Benkrid"}]}, "title": "Design framework for the implementation of the 2-D orthogonal discrete wavelet transform on FPGA.", "venue": "FPGA", "pages": "238", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BenkridCB03", "doi": "10.1145/611817.611855", "ee": "https://doi.org/10.1145/611817.611855", "url": "https://dblp.org/rec/conf/fpga/BenkridCB03"}, "url": "URL#5786335"}, {"@score": "1", "@id": "5786336", "info": {"authors": {"author": [{"@pid": "50/3989", "text": "Khaled Benkrid"}, {"@pid": "83/3259", "text": "S. Sukhsawas"}, {"@pid": "09/3995", "text": "Danny Crookes"}, {"@pid": "06/4978", "text": "Samir Belkacemi"}]}, "title": "A single-FPGA implementation of image connected component labelling.", "venue": "FPGA", "pages": "238", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BenkridSCB03", "doi": "10.1145/611817.611857", "ee": "https://doi.org/10.1145/611817.611857", "url": "https://dblp.org/rec/conf/fpga/BenkridSCB03"}, "url": "URL#5786336"}, {"@score": "1", "@id": "5786337", "info": {"authors": {"author": [{"@pid": "64/6425", "text": "S\u00e9bastien Bilavarn"}, {"@pid": "96/7029", "text": "Guy Gogniat"}, {"@pid": "67/1244", "text": "Jean Luc Philippe"}]}, "title": "An estimation and exploration methodology from system-level specifications: application to FPGAs.", "venue": "FPGA", "pages": "239", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BilavarnGP03", "doi": "10.1145/611817.611858", "ee": "https://doi.org/10.1145/611817.611858", "url": "https://dblp.org/rec/conf/fpga/BilavarnGP03"}, "url": "URL#5786337"}, {"@score": "1", "@id": "5786338", "info": {"authors": {"author": [{"@pid": "94/3705", "text": "Stephan Bingemer"}, {"@pid": "z/PeterZipf", "text": "Peter Zipf"}, {"@pid": "g/ManfredGlesner", "text": "Manfred Glesner"}]}, "title": "A granularity-based classification model for systems-on-a-chip.", "venue": "FPGA", "pages": "239", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BingemerZG03", "doi": "10.1145/611817.611859", "ee": "https://doi.org/10.1145/611817.611859", "url": "https://dblp.org/rec/conf/fpga/BingemerZG03"}, "url": "URL#5786338"}, {"@score": "1", "@id": "5786339", "info": {"authors": {"author": [{"@pid": "57/3827", "text": "Vanderlei Bonato"}, {"@pid": "12/3892", "text": "Rolf Fredi Molz"}, {"@pid": "03/5599", "text": "Jo\u00e3o Carlos Furtado"}, {"@pid": "74/5812", "text": "Marcos Fl\u00f4res Ferr\u00e3o"}, {"@pid": "m/FernandoGehmMoraes", "text": "Fernando Gehm Moraes"}]}, "title": "Design of a fingerprint system using a hardware/software environment.", "venue": "FPGA", "pages": "240", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BonatoMFFM03", "doi": "10.1145/611817.611860", "ee": "https://doi.org/10.1145/611817.611860", "url": "https://dblp.org/rec/conf/fpga/BonatoMFFM03"}, "url": "URL#5786339"}, {"@score": "1", "@id": "5786340", "info": {"authors": {"author": [{"@pid": "b/ElahehBozorgzadeh", "text": "Elaheh Bozorgzadeh"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Customized regular channel design in FPGAs.", "venue": "FPGA", "pages": "240", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BozorgzadehS03", "doi": "10.1145/611817.611861", "ee": "https://doi.org/10.1145/611817.611861", "url": "https://dblp.org/rec/conf/fpga/BozorgzadehS03"}, "url": "URL#5786340"}, {"@score": "1", "@id": "5786341", "info": {"authors": {"author": [{"@pid": "c/JoanCarletta", "text": "Joan Carletta"}, {"@pid": "15/7020", "text": "Robert J. Veillette"}, {"@pid": "61/2523", "text": "Frederick W. Krach"}, {"@pid": "43/3748", "text": "Zhengwei Fang"}]}, "title": "Implementation of digital fixed-point approximations to continuous-time IIR filters.", "venue": "FPGA", "pages": "241", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CarlettaVKF03", "doi": "10.1145/611817.611863", "ee": "https://doi.org/10.1145/611817.611863", "url": "https://dblp.org/rec/conf/fpga/CarlettaVKF03"}, "url": "URL#5786341"}, {"@score": "1", "@id": "5786342", "info": {"authors": {"author": [{"@pid": "36/2354", "text": "Pak K. Chan"}, {"@pid": "s/MartineDFSchlag", "text": "Martine D. F. Schlag"}]}, "title": "Parallel placement for field-programmable gate arrays.", "venue": "FPGA", "pages": "43-50", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChanS03", "doi": "10.1145/611817.611825", "ee": "https://doi.org/10.1145/611817.611825", "url": "https://dblp.org/rec/conf/fpga/ChanS03"}, "url": "URL#5786342"}, {"@score": "1", "@id": "5786343", "info": {"authors": {"author": [{"@pid": "49/2698", "text": "Chen Chang"}, {"@pid": "11/2706", "text": "Kimmo Kuusilinna"}, {"@pid": "85/747", "text": "Brian C. Richards"}, {"@pid": "53/3917", "text": "Robert W. Brodersen"}]}, "title": "Implementation of BEE: a real-time large-scale hardware emulation engine.", "venue": "FPGA", "pages": "91-99", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChangKRB03", "doi": "10.1145/611817.611832", "ee": "https://doi.org/10.1145/611817.611832", "url": "https://dblp.org/rec/conf/fpga/ChangKRB03"}, "url": "URL#5786343"}, {"@score": "1", "@id": "5786344", "info": {"authors": {"author": [{"@pid": "48/784", "text": "Seonil Choi"}, {"@pid": "45/6503", "text": "Ronald Scrofano"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}, {"@pid": "58/2130", "text": "Ju-wook Jang"}]}, "title": "Energy-efficient signal processing using FPGAs.", "venue": "FPGA", "pages": "225-234", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChoiSPJ03", "doi": "10.1145/611817.611850", "ee": "https://doi.org/10.1145/611817.611850", "url": "https://dblp.org/rec/conf/fpga/ChoiSPJ03"}, "url": "URL#5786344"}, {"@score": "1", "@id": "5786345", "info": {"authors": {"author": [{"@pid": "06/2381", "text": "Katherine Compton"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Track placement: orchestrating routing structures to maximize routability.", "venue": "FPGA", "pages": "241", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ComptonH03", "doi": "10.1145/611817.611864", "ee": "https://doi.org/10.1145/611817.611864", "url": "https://dblp.org/rec/conf/fpga/ComptonH03"}, "url": "URL#5786345"}, {"@score": "1", "@id": "5786346", "info": {"authors": {"author": [{"@pid": "30/6024", "text": "Mehrdad Eslami Dehkordi"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Recursive circuit clustering for minimum delay and area.", "venue": "FPGA", "pages": "242", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DehkordiB03", "doi": "10.1145/611817.611865", "ee": "https://doi.org/10.1145/611817.611865", "url": "https://dblp.org/rec/conf/fpga/DehkordiB03"}, "url": "URL#5786346"}, {"@score": "1", "@id": "5786347", "info": {"authors": {"author": [{"@pid": "d/PedroCDiniz", "text": "Pedro C. Diniz"}, {"@pid": "66/7043", "text": "Joonseok Park"}]}, "title": "Using FPGAs for data and reorganization engines: preliminary results for spatial pointer-based data structures.", "venue": "FPGA", "pages": "242", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DinizP03", "doi": "10.1145/611817.611866", "ee": "https://doi.org/10.1145/611817.611866", "url": "https://dblp.org/rec/conf/fpga/DinizP03"}, "url": "URL#5786347"}, {"@score": "1", "@id": "5786348", "info": {"authors": {"author": [{"@pid": "72/3408", "text": "Hossam A. ElGindy"}, {"@pid": "44/5424", "text": "George Ferizis"}]}, "title": "On hiding latency in reconfigurable systems: the case of merge-sort for an FPGA-based system.", "venue": "FPGA", "pages": "242", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ElGindyF03", "doi": "10.1145/611817.611867", "ee": "https://doi.org/10.1145/611817.611867", "url": "https://dblp.org/rec/conf/fpga/ElGindyF03"}, "url": "URL#5786348"}, {"@score": "1", "@id": "5786349", "info": {"authors": {"author": [{"@pid": "81/3362", "text": "Yongquan Fan"}, {"@pid": "75/1586", "text": "Zeljko Zilic"}]}, "title": "Testing for bit error rate in FPGA communication interfaces.", "venue": "FPGA", "pages": "243", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FanZ03", "doi": "10.1145/611817.611868", "ee": "https://doi.org/10.1145/611817.611868", "url": "https://dblp.org/rec/conf/fpga/FanZ03"}, "url": "URL#5786349"}, {"@score": "1", "@id": "5786350", "info": {"authors": {"author": [{"@pid": "66/2193", "text": "Soheil Ghiasi"}, {"@pid": "38/3458", "text": "Karlene Nguyen"}, {"@pid": "b/ElahehBozorgzadeh", "text": "Elaheh Bozorgzadeh"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "On computation and resource management in an FPGA-based computation environment.", "venue": "FPGA", "pages": "243", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GhiasiNBS03", "doi": "10.1145/611817.611869", "ee": "https://doi.org/10.1145/611817.611869", "url": "https://dblp.org/rec/conf/fpga/GhiasiNBS03"}, "url": "URL#5786350"}, {"@score": "1", "@id": "5786351", "info": {"authors": {"author": [{"@pid": "70/871", "text": "Binlin Guo"}, {"@pid": "98/5026", "text": "Jiarong Tong"}]}, "title": "A SC-based novel configurable analog cell.", "venue": "FPGA", "pages": "243", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoT03", "doi": "10.1145/611817.611870", "ee": "https://doi.org/10.1145/611817.611870", "url": "https://dblp.org/rec/conf/fpga/GuoT03"}, "url": "URL#5786351"}, {"@score": "1", "@id": "5786352", "info": {"authors": {"author": [{"@pid": "19/1050", "text": "Jong-Ru Guo"}, {"@pid": "11/390", "text": "Chao You"}, {"@pid": "80/3262", "text": "Kuan Zhou"}, {"@pid": "73/1050", "text": "Bryan S. Goda"}, {"@pid": "11/40", "text": "Russell P. Kraft"}, {"@pid": "77/4174", "text": "John F. McDonald"}]}, "title": "A scalable 2 V, 20 GHz FPGA using SiGe HBT BiCMOS technology.", "venue": "FPGA", "pages": "145-153", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoYZGKM03", "doi": "10.1145/611817.611840", "ee": "https://doi.org/10.1145/611817.611840", "url": "https://dblp.org/rec/conf/fpga/GuoYZGKM03"}, "url": "URL#5786352"}, {"@score": "1", "@id": "5786353", "info": {"authors": {"author": [{"@pid": "38/4975", "text": "Adrian J. Hilton"}, {"@pid": "63/2769", "text": "Gemma Townson"}, {"@pid": "68/4817", "text": "Jon G. Hall"}]}, "title": "FPGAs in critical hardware/software systems.", "venue": "FPGA", "pages": "244", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HiltonTH03", "doi": "10.1145/611817.611871", "ee": "https://doi.org/10.1145/611817.611871", "url": "https://dblp.org/rec/conf/fpga/HiltonTH03"}, "url": "URL#5786353"}, {"@score": "1", "@id": "5786354", "info": {"authors": {"author": [{"@pid": "55/4142", "text": "Frank Honor\u00e9"}, {"@pid": "15/4871", "text": "Benton H. Calhoun"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "Power-aware architectures and circuits for FPGA-based signal processing.", "venue": "FPGA", "pages": "244", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HonoreCC03", "doi": "10.1145/611817.611872", "ee": "https://doi.org/10.1145/611817.611872", "url": "https://dblp.org/rec/conf/fpga/HonoreCC03"}, "url": "URL#5786354"}, {"@score": "1", "@id": "5786355", "info": {"authors": {"author": [{"@pid": "17/6395", "text": "Randy Huang"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Stochastic, spatial routing for hypergraphs, trees, and meshes.", "venue": "FPGA", "pages": "78-87", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangWD03", "doi": "10.1145/611817.611830", "ee": "https://doi.org/10.1145/611817.611830", "url": "https://dblp.org/rec/conf/fpga/HuangWD03"}, "url": "URL#5786355"}, {"@score": "1", "@id": "5786356", "info": {"authors": {"author": [{"@pid": "93/54", "text": "Kimmo U. J\u00e4rvinen"}, {"@pid": "86/4876", "text": "Matti Tommiska"}, {"@pid": "04/808", "text": "Jorma Skytt\u00e4"}]}, "title": "A fully pipelined memoryless 17.8 Gbps AES-128 encryptor.", "venue": "FPGA", "pages": "207-215", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JarvinenTS03", "doi": "10.1145/611817.611848", "ee": "https://doi.org/10.1145/611817.611848", "url": "https://dblp.org/rec/conf/fpga/JarvinenTS03"}, "url": "URL#5786356"}, {"@score": "1", "@id": "5786357", "info": {"authors": {"author": [{"@pid": "j/AKJones", "text": "Alex K. Jones"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAs.", "venue": "FPGA", "pages": "244", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JonesB03", "doi": "10.1145/611817.611873", "ee": "https://doi.org/10.1145/611817.611873", "url": "https://dblp.org/rec/conf/fpga/JonesB03"}, "url": "URL#5786357"}, {"@score": "1", "@id": "5786358", "info": {"authors": {"author": [{"@pid": "23/4165", "text": "Noha Kafafi"}, {"@pid": "27/2078", "text": "Kimberly A. Bozman"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Architectures and algorithms for synthesizable embedded programmable logic cores.", "venue": "FPGA", "pages": "3-11", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KafafiBW03", "doi": "10.1145/611817.611820", "ee": "https://doi.org/10.1145/611817.611820", "url": "https://dblp.org/rec/conf/fpga/KafafiBW03"}, "url": "URL#5786358"}, {"@score": "1", "@id": "5786359", "info": {"authors": {"author": {"@pid": "k/FatihKocan", "text": "Fatih Kocan"}}, "title": "Reconfigurable randomized K-way graph partitioning.", "venue": "FPGA", "pages": "245", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kocan03", "doi": "10.1145/611817.611874", "ee": "https://doi.org/10.1145/611817.611874", "url": "https://dblp.org/rec/conf/fpga/Kocan03"}, "url": "URL#5786359"}, {"@score": "1", "@id": "5786360", "info": {"authors": {"author": [{"@pid": "19/5186", "text": "Paul D. Kundarewich"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Synthetic circuit generation using clustering and iteration.", "venue": "FPGA", "pages": "245", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KundarewichR03", "doi": "10.1145/611817.611875", "ee": "https://doi.org/10.1145/611817.611875", "url": "https://dblp.org/rec/conf/fpga/KundarewichR03"}, "url": "URL#5786360"}, {"@score": "1", "@id": "5786361", "info": {"authors": {"author": [{"@pid": "50/3584", "text": "Parag K. Lala"}, {"@pid": "56/6336", "text": "B. Kiran Kumar"}]}, "title": "An FPGA architecture with built-in error correction capability.", "venue": "FPGA", "pages": "245", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LalaK03", "doi": "10.1145/611817.611876", "ee": "https://doi.org/10.1145/611817.611876", "url": "https://dblp.org/rec/conf/fpga/LalaK03"}, "url": "URL#5786361"}, {"@score": "1", "@id": "5786362", "info": {"authors": {"author": [{"@pid": "30/3751", "text": "Seokjin Lee"}, {"@pid": "90/1977-1", "text": "Hua Xiang 0001"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}, {"@pid": "17/2746", "text": "Richard Y. Sun"}]}, "title": "Wire type assignment for FPGA routing.", "venue": "FPGA", "pages": "61-67", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeXWS03", "doi": "10.1145/611817.611828", "ee": "https://doi.org/10.1145/611817.611828", "url": "https://dblp.org/rec/conf/fpga/LeeXWS03"}, "url": "URL#5786362"}, {"@score": "1", "@id": "5786363", "info": {"authors": {"author": [{"@pid": "91/484", "text": "Katarzyna Leijten-Nowak"}, {"@pid": "19/4446", "text": "Jef L. van Meerbergen"}]}, "title": "An FPGA architecture with enhanced datapath functionality.", "venue": "FPGA", "pages": "195-204", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Leijten-NowakM03", "doi": "10.1145/611817.611846", "ee": "https://doi.org/10.1145/611817.611846", "url": "https://dblp.org/rec/conf/fpga/Leijten-NowakM03"}, "url": "URL#5786363"}, {"@score": "1", "@id": "5786364", "info": {"authors": {"author": [{"@pid": "57/1113", "text": "David M. Lewis"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "58/5163", "text": "David Jefferson"}, {"@pid": "26/1640", "text": "Andy Lee"}, {"@pid": "35/6423", "text": "Christopher Lane"}, {"@pid": "39/3656", "text": "Paul Leventis"}, {"@pid": "78/1626", "text": "Sandy Marquardt"}, {"@pid": "22/1196", "text": "Cameron McClintock"}, {"@pid": "44/3603", "text": "Bruce Pedersen"}, {"@pid": "57/5998", "text": "Giles Powell"}, {"@pid": "42/6996", "text": "Srinivas Reddy"}, {"@pid": "14/1176", "text": "Chris Wysocki"}, {"@pid": "35/3272", "text": "Richard Cliff"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "The StratixTM routing and logic architecture.", "venue": "FPGA", "pages": "12-20", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LewisBJLLLMMPPRWCR03", "doi": "10.1145/611817.611821", "ee": "https://doi.org/10.1145/611817.611821", "url": "https://dblp.org/rec/conf/fpga/LewisBJLLLMMPPRWCR03"}, "url": "URL#5786364"}, {"@score": "1", "@id": "5786365", "info": {"authors": {"author": [{"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Architecture evaluation for power-efficient FPGAs.", "venue": "FPGA", "pages": "175-184", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiCHC03", "doi": "10.1145/611817.611844", "ee": "https://doi.org/10.1145/611817.611844", "url": "https://dblp.org/rec/conf/fpga/LiCHC03"}, "url": "URL#5786365"}, {"@score": "1", "@id": "5786366", "info": {"authors": {"author": [{"@pid": "l/FGdLimaKastensmidt", "text": "Fernanda Lima 0001"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "r/RAdaLuzReis", "text": "Ricardo Augusto da Luz Reis"}]}, "title": "Reducing pin and area overhead in fault-tolerant FPGA-based designs.", "venue": "FPGA", "pages": "108-117", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LimaCR03", "doi": "10.1145/611817.611834", "ee": "https://doi.org/10.1145/611817.611834", "url": "https://dblp.org/rec/conf/fpga/LimaCR03"}, "url": "URL#5786366"}, {"@score": "1", "@id": "5786367", "info": {"authors": {"author": [{"@pid": "76/2715", "text": "Andrea Lodi 0002"}, {"@pid": "56/6875", "text": "Mario Toma"}, {"@pid": "58/368", "text": "Fabio Campi"}]}, "title": "A pipelined configurable gate array for embedded processors.", "venue": "FPGA", "pages": "21-30", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LodiTC03", "doi": "10.1145/611817.611822", "ee": "https://doi.org/10.1145/611817.611822", "url": "https://dblp.org/rec/conf/fpga/LodiTC03"}, "url": "URL#5786367"}, {"@score": "1", "@id": "5786368", "info": {"authors": {"author": {"@pid": "86/5539", "text": "Wai-Kei Mak"}}, "title": "I/O placement for FPGAs with multiple I/O standards.", "venue": "FPGA", "pages": "51-57", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Mak03", "doi": "10.1145/611817.611826", "ee": "https://doi.org/10.1145/611817.611826", "url": "https://dblp.org/rec/conf/fpga/Mak03"}, "url": "URL#5786368"}, {"@score": "1", "@id": "5786369", "info": {"authors": {"author": [{"@pid": "71/6570", "text": "Ketan Padalia"}, {"@pid": "32/5837", "text": "Ryan Fung"}, {"@pid": "20/704", "text": "Mark Bourgeault"}, {"@pid": "59/4146", "text": "Aaron Egier"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Automatic transistor and physical design of FPGA tiles from an architectural specification.", "venue": "FPGA", "pages": "164-172", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PadaliaFBER03", "doi": "10.1145/611817.611842", "ee": "https://doi.org/10.1145/611817.611842", "url": "https://dblp.org/rec/conf/fpga/PadaliaFBER03"}, "url": "URL#5786369"}, {"@score": "1", "@id": "5786370", "info": {"authors": {"author": [{"@pid": "70/6870", "text": "Zdenek Pohl"}, {"@pid": "52/3316", "text": "Rudolf Matousek"}, {"@pid": "03/1065", "text": "Jiri Kadlec"}, {"@pid": "47/6610", "text": "Milan Tich\u00fd"}, {"@pid": "45/3638", "text": "Miroslav L\u00edcko"}]}, "title": "Lattice adaptive filter implementation for FPGA.", "venue": "FPGA", "pages": "246", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PohlMKTL03", "doi": "10.1145/611817.611877", "ee": "https://doi.org/10.1145/611817.611877", "url": "https://dblp.org/rec/conf/fpga/PohlMKTL03"}, "url": "URL#5786370"}, {"@score": "1", "@id": "5786371", "info": {"authors": {"author": [{"@pid": "53/6357", "text": "Federico Quaglio"}, {"@pid": "26/3014", "text": "Maurizio Martina"}, {"@pid": "72/4830", "text": "Fabrizio Vacca"}, {"@pid": "54/1377", "text": "Guido Masera"}, {"@pid": "26/3196", "text": "Andrea Molino"}, {"@pid": "99/6694", "text": "Gianluca Piccinini"}, {"@pid": "74/1735", "text": "Maurizio Zamboni"}]}, "title": "Wireless sensor networks: a power-scalable motion estimation IP for hybrid video coding.", "venue": "FPGA", "pages": "246", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/QuaglioMVMMPZ03", "doi": "10.1145/611817.611878", "ee": "https://doi.org/10.1145/611817.611878", "url": "https://dblp.org/rec/conf/fpga/QuaglioMVMMPZ03"}, "url": "URL#5786371"}, {"@score": "1", "@id": "5786372", "info": {"authors": {"author": [{"@pid": "52/4658", "text": "Joydeep Ray"}, {"@pid": "33/3960", "text": "James C. Hoe"}]}, "title": "High-level modeling and FPGA prototyping of microprocessors.", "venue": "FPGA", "pages": "100-107", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RayH03", "doi": "10.1145/611817.611833", "ee": "https://doi.org/10.1145/611817.611833", "url": "https://dblp.org/rec/conf/fpga/RayH03"}, "url": "URL#5786372"}, {"@score": "1", "@id": "5786373", "info": {"authors": {"author": [{"@pid": "82/302", "text": "Ga\u00ebl Rouvroy"}, {"@pid": "38/2138", "text": "Fran\u00e7ois-Xavier Standaert"}, {"@pid": "q/JJQuisquater", "text": "Jean-Jacques Quisquater"}, {"@pid": "17/1797", "text": "Jean-Didier Legat"}]}, "title": "Design strategies and modified descriptions to optimize cipher FPGA implementations: fast and compact results for DES and triple-DES.", "venue": "FPGA", "pages": "247", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RouvroySQL03", "doi": "10.1145/611817.611879", "ee": "https://doi.org/10.1145/611817.611879", "url": "https://dblp.org/rec/conf/fpga/RouvroySQL03"}, "url": "URL#5786373"}, {"@score": "1", "@id": "5786374", "info": {"authors": {"author": [{"@pid": "22/6471", "text": "Raphael Rubin"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Design of FPGA interconnect for multilevel metalization.", "venue": "FPGA", "pages": "154-163", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/RubinD03", "doi": "10.1145/611817.611841", "ee": "https://doi.org/10.1145/611817.611841", "url": "https://dblp.org/rec/conf/fpga/RubinD03"}, "url": "URL#5786374"}, {"@score": "1", "@id": "5786375", "info": {"authors": {"author": [{"@pid": "70/6399", "text": "Akshay Sharma"}, {"@pid": "e/CarlEbeling", "text": "Carl Ebeling"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "PipeRoute: a pipelining-aware router for FPGAs.", "venue": "FPGA", "pages": "68-77", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SharmaEH03", "doi": "10.1145/611817.611829", "ee": "https://doi.org/10.1145/611817.611829", "url": "https://dblp.org/rec/conf/fpga/SharmaEH03"}, "url": "URL#5786375"}, {"@score": "1", "@id": "5786376", "info": {"authors": {"author": [{"@pid": "38/2138", "text": "Fran\u00e7ois-Xavier Standaert"}, {"@pid": "82/302", "text": "Ga\u00ebl Rouvroy"}, {"@pid": "q/JJQuisquater", "text": "Jean-Jacques Quisquater"}, {"@pid": "17/1797", "text": "Jean-Didier Legat"}]}, "title": "A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL.", "venue": "FPGA", "pages": "216-224", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/StandaertRQL03", "doi": "10.1145/611817.611849", "ee": "https://doi.org/10.1145/611817.611849", "url": "https://dblp.org/rec/conf/fpga/StandaertRQL03"}, "url": "URL#5786376"}, {"@score": "1", "@id": "5786377", "info": {"authors": {"author": [{"@pid": "s/PeterSuaris", "text": "Peter Suaris"}, {"@pid": "21/841", "text": "Dongsheng Wang"}, {"@pid": "45/3559", "text": "Pei-Ning Guo"}, {"@pid": "30/1790", "text": "Nan-Chi Chou"}]}, "title": "A physical retiming algorithm for field programmable gate arrays.", "venue": "FPGA", "pages": "247", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SuarisWGC03", "doi": "10.1145/611817.611880", "ee": "https://doi.org/10.1145/611817.611880", "url": "https://dblp.org/rec/conf/fpga/SuarisWGC03"}, "url": "URL#5786377"}, {"@score": "1", "@id": "5786378", "info": {"authors": {"author": {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}}, "title": "A high resolution diagnosis technique for open and short defects in FPGA interconnects.", "venue": "FPGA", "pages": "248", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Tahoori03", "doi": "10.1145/611817.611882", "ee": "https://doi.org/10.1145/611817.611882", "url": "https://dblp.org/rec/conf/fpga/Tahoori03"}, "url": "URL#5786378"}, {"@score": "1", "@id": "5786379", "info": {"authors": {"author": {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}}, "title": "Application-dependent testing of FPGAs for bridging faults.", "venue": "FPGA", "pages": "248", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Tahoori03a", "doi": "10.1145/611817.611881", "ee": "https://doi.org/10.1145/611817.611881", "url": "https://dblp.org/rec/conf/fpga/Tahoori03a"}, "url": "URL#5786379"}, {"@score": "1", "@id": "5786380", "info": {"authors": {"author": [{"@pid": "53/2937", "text": "Nicholas Weaver"}, {"@pid": "17/2065", "text": "Yury Markovsky"}, {"@pid": "43/2369", "text": "Yatish Patel"}, {"@pid": "w/JohnWawrzynek", "text": "John Wawrzynek"}]}, "title": "Post-placement C-slow retiming for the xilinx virtex FPGA.", "venue": "FPGA", "pages": "185-194", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeaverMPW03", "doi": "10.1145/611817.611845", "ee": "https://doi.org/10.1145/611817.611845", "url": "https://dblp.org/rec/conf/fpga/WeaverMPW03"}, "url": "URL#5786380"}, {"@score": "1", "@id": "5786381", "info": {"authors": {"author": [{"@pid": "18/4439", "text": "Michael G. Wrighton"}, {"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}]}, "title": "Hardware-assisted simulated annealing with application for fast FPGA placement.", "venue": "FPGA", "pages": "33-42", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WrightonD03", "doi": "10.1145/611817.611824", "ee": "https://doi.org/10.1145/611817.611824", "url": "https://dblp.org/rec/conf/fpga/WrightonD03"}, "url": "URL#5786381"}, {"@score": "1", "@id": "5786382", "info": {"authors": {"author": [{"@pid": "80/3262", "text": "Kuan Zhou"}, {"@pid": "76/4622", "text": "Michael Chu"}, {"@pid": "11/390", "text": "Chao You"}, {"@pid": "19/1050", "text": "Jong-Ru Guo"}, {"@pid": "02/3566", "text": "Channakeshav"}, {"@pid": "19/2714", "text": "John Mayega"}, {"@pid": "77/4174", "text": "John F. McDonald"}, {"@pid": "11/40", "text": "Russell P. Kraft"}, {"@pid": "73/1050", "text": "Bryan S. Goda"}]}, "title": "A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme.", "venue": "FPGA", "pages": "248", "year": "2003", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhouCYGCMMKG03", "doi": "10.1145/611817.611883", "ee": "https://doi.org/10.1145/611817.611883", "url": "https://dblp.org/rec/conf/fpga/ZhouCYGCMMKG03"}, "url": "URL#5786382"}, {"@score": "1", "@id": "5833600", "info": {"authors": {"author": [{"@pid": "98/1488", "text": "Steve Trimberger"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2003, Monterey, CA, USA, February 23-25, 2003", "venue": "FPGA", "publisher": "ACM", "year": "2003", "type": "Editorship", "key": "conf/fpga/2003", "doi": "10.1145/611817", "ee": "https://doi.org/10.1145/611817", "url": "https://dblp.org/rec/conf/fpga/2003"}, "url": "URL#5833600"}]}}}