#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 29 18:28:05 2020
# Process ID: 120
# Current directory: C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1
# Command line: vivado.exe -log version3_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source version3_wrapper.tcl
# Log file: C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/version3_wrapper.vds
# Journal file: C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source version3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 529.375 ; gain = 173.336
Command: synth_design -top version3_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 993.000 ; gain = 178.945
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'version3_wrapper' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:41]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'leds_4bits_tri_iobuf_0' of component 'IOBUF' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:95]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'leds_4bits_tri_iobuf_1' of component 'IOBUF' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:102]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'leds_4bits_tri_iobuf_2' of component 'IOBUF' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:109]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115' bound to instance 'leds_4bits_tri_iobuf_3' of component 'IOBUF' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:116]
INFO: [Synth 8-3491] module 'version3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15031' bound to instance 'version3_i' of component 'version3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:123]
INFO: [Synth 8-638] synthesizing module 'version3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15064]
INFO: [Synth 8-638] synthesizing module 'FFT_Hierarchy_imp_1XAJAL8' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:11543]
INFO: [Synth 8-638] synthesizing module 'FFT_channelO1_imp_12I4H7' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:95]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:96]
INFO: [Synth 8-3491] module 'version3_DMA_CONFIG_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_1_stub.vhdl:5' bound to instance 'DMA_CONFIG' of component 'version3_DMA_CONFIG_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:428]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_CONFIG_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_1_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:139]
INFO: [Synth 8-3491] module 'version3_DMA_DATA_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_1_stub.vhdl:5' bound to instance 'DMA_DATA' of component 'version3_DMA_DATA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:470]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_DATA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_1_stub.vhdl:75]
INFO: [Synth 8-3491] module 'version3_FFT_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_1_stub.vhdl:5' bound to instance 'FFT' of component 'version3_FFT_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:536]
INFO: [Synth 8-638] synthesizing module 'version3_FFT_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_1_stub.vhdl:29]
INFO: [Synth 8-3491] module 'version3_axis_dwidth_converter_0_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_1_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'version3_axis_dwidth_converter_0_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:557]
INFO: [Synth 8-638] synthesizing module 'version3_axis_dwidth_converter_0_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_1_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'FFT_channelO1_imp_12I4H7' (2#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:95]
INFO: [Synth 8-638] synthesizing module 'FFT_channelO2_imp_G6RZE6' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:658]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:659]
INFO: [Synth 8-3491] module 'version3_DMA_CONFIG_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_2_stub.vhdl:5' bound to instance 'DMA_CONFIG' of component 'version3_DMA_CONFIG_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:991]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_CONFIG_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_2_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:702]
INFO: [Synth 8-3491] module 'version3_DMA_DATA_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_2_stub.vhdl:5' bound to instance 'DMA_DATA' of component 'version3_DMA_DATA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_DATA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_2_stub.vhdl:75]
INFO: [Synth 8-3491] module 'version3_FFT_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_2_stub.vhdl:5' bound to instance 'FFT' of component 'version3_FFT_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'version3_FFT_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_2_stub.vhdl:29]
INFO: [Synth 8-3491] module 'version3_axis_dwidth_converter_0_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_2_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'version3_axis_dwidth_converter_0_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1120]
INFO: [Synth 8-638] synthesizing module 'version3_axis_dwidth_converter_0_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_2_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'FFT_channelO2_imp_G6RZE6' (3#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:658]
INFO: [Synth 8-638] synthesizing module 'FFT_channelP7_imp_1A632RO' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1221]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1222]
INFO: [Synth 8-3491] module 'version3_DMA_CONFIG_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_0_stub.vhdl:5' bound to instance 'DMA_CONFIG' of component 'version3_DMA_CONFIG_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1554]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_CONFIG_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_0_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1265]
INFO: [Synth 8-3491] module 'version3_DMA_DATA_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_0_stub.vhdl:5' bound to instance 'DMA_DATA' of component 'version3_DMA_DATA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_DATA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'version3_FFT_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_0_stub.vhdl:5' bound to instance 'FFT' of component 'version3_FFT_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1662]
INFO: [Synth 8-638] synthesizing module 'version3_FFT_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'version3_axis_dwidth_converter_0_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'version3_axis_dwidth_converter_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1683]
INFO: [Synth 8-638] synthesizing module 'version3_axis_dwidth_converter_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'FFT_channelP7_imp_1A632RO' (4#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'FFT_channelP8_imp_XT8S2D' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1784]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1785]
INFO: [Synth 8-3491] module 'version3_DMA_CONFIG_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_3_stub.vhdl:5' bound to instance 'DMA_CONFIG' of component 'version3_DMA_CONFIG_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2117]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_CONFIG_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_CONFIG_3_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1828]
INFO: [Synth 8-3491] module 'version3_DMA_DATA_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_3_stub.vhdl:5' bound to instance 'DMA_DATA' of component 'version3_DMA_DATA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2159]
INFO: [Synth 8-638] synthesizing module 'version3_DMA_DATA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DMA_DATA_3_stub.vhdl:75]
INFO: [Synth 8-3491] module 'version3_FFT_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_3_stub.vhdl:5' bound to instance 'FFT' of component 'version3_FFT_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2225]
INFO: [Synth 8-638] synthesizing module 'version3_FFT_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_FFT_3_stub.vhdl:29]
INFO: [Synth 8-3491] module 'version3_axis_dwidth_converter_0_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_3_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'version3_axis_dwidth_converter_0_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'version3_axis_dwidth_converter_0_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axis_dwidth_converter_0_3_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'FFT_channelP8_imp_XT8S2D' (5#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:1784]
INFO: [Synth 8-638] synthesizing module 'version3_standard_interconnect_fft_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:8688]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1EH09HQ' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5123]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1EH09HQ' (6#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5123]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_P6286N' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5623]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_P6286N' (7#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5623]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1CW0W3X' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5719]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1CW0W3X' (8#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5719]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_QGPYSS' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6007]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_QGPYSS' (9#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6007]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1GSY5U0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6103]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1GSY5U0' (10#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6103]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_MI8LIH' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6391]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_MI8LIH' (11#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6391]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1G1Y9HN' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6487]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1G1Y9HN' (12#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6487]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_NIXH7U' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6775]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_NIXH7U' (13#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6775]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_LBM05O' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7893]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_LBM05O' (14#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7893]
INFO: [Synth 8-3491] module 'version3_xbar_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'version3_xbar_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:9539]
INFO: [Synth 8-638] synthesizing module 'version3_xbar_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'version3_standard_interconnect_fft_0' (15#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:8688]
INFO: [Synth 8-3491] module 'version3_stream_interconnect_fft_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_stream_interconnect_fft_0_stub.vhdl:5' bound to instance 'stream_interconnect_fft' of component 'version3_stream_interconnect_fft_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:12792]
INFO: [Synth 8-638] synthesizing module 'version3_stream_interconnect_fft_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_stream_interconnect_fft_0_stub.vhdl:280]
INFO: [Synth 8-256] done synthesizing module 'FFT_Hierarchy_imp_1XAJAL8' (16#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:11543]
INFO: [Synth 8-638] synthesizing module 'Filter_Hierarchy_imp_AJ9WLJ' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:13156]
INFO: [Synth 8-638] synthesizing module 'FIR_channelO1_imp_15BANO1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2376]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2377]
INFO: [Synth 8-3491] module 'version3_CONFIG_DMA_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_1_stub.vhdl:5' bound to instance 'CONFIG_DMA' of component 'version3_CONFIG_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2793]
INFO: [Synth 8-638] synthesizing module 'version3_CONFIG_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_1_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2420]
INFO: [Synth 8-3491] module 'version3_DATA_DMA_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_1_stub.vhdl:5' bound to instance 'DATA_DMA' of component 'version3_DATA_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2835]
INFO: [Synth 8-638] synthesizing module 'version3_DATA_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_1_stub.vhdl:75]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2487]
INFO: [Synth 8-3491] module 'version3_RELOAD_DMA_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_1_stub.vhdl:5' bound to instance 'RELOAD_DMA' of component 'version3_RELOAD_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2901]
INFO: [Synth 8-638] synthesizing module 'version3_RELOAD_DMA_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_1_stub.vhdl:51]
INFO: [Synth 8-3491] module 'version3_fir_compiler_0_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_1_stub.vhdl:5' bound to instance 'fir_compiler_0' of component 'version3_fir_compiler_0_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2943]
INFO: [Synth 8-638] synthesizing module 'version3_fir_compiler_0_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_1_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'FIR_channelO1_imp_15BANO1' (17#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:2376]
INFO: [Synth 8-638] synthesizing module 'FIR_channelO2_imp_1C457KK' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3080]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3081]
INFO: [Synth 8-3491] module 'version3_CONFIG_DMA_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_2_stub.vhdl:5' bound to instance 'CONFIG_DMA' of component 'version3_CONFIG_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3497]
INFO: [Synth 8-638] synthesizing module 'version3_CONFIG_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_2_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3124]
INFO: [Synth 8-3491] module 'version3_DATA_DMA_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_2_stub.vhdl:5' bound to instance 'DATA_DMA' of component 'version3_DATA_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3539]
INFO: [Synth 8-638] synthesizing module 'version3_DATA_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_2_stub.vhdl:75]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3191]
INFO: [Synth 8-3491] module 'version3_RELOAD_DMA_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_2_stub.vhdl:5' bound to instance 'RELOAD_DMA' of component 'version3_RELOAD_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3605]
INFO: [Synth 8-638] synthesizing module 'version3_RELOAD_DMA_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_2_stub.vhdl:51]
INFO: [Synth 8-3491] module 'version3_fir_compiler_0_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_2_stub.vhdl:5' bound to instance 'fir_compiler_0' of component 'version3_fir_compiler_0_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'version3_fir_compiler_0_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_2_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'FIR_channelO2_imp_1C457KK' (18#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3080]
INFO: [Synth 8-638] synthesizing module 'FIR_channelP7_imp_DOZ35Q' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3784]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3785]
INFO: [Synth 8-3491] module 'version3_CONFIG_DMA_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_0_stub.vhdl:5' bound to instance 'CONFIG_DMA' of component 'version3_CONFIG_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4201]
INFO: [Synth 8-638] synthesizing module 'version3_CONFIG_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_0_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3828]
INFO: [Synth 8-3491] module 'version3_DATA_DMA_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_0_stub.vhdl:5' bound to instance 'DATA_DMA' of component 'version3_DATA_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4243]
INFO: [Synth 8-638] synthesizing module 'version3_DATA_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_0_stub.vhdl:75]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3895]
INFO: [Synth 8-3491] module 'version3_RELOAD_DMA_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_0_stub.vhdl:5' bound to instance 'RELOAD_DMA' of component 'version3_RELOAD_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4309]
INFO: [Synth 8-638] synthesizing module 'version3_RELOAD_DMA_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'version3_fir_compiler_0_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_0_stub.vhdl:5' bound to instance 'fir_compiler_0' of component 'version3_fir_compiler_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4351]
INFO: [Synth 8-638] synthesizing module 'version3_fir_compiler_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'FIR_channelP7_imp_DOZ35Q' (19#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:3784]
INFO: [Synth 8-638] synthesizing module 'FIR_channelP8_imp_1UA75GV' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4488]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4489]
INFO: [Synth 8-3491] module 'version3_CONFIG_DMA_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_3_stub.vhdl:5' bound to instance 'CONFIG_DMA' of component 'version3_CONFIG_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4905]
INFO: [Synth 8-638] synthesizing module 'version3_CONFIG_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_CONFIG_DMA_3_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4532]
INFO: [Synth 8-3491] module 'version3_DATA_DMA_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_3_stub.vhdl:5' bound to instance 'DATA_DMA' of component 'version3_DATA_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4947]
INFO: [Synth 8-638] synthesizing module 'version3_DATA_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_DATA_DMA_3_stub.vhdl:75]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4599]
INFO: [Synth 8-3491] module 'version3_RELOAD_DMA_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_3_stub.vhdl:5' bound to instance 'RELOAD_DMA' of component 'version3_RELOAD_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5013]
INFO: [Synth 8-638] synthesizing module 'version3_RELOAD_DMA_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_RELOAD_DMA_3_stub.vhdl:51]
INFO: [Synth 8-3491] module 'version3_fir_compiler_0_3' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_3_stub.vhdl:5' bound to instance 'fir_compiler_0' of component 'version3_fir_compiler_0_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5055]
INFO: [Synth 8-638] synthesizing module 'version3_fir_compiler_0_3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_fir_compiler_0_3_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'FIR_channelP8_imp_1UA75GV' (20#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:4488]
INFO: [Synth 8-638] synthesizing module 'version3_standard_interconnect_fir_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:9962]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_JGH2BQ' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5330]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_JGH2BQ' (21#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5330]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1B0KOH3' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5426]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1B0KOH3' (22#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5426]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_IURL39' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5815]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_IURL39' (23#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5815]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1BWKDWK' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5911]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1BWKDWK' (24#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5911]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_LIGRGG' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6199]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_LIGRGG' (25#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6199]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_196OGKH' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6295]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_196OGKH' (26#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6295]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_K2T7R7' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6583]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_K2T7R7' (27#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6583]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1ACOFHE' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6679]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1ACOFHE' (28#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6679]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_MLIYH6' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6871]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_MLIYH6' (29#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6871]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1GR8OVF' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6967]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1GR8OVF' (30#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:6967]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_14FYVDQ' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7063]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_14FYVDQ' (31#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7063]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_Z47KQN' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7159]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_Z47KQN' (32#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7159]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1H11AV8' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7280]
INFO: [Synth 8-3491] module 'version3_auto_pc_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'version3_auto_pc_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7463]
INFO: [Synth 8-638] synthesizing module 'version3_auto_pc_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1H11AV8' (33#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7280]
INFO: [Synth 8-3491] module 'version3_xbar_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'version3_xbar_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:11218]
INFO: [Synth 8-638] synthesizing module 'version3_xbar_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'version3_standard_interconnect_fir_0' (34#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:9962]
INFO: [Synth 8-3491] module 'version3_stream_interconnect_fir_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_stream_interconnect_fir_0_stub.vhdl:5' bound to instance 'stream_interconnect_fir' of component 'version3_stream_interconnect_fir_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:14727]
INFO: [Synth 8-638] synthesizing module 'version3_stream_interconnect_fir_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_stream_interconnect_fir_0_stub.vhdl:307]
INFO: [Synth 8-256] done synthesizing module 'Filter_Hierarchy_imp_AJ9WLJ' (35#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:13156]
INFO: [Synth 8-3491] module 'version3_axi_gpio_0_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'version3_axi_gpio_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15700]
INFO: [Synth 8-638] synthesizing module 'version3_axi_gpio_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_axi_gpio_0_0_stub.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'version3_axi_interconnect_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:8044]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1FAN15G' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5225]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1FAN15G' (36#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5225]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_OAK19X' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5524]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_OAK19X' (37#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:5524]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IA2ORA' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7596]
INFO: [Synth 8-3491] module 'version3_auto_pc_1' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'version3_auto_pc_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7779]
INFO: [Synth 8-638] synthesizing module 'version3_auto_pc_1' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IA2ORA' (38#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:7596]
INFO: [Synth 8-3491] module 'version3_xbar_2' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_2_stub.vhdl:5' bound to instance 'xbar' of component 'version3_xbar_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:8449]
INFO: [Synth 8-638] synthesizing module 'version3_xbar_2' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_xbar_2_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'version3_axi_interconnect_0_0' (39#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:8044]
INFO: [Synth 8-3491] module 'version3_processing_system7_0_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'version3_processing_system7_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15810]
INFO: [Synth 8-638] synthesizing module 'version3_processing_system7_0_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_processing_system7_0_0_stub.vhdl:160]
INFO: [Synth 8-3491] module 'version3_rst_ps7_0_100M_0' declared at 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'version3_rst_ps7_0_100M_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15962]
INFO: [Synth 8-638] synthesizing module 'version3_rst_ps7_0_100M_0' [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/.Xil/Vivado-120-LAPTOP-H2S94EA8/realtime/version3_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'version3' (40#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/synth/version3.vhd:15064]
INFO: [Synth 8-256] done synthesizing module 'version3_wrapper' (41#1) [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/hdl/version3_wrapper.vhd:41]
WARNING: [Synth 8-3331] design s00_couplers_imp_IA2ORA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IA2ORA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_OAK19X has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OAK19X has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_OAK19X has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OAK19X has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FAN15G has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FAN15G has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1FAN15G has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1FAN15G has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design version3_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1H11AV8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1H11AV8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_Z47KQN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_Z47KQN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_Z47KQN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_Z47KQN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_14FYVDQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_14FYVDQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_14FYVDQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_14FYVDQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1GR8OVF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1GR8OVF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1GR8OVF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1GR8OVF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_MLIYH6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_MLIYH6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_MLIYH6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_MLIYH6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1ACOFHE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1ACOFHE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1ACOFHE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1ACOFHE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_K2T7R7 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_K2T7R7 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_K2T7R7 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_K2T7R7 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_196OGKH has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_196OGKH has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_196OGKH has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_196OGKH has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LIGRGG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LIGRGG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_LIGRGG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_LIGRGG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1BWKDWK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1BWKDWK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1BWKDWK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1BWKDWK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_IURL39 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_IURL39 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_IURL39 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_IURL39 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1B0KOH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1B0KOH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1B0KOH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1B0KOH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JGH2BQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_JGH2BQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_JGH2BQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_JGH2BQ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M10_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M10_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M11_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port M11_ARESETN
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design version3_standard_interconnect_fir_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[31]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[30]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[29]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[28]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[27]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[26]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[25]
WARNING: [Synth 8-3331] design FIR_channelP8_imp_1UA75GV has unconnected port S_AXI_LITE1_araddr[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1087.426 ; gain = 273.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1087.426 ; gain = 273.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1087.426 ; gain = 273.371
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axi_gpio_0_0/version3_axi_gpio_0_0/version1_axi_gpio_0_0_in_context.xdc] for cell 'version3_i/axi_gpio_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axi_gpio_0_0/version3_axi_gpio_0_0/version1_axi_gpio_0_0_in_context.xdc] for cell 'version3_i/axi_gpio_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc] for cell 'version3_i/processing_system7_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc] for cell 'version3_i/processing_system7_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_rst_ps7_0_100M_0/version3_rst_ps7_0_100M_0/version1_rst_ps7_0_100M_0_in_context.xdc] for cell 'version3_i/rst_ps7_0_100M'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_rst_ps7_0_100M_0/version3_rst_ps7_0_100M_0/version1_rst_ps7_0_100M_0_in_context.xdc] for cell 'version3_i/rst_ps7_0_100M'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_stream_interconnect_fir_0/version3_stream_interconnect_fir_0/version3_stream_interconnect_fir_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/stream_interconnect_fir'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_stream_interconnect_fir_0/version3_stream_interconnect_fir_0/version3_stream_interconnect_fir_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/stream_interconnect_fir'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_1/version3_CONFIG_DMA_1/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/CONFIG_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_1/version3_CONFIG_DMA_1/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/CONFIG_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_1/version3_DATA_DMA_1/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/DATA_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_1/version3_DATA_DMA_1/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/DATA_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_1/version3_RELOAD_DMA_1/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/RELOAD_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_1/version3_RELOAD_DMA_1/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/RELOAD_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_1/version3_fir_compiler_0_1/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/fir_compiler_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_1/version3_fir_compiler_0_1/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO1/fir_compiler_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_2/version3_CONFIG_DMA_2/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/CONFIG_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_2/version3_CONFIG_DMA_2/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/CONFIG_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_2/version3_DATA_DMA_2/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/DATA_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_2/version3_DATA_DMA_2/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/DATA_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_2/version3_RELOAD_DMA_2/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/RELOAD_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_2/version3_RELOAD_DMA_2/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/RELOAD_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_2/version3_fir_compiler_0_2/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/fir_compiler_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_2/version3_fir_compiler_0_2/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelO2/fir_compiler_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_3/version3_CONFIG_DMA_3/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/CONFIG_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_3/version3_CONFIG_DMA_3/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/CONFIG_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_3/version3_DATA_DMA_3/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/DATA_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_3/version3_DATA_DMA_3/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/DATA_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_3/version3_RELOAD_DMA_3/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/RELOAD_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_3/version3_RELOAD_DMA_3/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/RELOAD_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_3/version3_fir_compiler_0_3/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/fir_compiler_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_3/version3_fir_compiler_0_3/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP8/fir_compiler_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_0/version3_CONFIG_DMA_0/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/CONFIG_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_CONFIG_DMA_0/version3_CONFIG_DMA_0/version1_CONFIG_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/CONFIG_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_0/version3_DATA_DMA_0/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/DATA_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DATA_DMA_0/version3_DATA_DMA_0/version1_DATA_DMA_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/DATA_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_0/version3_RELOAD_DMA_0/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/RELOAD_DMA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_RELOAD_DMA_0/version3_RELOAD_DMA_0/version1_RELOAD_DMA_1_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/RELOAD_DMA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_0/version3_fir_compiler_0_0/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/fir_compiler_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_fir_compiler_0_0/version3_fir_compiler_0_0/version1_fir_compiler_0_2_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/FIR_channelP7/fir_compiler_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_1/version3_xbar_1/version1_xbar_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/standard_interconnect_fir/xbar'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_1/version3_xbar_1/version1_xbar_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/standard_interconnect_fir/xbar'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_stream_interconnect_fft_0/version3_stream_interconnect_fft_0/version3_stream_interconnect_fft_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/stream_interconnect_fft'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_stream_interconnect_fft_0/version3_stream_interconnect_fft_0/version3_stream_interconnect_fft_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/stream_interconnect_fft'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_1/version3_DMA_CONFIG_1/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/DMA_CONFIG'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_1/version3_DMA_CONFIG_1/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/DMA_CONFIG'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_1/version3_DMA_DATA_1/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/DMA_DATA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_1/version3_DMA_DATA_1/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/DMA_DATA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_1/version3_FFT_1/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/FFT'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_1/version3_FFT_1/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/FFT'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_1/version3_axis_dwidth_converter_0_1/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/axis_dwidth_converter_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_1/version3_axis_dwidth_converter_0_1/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO1/axis_dwidth_converter_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_2/version3_DMA_CONFIG_2/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/DMA_CONFIG'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_2/version3_DMA_CONFIG_2/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/DMA_CONFIG'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_2/version3_DMA_DATA_2/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/DMA_DATA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_2/version3_DMA_DATA_2/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/DMA_DATA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_2/version3_FFT_2/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/FFT'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_2/version3_FFT_2/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/FFT'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_2/version3_axis_dwidth_converter_0_2/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/axis_dwidth_converter_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_2/version3_axis_dwidth_converter_0_2/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelO2/axis_dwidth_converter_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_0/version3_xbar_0/version3_xbar_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/standard_interconnect_fft/xbar'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_0/version3_xbar_0/version3_xbar_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/standard_interconnect_fft/xbar'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_3/version3_DMA_CONFIG_3/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/DMA_CONFIG'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_3/version3_DMA_CONFIG_3/version1_DMA_CONFIG_2_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/DMA_CONFIG'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_3/version3_DMA_DATA_3/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/DMA_DATA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_3/version3_DMA_DATA_3/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/DMA_DATA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_3/version3_FFT_3/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/FFT'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_3/version3_FFT_3/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/FFT'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_3/version3_axis_dwidth_converter_0_3/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/axis_dwidth_converter_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_3/version3_axis_dwidth_converter_0_3/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP8/axis_dwidth_converter_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_0/version3_DMA_CONFIG_0/version1_DMA_CONFIG_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/DMA_CONFIG'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_CONFIG_0/version3_DMA_CONFIG_0/version1_DMA_CONFIG_0_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/DMA_CONFIG'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_0/version3_DMA_DATA_0/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/DMA_DATA'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_DMA_DATA_0/version3_DMA_DATA_0/version1_DMA_DATA_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/DMA_DATA'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_0/version3_FFT_0/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/FFT'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_FFT_0/version3_FFT_0/version1_FFT_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/FFT'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_0/version3_axis_dwidth_converter_0_0/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/axis_dwidth_converter_0'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_axis_dwidth_converter_0_0/version3_axis_dwidth_converter_0_0/version1_axis_dwidth_converter_0_1_in_context.xdc] for cell 'version3_i/FFT_Hierarchy/FFT_channelP7/axis_dwidth_converter_0'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_auto_pc_0/version3_auto_pc_0/version1_auto_pc_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/standard_interconnect_fir/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_auto_pc_0/version3_auto_pc_0/version1_auto_pc_0_in_context.xdc] for cell 'version3_i/Filter_Hierarchy/standard_interconnect_fir/s00_couplers/auto_pc'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_2/version3_xbar_2/version3_xbar_2_in_context.xdc] for cell 'version3_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_xbar_2/version3_xbar_2/version3_xbar_2_in_context.xdc] for cell 'version3_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_auto_pc_1/version3_auto_pc_1/version1_auto_pc_0_in_context.xdc] for cell 'version3_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_auto_pc_1/version3_auto_pc_1/version1_auto_pc_0_in_context.xdc] for cell 'version3_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1200.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1200.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.srcs/sources_1/bd/version3/ip/version3_processing_system7_0_0/version3_processing_system7_0_0/version3_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for version3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/stream_interconnect_fir. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO1/CONFIG_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO1/DATA_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO1/RELOAD_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO1/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO2/CONFIG_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO2/DATA_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO2/RELOAD_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelO2/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP8/CONFIG_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP8/DATA_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP8/RELOAD_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP8/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP7/CONFIG_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP7/DATA_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP7/RELOAD_DMA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/FIR_channelP7/fir_compiler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/standard_interconnect_fir/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/standard_interconnect_fir. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/stream_interconnect_fft. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO1/DMA_CONFIG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO1/DMA_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO1/FFT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO1/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO2/DMA_CONFIG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO2/DMA_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO2/FFT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelO2/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/standard_interconnect_fft/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/standard_interconnect_fft. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP8/DMA_CONFIG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP8/DMA_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP8/FFT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP8/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP7/DMA_CONFIG. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP7/DMA_DATA. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP7/FFT. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/FFT_Hierarchy/FFT_channelP7/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/Filter_Hierarchy/standard_interconnect_fir/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for version3_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'version3_i/processing_system7_0/FCLK_CLK0' to pin 'version3_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |version3_xbar_2                    |         1|
|2     |version3_auto_pc_1                 |         1|
|3     |version3_axi_gpio_0_0              |         1|
|4     |version3_processing_system7_0_0    |         1|
|5     |version3_rst_ps7_0_100M_0          |         1|
|6     |version3_xbar_0                    |         1|
|7     |version3_stream_interconnect_fft_0 |         1|
|8     |version3_DMA_CONFIG_1              |         1|
|9     |version3_DMA_DATA_1                |         1|
|10    |version3_FFT_1                     |         1|
|11    |version3_axis_dwidth_converter_0_1 |         1|
|12    |version3_DMA_CONFIG_2              |         1|
|13    |version3_DMA_DATA_2                |         1|
|14    |version3_FFT_2                     |         1|
|15    |version3_axis_dwidth_converter_0_2 |         1|
|16    |version3_DMA_CONFIG_0              |         1|
|17    |version3_DMA_DATA_0                |         1|
|18    |version3_FFT_0                     |         1|
|19    |version3_axis_dwidth_converter_0_0 |         1|
|20    |version3_DMA_CONFIG_3              |         1|
|21    |version3_DMA_DATA_3                |         1|
|22    |version3_FFT_3                     |         1|
|23    |version3_axis_dwidth_converter_0_3 |         1|
|24    |version3_xbar_1                    |         1|
|25    |version3_auto_pc_0                 |         1|
|26    |version3_stream_interconnect_fir_0 |         1|
|27    |version3_CONFIG_DMA_1              |         1|
|28    |version3_DATA_DMA_1                |         1|
|29    |version3_RELOAD_DMA_1              |         1|
|30    |version3_fir_compiler_0_1          |         1|
|31    |version3_CONFIG_DMA_2              |         1|
|32    |version3_DATA_DMA_2                |         1|
|33    |version3_RELOAD_DMA_2              |         1|
|34    |version3_fir_compiler_0_2          |         1|
|35    |version3_CONFIG_DMA_0              |         1|
|36    |version3_DATA_DMA_0                |         1|
|37    |version3_RELOAD_DMA_0              |         1|
|38    |version3_fir_compiler_0_0          |         1|
|39    |version3_CONFIG_DMA_3              |         1|
|40    |version3_DATA_DMA_3                |         1|
|41    |version3_RELOAD_DMA_3              |         1|
|42    |version3_fir_compiler_0_3          |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |version3_CONFIG_DMA_0_bbox_26              |     1|
|2     |version3_CONFIG_DMA_1_bbox_18              |     1|
|3     |version3_CONFIG_DMA_2_bbox_22              |     1|
|4     |version3_CONFIG_DMA_3_bbox_30              |     1|
|5     |version3_DATA_DMA_0_bbox_27                |     1|
|6     |version3_DATA_DMA_1_bbox_19                |     1|
|7     |version3_DATA_DMA_2_bbox_23                |     1|
|8     |version3_DATA_DMA_3_bbox_31                |     1|
|9     |version3_DMA_CONFIG_0_bbox_8               |     1|
|10    |version3_DMA_CONFIG_1_bbox_0               |     1|
|11    |version3_DMA_CONFIG_2_bbox_4               |     1|
|12    |version3_DMA_CONFIG_3_bbox_12              |     1|
|13    |version3_DMA_DATA_0_bbox_9                 |     1|
|14    |version3_DMA_DATA_1_bbox_1                 |     1|
|15    |version3_DMA_DATA_2_bbox_5                 |     1|
|16    |version3_DMA_DATA_3_bbox_13                |     1|
|17    |version3_FFT_0_bbox_10                     |     1|
|18    |version3_FFT_1_bbox_2                      |     1|
|19    |version3_FFT_2_bbox_6                      |     1|
|20    |version3_FFT_3_bbox_14                     |     1|
|21    |version3_RELOAD_DMA_0_bbox_28              |     1|
|22    |version3_RELOAD_DMA_1_bbox_20              |     1|
|23    |version3_RELOAD_DMA_2_bbox_24              |     1|
|24    |version3_RELOAD_DMA_3_bbox_32              |     1|
|25    |version3_auto_pc_0_bbox_34                 |     1|
|26    |version3_auto_pc_1_bbox_38                 |     1|
|27    |version3_axi_gpio_0_0_bbox_37              |     1|
|28    |version3_axis_dwidth_converter_0_0_bbox_11 |     1|
|29    |version3_axis_dwidth_converter_0_1_bbox_3  |     1|
|30    |version3_axis_dwidth_converter_0_2_bbox_7  |     1|
|31    |version3_axis_dwidth_converter_0_3_bbox_15 |     1|
|32    |version3_fir_compiler_0_0_bbox_29          |     1|
|33    |version3_fir_compiler_0_1_bbox_21          |     1|
|34    |version3_fir_compiler_0_2_bbox_25          |     1|
|35    |version3_fir_compiler_0_3_bbox_33          |     1|
|36    |version3_processing_system7_0_0_bbox_40    |     1|
|37    |version3_rst_ps7_0_100M_0_bbox_41          |     1|
|38    |version3_stream_interconnect_fft_0_bbox_17 |     1|
|39    |version3_stream_interconnect_fir_0_bbox_36 |     1|
|40    |version3_xbar_0_bbox_16                    |     1|
|41    |version3_xbar_1_bbox_35                    |     1|
|42    |version3_xbar_2_bbox_39                    |     1|
|43    |IOBUF                                      |     4|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------------+------+
|      |Instance                        |Module                               |Cells |
+------+--------------------------------+-------------------------------------+------+
|1     |top                             |                                     |  9995|
|2     |  version3_i                    |version3                             |  9991|
|3     |    axi_interconnect_0          |version3_axi_interconnect_0_0        |   440|
|4     |      s00_couplers              |s00_couplers_imp_IA2ORA              |   177|
|5     |    FFT_Hierarchy               |FFT_Hierarchy_imp_1XAJAL8            |  4191|
|6     |      standard_interconnect_fft |version3_standard_interconnect_fft_0 |   929|
|7     |      FFT_channelO1             |FFT_channelO1_imp_12I4H7             |   605|
|8     |      FFT_channelO2             |FFT_channelO2_imp_G6RZE6             |   605|
|9     |      FFT_channelP7             |FFT_channelP7_imp_1A632RO            |   605|
|10    |      FFT_channelP8             |FFT_channelP8_imp_XT8S2D             |   605|
|11    |    Filter_Hierarchy            |Filter_Hierarchy_imp_AJ9WLJ          |  4818|
|12    |      standard_interconnect_fir |version3_standard_interconnect_fir_0 |  1550|
|13    |        s00_couplers            |s00_couplers_imp_1H11AV8             |   177|
|14    |      FIR_channelO1             |FIR_channelO1_imp_15BANO1            |   590|
|15    |      FIR_channelO2             |FIR_channelO2_imp_1C457KK            |   590|
|16    |      FIR_channelP7             |FIR_channelP7_imp_DOZ35Q             |   590|
|17    |      FIR_channelP8             |FIR_channelP8_imp_1UA75GV            |   590|
+------+--------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1200.977 ; gain = 386.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 1200.977 ; gain = 273.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1200.977 ; gain = 386.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1205.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1205.645 ; gain = 676.270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1205.645 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Final_Year_Project/Architecture/BCI_SOC/vhdl/xilinxprj/BCI_SOC.runs/synth_1/version3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file version3_wrapper_utilization_synth.rpt -pb version3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 18:30:09 2020...
