Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct 21 18:57:06 2020
| Host         : DESKTOP-NJO422N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file componente_candado_control_sets_placed.rpt
| Design       : componente_candado
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            3 |
| No           | No                    | Yes                    |              11 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------+-------------------------------------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal             |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------+-------------------------------------------------+------------------+----------------+
| ~i_candado/estado_actual[2]           |                                       |                                                 |                1 |              3 |
|  clk_IBUF_BUFG                        |                                       | i_debouncer_reset/FSM_sequential_state_reg[0]_0 |                1 |              3 |
|  i_candado/clave_buena_reg[7]_i_1_n_0 |                                       |                                                 |                2 |              8 |
|  clk_IBUF_BUFG                        |                                       | i_debouncer_reset/s_reset                       |                2 |              8 |
|  clk_IBUF_BUFG                        | i_debouncer_boton/count[0]_i_1_n_0    | i_debouncer_reset/s_reset                       |                6 |             23 |
|  clk_IBUF_BUFG                        | i_debouncer_reset/count[0]_i_1__0_n_0 | i_debouncer_reset/s_reset                       |                6 |             23 |
+---------------------------------------+---------------------------------------+-------------------------------------------------+------------------+----------------+


