<html><body><samp><pre>
<!@TC:1742230889>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: arthur

# Mon Mar 17 14:01:29 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1742230896> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1742230896> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1742230896> | Running Verilog Compiler in System Verilog mode 

@I::"/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4253:13:4253:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4253)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4437:13:4437:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4437)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4478:13:4478:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4478)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4504:13:4504:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4504)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4521:13:4521:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4521)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4598:13:4598:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4598)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:5362:13:5362:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5362)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:6172:13:6172:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6172)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:6281:13:6281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6281)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:6319:13:6319:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6319)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:6392:13:6392:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6392)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:7281:13:7281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7281)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:8338:13:8338:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8338)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:9297:13:9297:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9297)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10033:13:10033:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10033)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10748:13:10748:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10748)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10782:13:10782:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10782)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10818:13:10818:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10818)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10865:13:10865:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10865)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10899:13:10899:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10899)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:11765:13:11765:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11765)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:12808:13:12808:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12808)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:12820:15:12820:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12820)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:12831:13:12831:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12831)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:12844:13:12844:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12844)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/apb_arbiter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_APB/IHC_APB.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcia.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_mem.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_irqs.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v(798)</a><!@TM:1742230896> | User defined pragma syn_black_box detected</font>

@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_SOC_MSS/PF_SOC_MSS.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/APB_BUS_CONVERTER/APB_BUS_CONVERTER.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/tach_if.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/reg_if.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/corepwm_C1/corepwm_C1.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_PWM/CAPE_PWM.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreAPB3_CAPE/CoreAPB3_CAPE.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/P8_GPIO_UPPER/P8_GPIO_UPPER.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/P9_GPIO/P9_GPIO.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE/CAPE.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLK_DIV/CLK_DIV_0/CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLK_DIV/CLK_DIV.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/GLITCHLESS_MUX/GLITCHLESS_MUX_0/GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/GLITCHLESS_MUX/GLITCHLESS_MUX.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK_0/PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/TRANSMIT_PLL/TRANSMIT_PLL_0/TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/TRANSMIT_PLL/TRANSMIT_PLL.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/AXI4_address_shim.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/BitScan0.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TransactionController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/MasterControl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/AddressController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Revision.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RequestQual.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ReadDataController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RDataController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/RespController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/WDataController.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHBL_Ctrl.v:297:9:297:27:@W:CG1337:@XP_MSG">AHBL_Ctrl.v(297)</a><!@TM:1742230896> | Net axi_read_not_ready is not declared.</font>
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Read_Ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AXI4_Write_Ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/AHB_SM.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Bin2Gray.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/Hold_Reg_Ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/byte2bit.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DownConverter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v:457:10:457:19:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(457)</a><!@TM:1742230896> | Net addr_beat is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v:461:10:461:14:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(461)</a><!@TM:1742230896> | Net mask is not declared.</font>
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v:498:10:498:15:@W:CG1337:@XP_MSG">DWC_UpConv_AChannel.v(498)</a><!@TM:1742230896> | Net FIXED is not declared.</font>
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel_SlvRid_Arb.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/UpConverter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegisterSlice.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_INITIATOR/PCIE_INITIATOR.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/M2_INTERFACE/M2_INTERFACE.v" (library work)
@I::"/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/DEFAULT_6BA5ED31DBDDB144872513/DEFAULT_6BA5ED31DBDDB144872513.v" (library work)
@N: : <!@TM:1742230896> | stack limit increased to max 
Verilog syntax check successful!
Selecting top level module DEFAULT_6BA5ED31DBDDB144872513
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:187:7:187:11:@N:CG364:@XP_MSG">acg5.v(187)</a><!@TM:1742230896> | Synthesizing module AND4 in library work.
Running optimization stage 1 on AND4 .......
Finished optimization stage 1 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/apb_arbiter.v:43:7:43:18:@N:CG364:@XP_MSG">apb_arbiter.v(43)</a><!@TM:1742230896> | Synthesizing module APB_ARBITER in library work.

	select_bit=32'b00000000000000000000000000011100
   Generated name = APB_ARBITER_28s
Running optimization stage 1 on APB_ARBITER_28s .......
Finished optimization stage 1 on APB_ARBITER_28s (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 181MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1742230896> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1742230896> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1742230896> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b1
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b1
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000100000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000100001000
	SC_qual=16'b0000000100001000
   Generated name = CoreAPB3_Z1
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1742230896> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC3_INITIATOR/FIC3_INITIATOR.v:57:7:57:21:@N:CG364:@XP_MSG">FIC3_INITIATOR.v(57)</a><!@TM:1742230896> | Synthesizing module FIC3_INITIATOR in library work.
Running optimization stage 1 on FIC3_INITIATOR .......
Finished optimization stage 1 on FIC3_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:333:7:333:12:@N:CG364:@XP_MSG">acg5.v(333)</a><!@TM:1742230896> | Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/apb_arbiter.v:43:7:43:18:@N:CG364:@XP_MSG">apb_arbiter.v(43)</a><!@TM:1742230896> | Synthesizing module APB_ARBITER in library work.

	select_bit=32'b00000000000000000000000000001100
   Generated name = APB_ARBITER_12s
Running optimization stage 1 on APB_ARBITER_12s .......
Finished optimization stage 1 on APB_ARBITER_12s (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 183MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_irqs.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_irqs.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_irqs in library work.
Running optimization stage 1 on miv_ihcc_irqs .......
Finished optimization stage 1 on miv_ihcc_irqs (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_mem.v:43:7:43:19:@N:CG364:@XP_MSG">miv_ihcc_mem.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_mem in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
   Generated name = miv_ihcc_mem_4s
Running optimization stage 1 on miv_ihcc_mem_4s .......
Finished optimization stage 1 on miv_ihcc_mem_4s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000001
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_1s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_1s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_1s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000001
   Generated name = MIV_IHCC_4s_0s_1s
Running optimization stage 1 on MIV_IHCC_4s_0s_1s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000010
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_2s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_2s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000010
   Generated name = MIV_IHCC_4s_0s_2s
Running optimization stage 1 on MIV_IHCC_4s_0s_2s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_4s_0s_3s
Running optimization stage 1 on MIV_IHCC_4s_0s_3s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_4s_0s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_4s_0s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_4s_0s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000100
	A_HART_ID=32'b00000000000000000000000000000000
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_4s_0s_4s
Running optimization stage 1 on MIV_IHCC_4s_0s_4s .......
Finished optimization stage 1 on MIV_IHCC_4s_0s_4s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_mem.v:43:7:43:19:@N:CG364:@XP_MSG">miv_ihcc_mem.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_mem in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
   Generated name = miv_ihcc_mem_2s
Running optimization stage 1 on miv_ihcc_mem_2s .......
Finished optimization stage 1 on miv_ihcc_mem_2s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 184MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000010
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_2s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_2s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000010
   Generated name = MIV_IHCC_2s_1s_2s
Running optimization stage 1 on MIV_IHCC_2s_1s_2s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_2s_1s_3s
Running optimization stage 1 on MIV_IHCC_2s_1s_3s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_1s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_1s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_1s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000001
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_1s_4s
Running optimization stage 1 on MIV_IHCC_2s_1s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 185MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000011
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_2s_3s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_2s_3s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_2s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000011
   Generated name = MIV_IHCC_2s_2s_3s
Running optimization stage 1 on MIV_IHCC_2s_2s_3s .......
Finished optimization stage 1 on MIV_IHCC_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_2s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_2s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_2s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000010
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_2s_4s
Running optimization stage 1 on MIV_IHCC_2s_2s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:43:7:43:20:@N:CG364:@XP_MSG">miv_ihcc_ctrl.v(43)</a><!@TM:1742230896> | Synthesizing module miv_ihcc_ctrl in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000011
	B_HART_ID=32'b00000000000000000000000000000100
	IP_VERSION=32'b00000000000000000000000000000001
	message_depth=32'b00000000000000000000000000000011
   Generated name = miv_ihcc_ctrl_2s_3s_4s_1s_3s
Running optimization stage 1 on miv_ihcc_ctrl_2s_3s_4s_1s_3s .......
Finished optimization stage 1 on miv_ihcc_ctrl_2s_3s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc.v:43:7:43:15:@N:CG364:@XP_MSG">miv_ihcc.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCC in library work.

	MESSAGE_DEPTH=32'b00000000000000000000000000000010
	A_HART_ID=32'b00000000000000000000000000000011
	B_HART_ID=32'b00000000000000000000000000000100
   Generated name = MIV_IHCC_2s_3s_4s
Running optimization stage 1 on MIV_IHCC_2s_3s_4s .......
Finished optimization stage 1 on MIV_IHCC_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcia.v:43:7:43:16:@N:CG364:@XP_MSG">miv_ihcia.v(43)</a><!@TM:1742230896> | Synthesizing module MIV_IHCIA in library work.
Running optimization stage 1 on MIV_IHCIA .......
Finished optimization stage 1 on MIV_IHCIA (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1742230896> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b1
	APBSLOT8ENABLE=1'b1
	APBSLOT9ENABLE=1'b1
	APBSLOT10ENABLE=1'b1
	APBSLOT11ENABLE=1'b1
	APBSLOT12ENABLE=1'b1
	APBSLOT13ENABLE=1'b1
	APBSLOT14ENABLE=1'b1
	APBSLOT15ENABLE=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000010000000
	SL8=16'b0000000100000000
	SL9=16'b0000001000000000
	SL10=16'b0000010000000000
	SL11=16'b0000100000000000
	SL12=16'b0001000000000000
	SL13=16'b0010000000000000
	SL14=16'b0100000000000000
	SL15=16'b1000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z2
Running optimization stage 1 on CoreAPB3_Z2 .......
Finished optimization stage 1 on CoreAPB3_Z2 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_APB/IHC_APB.v:57:7:57:14:@N:CG364:@XP_MSG">IHC_APB.v(57)</a><!@TM:1742230896> | Synthesizing module IHC_APB in library work.
Running optimization stage 1 on IHC_APB .......
Finished optimization stage 1 on IHC_APB (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v:9:7:9:20:@N:CG364:@XP_MSG">IHC_SUBSYSTEM.v(9)</a><!@TM:1742230896> | Synthesizing module IHC_SUBSYSTEM in library work.
Running optimization stage 1 on IHC_SUBSYSTEM .......
Finished optimization stage 1 on IHC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 186MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:287:7:287:13:@N:CG364:@XP_MSG">acg5.v(287)</a><!@TM:1742230896> | Synthesizing module OUTBUF in library work.
Running optimization stage 1 on OUTBUF .......
Finished optimization stage 1 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:264:7:264:12:@N:CG364:@XP_MSG">acg5.v(264)</a><!@TM:1742230896> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1742230896> | Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:357:7:357:17:@N:CG364:@XP_MSG">acg5.v(357)</a><!@TM:1742230896> | Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
Finished optimization stage 1 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:403:7:403:18:@N:CG364:@XP_MSG">acg5.v(403)</a><!@TM:1742230896> | Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
Finished optimization stage 1 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:449:7:449:17:@N:CG364:@XP_MSG">acg5.v(449)</a><!@TM:1742230896> | Synthesizing module BIBUF_DIFF in library work.
Running optimization stage 1 on BIBUF_DIFF .......
Finished optimization stage 1 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1742230896> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 187MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1742230896> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 188MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_SOC_MSS/MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v:5:7:5:10:@N:CG364:@XP_MSG">MSS_NOBYP_NOBYP_NOBYP_BYP_BYP_syn_comps.v(5)</a><!@TM:1742230896> | Synthesizing module MSS in library work.
Running optimization stage 1 on MSS .......
Finished optimization stage 1 on MSS (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 189MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_SOC_MSS/PF_SOC_MSS.v:5:7:5:17:@N:CG364:@XP_MSG">PF_SOC_MSS.v(5)</a><!@TM:1742230896> | Synthesizing module PF_SOC_MSS in library work.
Running optimization stage 1 on PF_SOC_MSS .......
Finished optimization stage 1 on PF_SOC_MSS (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/BVF_RISCV_SUBSYSTEM/BVF_RISCV_SUBSYSTEM.v:9:7:9:26:@N:CG364:@XP_MSG">BVF_RISCV_SUBSYSTEM.v(9)</a><!@TM:1742230896> | Synthesizing module BVF_RISCV_SUBSYSTEM in library work.
Running optimization stage 1 on BVF_RISCV_SUBSYSTEM .......
Finished optimization stage 1 on BVF_RISCV_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/APB_BUS_CONVERTER/APB_BUS_CONVERTER.v:9:7:9:24:@N:CG364:@XP_MSG">APB_BUS_CONVERTER.v(9)</a><!@TM:1742230896> | Synthesizing module APB_BUS_CONVERTER in library work.
Running optimization stage 1 on APB_BUS_CONVERTER .......
Finished optimization stage 1 on APB_BUS_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v:9:7:9:25:@N:CG364:@XP_MSG">CAPE_DEFAULT_GPIOS.v(9)</a><!@TM:1742230896> | Synthesizing module CAPE_DEFAULT_GPIOS in library work.
Running optimization stage 1 on CAPE_DEFAULT_GPIOS .......
Finished optimization stage 1 on CAPE_DEFAULT_GPIOS (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1742230896> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b011000
	UPR_NIBBLE_POSN=4'b0101
	FAMILY=32'b00000000000000000000000000011011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z3
Running optimization stage 1 on CoreAPB3_Z3 .......
Finished optimization stage 1 on CoreAPB3_Z3 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreAPB3_CAPE/CoreAPB3_CAPE.v:57:7:57:20:@N:CG364:@XP_MSG">CoreAPB3_CAPE.v(57)</a><!@TM:1742230896> | Synthesizing module CoreAPB3_CAPE in library work.
Running optimization stage 1 on CoreAPB3_CAPE .......
Finished optimization stage 1 on CoreAPB3_CAPE (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:23:7:23:53:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1742230896> | Synthesizing module CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000010000
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b1
	FIXED_CONFIG_7=1'b1
	FIXED_CONFIG_8=1'b1
	FIXED_CONFIG_9=1'b1
	FIXED_CONFIG_10=1'b1
	FIXED_CONFIG_11=1'b1
	FIXED_CONFIG_12=1'b1
	FIXED_CONFIG_13=1'b1
	FIXED_CONFIG_14=1'b1
	FIXED_CONFIG_15=1'b1
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b10
	IO_TYPE_1=2'b10
	IO_TYPE_2=2'b10
	IO_TYPE_3=2'b10
	IO_TYPE_4=2'b10
	IO_TYPE_5=2'b10
	IO_TYPE_6=2'b10
	IO_TYPE_7=2'b10
	IO_TYPE_8=2'b10
	IO_TYPE_9=2'b10
	IO_TYPE_10=2'b10
	IO_TYPE_11=2'b10
	IO_TYPE_12=2'b10
	IO_TYPE_13=2'b10
	IO_TYPE_14=2'b10
	IO_TYPE_15=2'b10
	IO_TYPE_16=2'b10
	IO_TYPE_17=2'b10
	IO_TYPE_18=2'b10
	IO_TYPE_19=2'b10
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11111111111111110000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b1010101010101010101010101010101010101010000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO_Z4
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1742230896> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1742230896> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO_Z4 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_both[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_neg[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_pos[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_both[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_neg[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_pos[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_both[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_neg[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_pos[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_both[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_neg[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_pos[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_both[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_neg[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_pos[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_both[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_neg[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_pos[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_both[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_neg[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_pos[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_both[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_neg[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.edge_pos[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[8].APB_32.INTR_reg[8]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.INTR_reg[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.INTR_reg[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.INTR_reg[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.INTR_reg[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.INTR_reg[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.INTR_reg[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL169:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.INTR_reg[15]. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO_Z4 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER.v:153:7:153:24:@N:CG364:@XP_MSG">CoreGPIO_P8_UPPER.v(153)</a><!@TM:1742230896> | Synthesizing module CoreGPIO_P8_UPPER in library work.
Running optimization stage 1 on CoreGPIO_P8_UPPER .......
Finished optimization stage 1 on CoreGPIO_P8_UPPER (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/P8_GPIO_UPPER/P8_GPIO_UPPER.v:9:7:9:20:@N:CG364:@XP_MSG">P8_GPIO_UPPER.v(9)</a><!@TM:1742230896> | Synthesizing module P8_GPIO_UPPER in library work.
Running optimization stage 1 on P8_GPIO_UPPER .......
Finished optimization stage 1 on P8_GPIO_UPPER (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:23:7:23:41:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1742230896> | Synthesizing module CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000010101
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b1
	FIXED_CONFIG_7=1'b1
	FIXED_CONFIG_8=1'b1
	FIXED_CONFIG_9=1'b1
	FIXED_CONFIG_10=1'b1
	FIXED_CONFIG_11=1'b1
	FIXED_CONFIG_12=1'b1
	FIXED_CONFIG_13=1'b1
	FIXED_CONFIG_14=1'b1
	FIXED_CONFIG_15=1'b1
	FIXED_CONFIG_16=1'b1
	FIXED_CONFIG_17=1'b1
	FIXED_CONFIG_18=1'b1
	FIXED_CONFIG_19=1'b1
	FIXED_CONFIG_20=1'b1
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b10
	IO_TYPE_1=2'b10
	IO_TYPE_2=2'b10
	IO_TYPE_3=2'b10
	IO_TYPE_4=2'b10
	IO_TYPE_5=2'b10
	IO_TYPE_6=2'b10
	IO_TYPE_7=2'b10
	IO_TYPE_8=2'b10
	IO_TYPE_9=2'b10
	IO_TYPE_10=2'b10
	IO_TYPE_11=2'b10
	IO_TYPE_12=2'b10
	IO_TYPE_13=2'b10
	IO_TYPE_14=2'b10
	IO_TYPE_15=2'b10
	IO_TYPE_16=2'b10
	IO_TYPE_17=2'b10
	IO_TYPE_18=2'b10
	IO_TYPE_19=2'b10
	IO_TYPE_20=2'b10
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11111111111111111111100000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b1010101010101010101010101010101010101010100000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO_Z5
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:512:16:512:29:@N:CG179:@XP_MSG">coregpio.v(512)</a><!@TM:1742230896> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:515:16:515:29:@N:CG179:@XP_MSG">coregpio.v(515)</a><!@TM:1742230896> | Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO_Z5 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_both[20]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_neg[20]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[20].APB_32.edge_pos[20]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_both[19]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_neg[19]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[19].APB_32.edge_pos[19]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_both[18]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_neg[18]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[18].APB_32.edge_pos[18]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_both[17]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_neg[17]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[17].APB_32.edge_pos[17]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_both[16]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_neg[16]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[16].APB_32.edge_pos[16]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_both[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_neg[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[15].APB_32.edge_pos[15]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_both[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_neg[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[14].APB_32.edge_pos[14]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_both[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_neg[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[13].APB_32.edge_pos[13]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_both[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_neg[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[12].APB_32.edge_pos[12]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_both[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_neg[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[11].APB_32.edge_pos[11]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_both[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_neg[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[10].APB_32.edge_pos[10]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:464:0:464:6:@W:CL169:@XP_MSG">coregpio.v(464)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_both[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:444:0:444:6:@W:CL169:@XP_MSG">coregpio.v(444)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_neg[9]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:424:0:424:6:@W:CL169:@XP_MSG">coregpio.v(424)</a><!@TM:1742230896> | Pruning unused register xhdl1.GEN_BITS[9].APB_32.edge_pos[9]. Make sure that there are no unused intermediate registers.</font>

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:484:0:484:6:@W:CL190:@XP_MSG">coregpio.v(484)</a><!@TM:1742230896> | Optimizing register bit xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Finished optimization stage 1 on CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO_Z5 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9.v:153:7:153:18:@N:CG364:@XP_MSG">CoreGPIO_P9.v(153)</a><!@TM:1742230896> | Synthesizing module CoreGPIO_P9 in library work.
Running optimization stage 1 on CoreGPIO_P9 .......
Finished optimization stage 1 on CoreGPIO_P9 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/P9_GPIO/P9_GPIO.v:9:7:9:14:@N:CG364:@XP_MSG">P9_GPIO.v(9)</a><!@TM:1742230896> | Synthesizing module P9_GPIO in library work.
Running optimization stage 1 on P9_GPIO .......
Finished optimization stage 1 on P9_GPIO (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:26:7:26:14:@N:CG364:@XP_MSG">corepwm.v(26)</a><!@TM:1742230896> | Synthesizing module corepwm in library work.

	FAMILY=32'b00000000000000000000000000011011
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000001
	SHADOW_REG_EN2=32'b00000000000000000000000000000001
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	SEPARATE_PWM_CLK=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000011
	FIXED_PWM_POS_EN=16'b1111111111100000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z6
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/reg_if.v:26:7:26:21:@N:CG364:@XP_MSG">reg_if.v(26)</a><!@TM:1742230896> | Synthesizing module corepwm_reg_if in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000011
	FIXED_PWM_POS_EN=16'b1111111111100000
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_reg_if_Z7
Running optimization stage 1 on corepwm_reg_if_Z7 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/reg_if.v:240:0:240:6:@W:CL271:@XP_MSG">reg_if.v(240)</a><!@TM:1742230896> | Pruning unused bits 16 to 3 of pwm_enable_reg[16:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/reg_if.v:93:0:93:6:@W:CL271:@XP_MSG">reg_if.v(93)</a><!@TM:1742230896> | Pruning unused bits 8 to 3 of psh_enable_reg1[8:1]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on corepwm_reg_if_Z7 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v:26:7:26:23:@N:CG364:@XP_MSG">timebase.v(26)</a><!@TM:1742230896> | Synthesizing module corepwm_timebase in library work.

	APB_DWIDTH=32'b00000000000000000000000000100000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_timebase_32s_0s
Running optimization stage 1 on corepwm_timebase_32s_0s .......
Finished optimization stage 1 on corepwm_timebase_32s_0s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:26:7:26:22:@N:CG364:@XP_MSG">pwm_gen.v(26)</a><!@TM:1742230896> | Synthesizing module corepwm_pwm_gen in library work.

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	DAC_MODE=16'b0000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = corepwm_pwm_gen_2s_32s_0_0s
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:44:31:44:34:@W:CG133:@XP_MSG">pwm_gen.v(44)</a><!@TM:1742230896> | Object acc is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on corepwm_pwm_gen_2s_32s_0_0s .......
Finished optimization stage 1 on corepwm_pwm_gen_2s_32s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@W:CG360:@XP_MSG">corepwm.v(182)</a><!@TM:1742230896> | Removing wire TACHINT, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:195:11:195:22:@W:CG133:@XP_MSG">corepwm.v(195)</a><!@TM:1742230896> | Object PRDATA_TACH is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:196:19:196:40:@W:CG360:@XP_MSG">corepwm.v(196)</a><!@TM:1742230896> | Removing wire PWM_STRETCH_VALUE_int, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:197:20:197:29:@W:CG360:@XP_MSG">corepwm.v(197)</a><!@TM:1742230896> | Removing wire TACH_EDGE, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:198:5:198:17:@W:CG360:@XP_MSG">corepwm.v(198)</a><!@TM:1742230896> | Removing wire tachint_mask, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:199:10:199:22:@W:CG133:@XP_MSG">corepwm.v(199)</a><!@TM:1742230896> | Object TACHPRESCALE is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:200:19:200:30:@W:CG133:@XP_MSG">corepwm.v(200)</a><!@TM:1742230896> | Object PWM_STRETCH is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:201:19:201:30:@W:CG133:@XP_MSG">corepwm.v(201)</a><!@TM:1742230896> | Object TACHIRQMASK is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:202:19:202:27:@W:CG133:@XP_MSG">corepwm.v(202)</a><!@TM:1742230896> | Object TACHMODE is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:204:11:204:28:@W:CG133:@XP_MSG">corepwm.v(204)</a><!@TM:1742230896> | Object tach_prescale_cnt is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:205:11:205:30:@W:CG133:@XP_MSG">corepwm.v(205)</a><!@TM:1742230896> | Object tach_prescale_value is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:206:11:206:32:@W:CG133:@XP_MSG">corepwm.v(206)</a><!@TM:1742230896> | Object prescale_decode_value is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:207:10:207:22:@W:CG133:@XP_MSG">corepwm.v(207)</a><!@TM:1742230896> | Object tach_cnt_clk is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG184:@XP_HELP">CG184</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:209:20:209:33:@W:CG184:@XP_MSG">corepwm.v(209)</a><!@TM:1742230896> | Removing wire update_status, as it has the load but no drivers.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:1196:7:1196:8:@W:CG133:@XP_MSG">corepwm.v(1196)</a><!@TM:1742230896> | Object t is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on corepwm_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@W:CL318:@XP_MSG">corepwm.v(182)</a><!@TM:1742230896> | *Output TACHINT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on corepwm_Z6 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/corepwm_C1/corepwm_C1.v:159:7:159:17:@N:CG364:@XP_MSG">corepwm_C1.v(159)</a><!@TM:1742230896> | Synthesizing module corepwm_C1 in library work.
Running optimization stage 1 on corepwm_C1 .......
Finished optimization stage 1 on corepwm_C1 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_PWM/CAPE_PWM.v:9:7:9:15:@N:CG364:@XP_MSG">CAPE_PWM.v(9)</a><!@TM:1742230896> | Synthesizing module CAPE_PWM in library work.
Running optimization stage 1 on CAPE_PWM .......
Finished optimization stage 1 on CAPE_PWM (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE/CAPE.v:9:7:9:11:@N:CG364:@XP_MSG">CAPE.v(9)</a><!@TM:1742230896> | Synthesizing module CAPE in library work.
Running optimization stage 1 on CAPE .......
Finished optimization stage 1 on CAPE (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1553:7:1553:17:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1553)</a><!@TM:1742230896> | Synthesizing module ICB_CLKDIV in library work.
Running optimization stage 1 on ICB_CLKDIV .......
Finished optimization stage 1 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLK_DIV/CLK_DIV_0/CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v:5:7:5:35:@N:CG364:@XP_MSG">CLK_DIV_CLK_DIV_0_PF_CLK_DIV.v(5)</a><!@TM:1742230896> | Synthesizing module CLK_DIV_CLK_DIV_0_PF_CLK_DIV in library work.
Running optimization stage 1 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV .......
Finished optimization stage 1 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLK_DIV/CLK_DIV.v:24:7:24:14:@N:CG364:@XP_MSG">CLK_DIV.v(24)</a><!@TM:1742230896> | Synthesizing module CLK_DIV in library work.
Running optimization stage 1 on CLK_DIV .......
Finished optimization stage 1 on CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v:21:7:21:41:@N:CG364:@XP_MSG">corereset_pf.v(21)</a><!@TM:1742230896> | Synthesizing module CORERESET_CORERESET_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET.v:21:7:21:16:@N:CG364:@XP_MSG">CORERESET.v(21)</a><!@TM:1742230896> | Synthesizing module CORERESET in library work.
Running optimization stage 1 on CORERESET .......
Finished optimization stage 1 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:121:7:121:11:@N:CG364:@XP_MSG">acg5.v(121)</a><!@TM:1742230896> | Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1742230896> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v:47:27:47:37:@W:CG168:@XP_MSG">FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v(47)</a><!@TM:1742230896> | Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:3694:7:3694:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3694)</a><!@TM:1742230896> | Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0_0/FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v:5:7:5:39:@N:CG364:@XP_MSG">FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC.v(5)</a><!@TM:1742230896> | Synthesizing module FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FPGA_CCC_C0/FPGA_CCC_C0.v:264:7:264:18:@N:CG364:@XP_MSG">FPGA_CCC_C0.v(264)</a><!@TM:1742230896> | Synthesizing module FPGA_CCC_C0 in library work.
Running optimization stage 1 on FPGA_CCC_C0 .......
Finished optimization stage 1 on FPGA_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1675:7:1675:16:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1675)</a><!@TM:1742230896> | Synthesizing module ICB_NGMUX in library work.
Running optimization stage 1 on ICB_NGMUX .......
Finished optimization stage 1 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/GLITCHLESS_MUX/GLITCHLESS_MUX_0/GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v:5:7:5:47:@N:CG364:@XP_MSG">GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX.v(5)</a><!@TM:1742230896> | Synthesizing module GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX in library work.
Running optimization stage 1 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX .......
Finished optimization stage 1 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/GLITCHLESS_MUX/GLITCHLESS_MUX.v:22:7:22:21:@N:CG364:@XP_MSG">GLITCHLESS_MUX.v(22)</a><!@TM:1742230896> | Synthesizing module GLITCHLESS_MUX in library work.
Running optimization stage 1 on GLITCHLESS_MUX .......
Finished optimization stage 1 on GLITCHLESS_MUX (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230896> | Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230896> | Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230896> | Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230896> | Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:CG168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230896> | Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:1702:7:1702:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1702)</a><!@TM:1742230896> | Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:5:7:5:53:@N:CG364:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(5)</a><!@TM:1742230896> | Synthesizing module INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:48:8:48:16:@W:CL168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(48)</a><!@TM:1742230896> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:47:8:47:16:@W:CL168:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(47)</a><!@TM:1742230896> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR.v:71:7:71:19:@N:CG364:@XP_MSG">INIT_MONITOR.v(71)</a><!@TM:1742230896> | Synthesizing module INIT_MONITOR in library work.
Running optimization stage 1 on INIT_MONITOR .......
Finished optimization stage 1 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:2199:7:2199:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(2199)</a><!@TM:1742230896> | Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v:5:7:5:51:@N:CG364:@XP_MSG">OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(5)</a><!@TM:1742230896> | Synthesizing module OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC in library work.
Running optimization stage 1 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v:17:8:17:16:@W:CL168:@XP_MSG">OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(17)</a><!@TM:1742230896> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz.v:27:7:27:24:@N:CG364:@XP_MSG">OSCILLATOR_160MHz.v(27)</a><!@TM:1742230896> | Synthesizing module OSCILLATOR_160MHz in library work.
Running optimization stage 1 on OSCILLATOR_160MHz .......
Finished optimization stage 1 on OSCILLATOR_160MHz (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:10811:7:10811:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(10811)</a><!@TM:1742230896> | Synthesizing module XCVR_REF_CLK in library work.
Running optimization stage 1 on XCVR_REF_CLK .......
Finished optimization stage 1 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK_0/PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:5:7:5:50:@N:CG364:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(5)</a><!@TM:1742230896> | Synthesizing module PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK in library work.
Running optimization stage 1 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK_0/PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:25:8:25:16:@W:CL168:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(25)</a><!@TM:1742230896> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK_0/PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v:24:8:24:16:@W:CL168:@XP_MSG">PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK.v(24)</a><!@TM:1742230896> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
Finished optimization stage 1 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_REF_CLK/PCIE_REF_CLK.v:27:7:27:19:@N:CG364:@XP_MSG">PCIE_REF_CLK.v(27)</a><!@TM:1742230896> | Synthesizing module PCIE_REF_CLK in library work.
Running optimization stage 1 on PCIE_REF_CLK .......
Finished optimization stage 1 on PCIE_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC_0/PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v:5:7:5:37:@N:CG364:@XP_MSG">PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC.v(5)</a><!@TM:1742230896> | Synthesizing module PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_CCC_ADC/PF_CCC_ADC.v:264:7:264:17:@N:CG364:@XP_MSG">PF_CCC_ADC.v(264)</a><!@TM:1742230896> | Synthesizing module PF_CCC_ADC in library work.
Running optimization stage 1 on PF_CCC_ADC .......
Finished optimization stage 1 on PF_CCC_ADC (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/polarfire_syn_comps.v:4119:7:4119:13:@N:CG364:@XP_MSG">polarfire_syn_comps.v(4119)</a><!@TM:1742230896> | Synthesizing module TX_PLL in library work.
Running optimization stage 1 on TX_PLL .......
Finished optimization stage 1 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/TRANSMIT_PLL/TRANSMIT_PLL_0/TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v:5:7:5:44:@N:CG364:@XP_MSG">TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL.v(5)</a><!@TM:1742230896> | Synthesizing module TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL in library work.
Running optimization stage 1 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL .......
Finished optimization stage 1 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/TRANSMIT_PLL/TRANSMIT_PLL.v:51:7:51:19:@N:CG364:@XP_MSG">TRANSMIT_PLL.v(51)</a><!@TM:1742230896> | Synthesizing module TRANSMIT_PLL in library work.
Running optimization stage 1 on TRANSMIT_PLL .......
Finished optimization stage 1 on TRANSMIT_PLL (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v:9:7:9:24:@N:CG364:@XP_MSG">CLOCKS_AND_RESETS.v(9)</a><!@TM:1742230896> | Synthesizing module CLOCKS_AND_RESETS in library work.
Running optimization stage 1 on CLOCKS_AND_RESETS .......
Finished optimization stage 1 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/AXI4_address_shim.v:43:7:43:23:@N:CG364:@XP_MSG">AXI4_address_shim.v(43)</a><!@TM:1742230896> | Synthesizing module AXI_ADDRESS_SHIM in library work.
Running optimization stage 1 on AXI_ADDRESS_SHIM .......
Finished optimization stage 1 on AXI_ADDRESS_SHIM (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG1283:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value</font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE0_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE1_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE2_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE3_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE4_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE5_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE6_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE7_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE8_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE9_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE10_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE11_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE12_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE13_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE14_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE15_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE16_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE17_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE18_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE19_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE20_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE21_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE22_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE23_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE24_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE25_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE26_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE27_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE28_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE29_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE30_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE31_START_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE0_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE1_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE2_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE3_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE4_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE5_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE6_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE7_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE8_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE9_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE10_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE11_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE12_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE13_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE14_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE15_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE16_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE17_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE18_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE19_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE20_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE21_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE22_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE23_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE24_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE25_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE26_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE27_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE28_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE29_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE30_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE31_START_ADDR_UPPER on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE0_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE1_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE2_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE3_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE4_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE5_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE6_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE7_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE8_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE9_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE10_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE11_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE12_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE13_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE14_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE15_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE16_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE17_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE18_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE19_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE20_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE21_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE22_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE23_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE24_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE25_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE26_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE27_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE28_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>
<font color=#A52A2A>@W:<a href="@W:CG168:@XP_HELP">CG168</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/FIC_1_INITIATOR/FIC_1_INITIATOR.v:4559:0:4559:17:@W:CG168:@XP_MSG">FIC_1_INITIATOR.v(4559)</a><!@TM:1742230896> | Type of parameter SLAVE29_END_ADDR on the instance FIC_1_INITIATOR_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type </font>

Only the first 100 messages of id 'CG168' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CG168' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG168} -count unlimited' in the Tcl shell.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v:22:7:22:35:@N:CG364:@XP_MSG">ResetSycnc.v(22)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_ResetSycnc in library work.
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 1 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:24:7:24:37:@N:CG364:@XP_MSG">Axi4CrossBar.v(24)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_Axi4CrossBar in library work.

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT_MAX_VEC=38'b11111111111111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z8
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:229:55:229:71:@W:CG360:@XP_MSG">Axi4CrossBar.v(229)</a><!@TM:1742230896> | Removing wire currRDataTransID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:230:34:230:47:@W:CG360:@XP_MSG">Axi4CrossBar.v(230)</a><!@TM:1742230896> | Removing wire openRTransDec, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:232:55:232:71:@W:CG360:@XP_MSG">Axi4CrossBar.v(232)</a><!@TM:1742230896> | Removing wire currWDataTransID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:233:34:233:47:@W:CG360:@XP_MSG">Axi4CrossBar.v(233)</a><!@TM:1742230896> | Removing wire openWTransDec, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:235:7:235:15:@W:CG360:@XP_MSG">Axi4CrossBar.v(235)</a><!@TM:1742230896> | Removing wire sysReset, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:237:19:237:29:@W:CG360:@XP_MSG">Axi4CrossBar.v(237)</a><!@TM:1742230896> | Removing wire dataFifoWr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:238:46:238:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(238)</a><!@TM:1742230896> | Removing wire srcPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:239:36:239:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(239)</a><!@TM:1742230896> | Removing wire destPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:240:34:240:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(240)</a><!@TM:1742230896> | Removing wire wrFifoFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:242:19:242:31:@W:CG360:@XP_MSG">Axi4CrossBar.v(242)</a><!@TM:1742230896> | Removing wire rdDataFifoWr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:243:46:243:55:@W:CG360:@XP_MSG">Axi4CrossBar.v(243)</a><!@TM:1742230896> | Removing wire rdSrcPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:244:36:244:46:@W:CG360:@XP_MSG">Axi4CrossBar.v(244)</a><!@TM:1742230896> | Removing wire rdDestPort, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:245:34:245:44:@W:CG360:@XP_MSG">Axi4CrossBar.v(245)</a><!@TM:1742230896> | Removing wire rdFifoFull, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:250:52:250:61:@W:CG360:@XP_MSG">Axi4CrossBar.v(250)</a><!@TM:1742230896> | Removing wire DERR_ARID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:251:44:251:54:@W:CG360:@XP_MSG">Axi4CrossBar.v(251)</a><!@TM:1742230896> | Removing wire DERR_ARLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:252:41:252:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(252)</a><!@TM:1742230896> | Removing wire DERR_ARVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:253:41:253:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(253)</a><!@TM:1742230896> | Removing wire DERR_ARREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:255:45:255:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(255)</a><!@TM:1742230896> | Removing wire DERR_RID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:256:35:256:45:@W:CG360:@XP_MSG">Axi4CrossBar.v(256)</a><!@TM:1742230896> | Removing wire DERR_RDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:257:43:257:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(257)</a><!@TM:1742230896> | Removing wire DERR_RRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:258:40:258:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(258)</a><!@TM:1742230896> | Removing wire DERR_RLAST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:259:39:259:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(259)</a><!@TM:1742230896> | Removing wire DERR_RUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:260:40:260:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(260)</a><!@TM:1742230896> | Removing wire DERR_RVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:261:40:261:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(261)</a><!@TM:1742230896> | Removing wire DERR_RREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:263:53:263:62:@W:CG360:@XP_MSG">Axi4CrossBar.v(263)</a><!@TM:1742230896> | Removing wire DERR_AWID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:264:44:264:54:@W:CG360:@XP_MSG">Axi4CrossBar.v(264)</a><!@TM:1742230896> | Removing wire DERR_AWLEN, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:265:41:265:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(265)</a><!@TM:1742230896> | Removing wire DERR_AWVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:266:41:266:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(266)</a><!@TM:1742230896> | Removing wire DERR_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:268:61:268:69:@W:CG360:@XP_MSG">Axi4CrossBar.v(268)</a><!@TM:1742230896> | Removing wire DERR_WID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:269:35:269:45:@W:CG360:@XP_MSG">Axi4CrossBar.v(269)</a><!@TM:1742230896> | Removing wire DERR_WDATA, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:270:46:270:56:@W:CG360:@XP_MSG">Axi4CrossBar.v(270)</a><!@TM:1742230896> | Removing wire DERR_WSTRB, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:271:40:271:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(271)</a><!@TM:1742230896> | Removing wire DERR_WLAST, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:272:39:272:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(272)</a><!@TM:1742230896> | Removing wire DERR_WUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:273:40:273:51:@W:CG360:@XP_MSG">Axi4CrossBar.v(273)</a><!@TM:1742230896> | Removing wire DERR_WVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:274:39:274:50:@W:CG360:@XP_MSG">Axi4CrossBar.v(274)</a><!@TM:1742230896> | Removing wire DERR_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:276:45:276:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(276)</a><!@TM:1742230896> | Removing wire DERR_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:277:43:277:53:@W:CG360:@XP_MSG">Axi4CrossBar.v(277)</a><!@TM:1742230896> | Removing wire DERR_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:278:39:278:49:@W:CG360:@XP_MSG">Axi4CrossBar.v(278)</a><!@TM:1742230896> | Removing wire DERR_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:279:41:279:52:@W:CG360:@XP_MSG">Axi4CrossBar.v(279)</a><!@TM:1742230896> | Removing wire DERR_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:280:32:280:43:@W:CG360:@XP_MSG">Axi4CrossBar.v(280)</a><!@TM:1742230896> | Removing wire DERR_BREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:318:7:318:8:@W:CG133:@XP_MSG">Axi4CrossBar.v(318)</a><!@TM:1742230896> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z8 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z8 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:25:7:25:27:@N:CG364:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1742230896> | Synthesizing module COREAXI4INTERCONNECT in library work.

	FAMILY=32'b00000000000000000000000000011011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR=32'b10000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b11111111111111111111111111111111
	SLAVE1_END_ADDR=32'b10001111111111111111111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000111111
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT1_MIN_VEC=38'b00000010000000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000000010000000000000000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b11111111111111111111111111111111111111
	SLOT1_MAX_VEC=38'b00000010001111111111111111111111111111
	SLOT2_MAX_VEC=38'b00000000010111111111111111111111111111
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000001001
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT_MAX_VEC=38'b11111111111111111111111111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000001000000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z9
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegisterSlice.v:22:7:22:38:@N:CG364:@XP_MSG">RegisterSlice.v(22)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_RegisterSlice in library work.

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001101
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_77s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_76s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000001010010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_82s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:23:7:23:37:@N:CG364:@XP_MSG">RegSliceFull.v(23)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_RegSliceFull in library work.

	CHAN_WIDTH=32'b00000000000000000000000000001011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_11s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v:23:7:23:42:@N:CG364:@XP_MSG">MstrDataWidthConv.v(23)</a><!@TM:1742230896> | Synthesizing module caxi4interconnect_MstrDataWidthConv in library work.

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrDataWidthConv_Z10
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z10 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001101
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001011
	RCHAN_WIDTH=32'b00000000000000000000000001001100
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z11
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z11 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z11 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MasterConvertor_Z12

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z12 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z12 (CPU Time 0h:00m:00s, Memory Used current: 206MB peak: 206MB)

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000001001
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001001110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_78s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)

	CHAN_WIDTH=32'b00000000000000000000000001010011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_83s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)

	CHAN_WIDTH=32'b00000000000000000000000000001100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_12s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z13
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z13 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z13 (CPU Time 0h:00m:00s, Memory Used current: 207MB peak: 207MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z14

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000001001
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0

	FIFO_SIZE=32'b00000000000000000000000100000000
	NEARLY_FULL=32'b00000000000000000000000011111111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000001000
	fmax=32'b00000000000000000000000100000000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)

	MEM_DEPTH=32'b00000000000000000000000100000000
	DATA_WIDTH_IN=32'b00000000000000000000000000001001
	DATA_WIDTH_OUT=32'b00000000000000000000000000001001
	NEARLY_FULL_THRESH=32'b00000000000000000000000011111111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000100000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000011111111
   Generated name = caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s

	MEM_DEPTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1742230896> | Found RAM mem, depth=256, width=9
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z14 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z14 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001110
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001100
	RCHAN_WIDTH=32'b00000000000000000000000001001101
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z15
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z15 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z15 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)

	ID_WIDTH=32'b00000000000000000000000000001001
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z16
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z16 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z16 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 210MB)
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:112:2:112:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(112)</a><!@TM:1742230896> | Removing wire MASTER1_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:126:2:126:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(126)</a><!@TM:1742230896> | Removing wire MASTER2_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:140:2:140:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(140)</a><!@TM:1742230896> | Removing wire MASTER3_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:154:2:154:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(154)</a><!@TM:1742230896> | Removing wire MASTER4_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:168:2:168:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(168)</a><!@TM:1742230896> | Removing wire MASTER5_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:182:2:182:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(182)</a><!@TM:1742230896> | Removing wire MASTER6_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:196:2:196:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(196)</a><!@TM:1742230896> | Removing wire MASTER7_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:210:2:210:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(210)</a><!@TM:1742230896> | Removing wire MASTER8_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:224:2:224:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(224)</a><!@TM:1742230896> | Removing wire MASTER9_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:238:2:238:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(238)</a><!@TM:1742230896> | Removing wire MASTER10_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:252:2:252:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(252)</a><!@TM:1742230896> | Removing wire MASTER11_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:266:2:266:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(266)</a><!@TM:1742230896> | Removing wire MASTER12_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:280:2:280:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(280)</a><!@TM:1742230896> | Removing wire MASTER13_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:294:2:294:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(294)</a><!@TM:1742230896> | Removing wire MASTER14_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:308:2:308:18:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(308)</a><!@TM:1742230896> | Removing wire MASTER15_AWREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:326:2:326:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(326)</a><!@TM:1742230896> | Removing wire MASTER1_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:334:2:334:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(334)</a><!@TM:1742230896> | Removing wire MASTER2_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:342:2:342:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(342)</a><!@TM:1742230896> | Removing wire MASTER3_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:350:2:350:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(350)</a><!@TM:1742230896> | Removing wire MASTER4_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:358:2:358:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(358)</a><!@TM:1742230896> | Removing wire MASTER5_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:366:2:366:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(366)</a><!@TM:1742230896> | Removing wire MASTER6_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:374:2:374:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(374)</a><!@TM:1742230896> | Removing wire MASTER7_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:382:2:382:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(382)</a><!@TM:1742230896> | Removing wire MASTER8_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:390:2:390:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(390)</a><!@TM:1742230896> | Removing wire MASTER9_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:398:2:398:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(398)</a><!@TM:1742230896> | Removing wire MASTER10_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:406:2:406:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(406)</a><!@TM:1742230896> | Removing wire MASTER11_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:414:2:414:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(414)</a><!@TM:1742230896> | Removing wire MASTER12_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:422:2:422:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(422)</a><!@TM:1742230896> | Removing wire MASTER13_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:430:2:430:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(430)</a><!@TM:1742230896> | Removing wire MASTER14_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:438:2:438:17:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(438)</a><!@TM:1742230896> | Removing wire MASTER15_WREADY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:447:2:447:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(447)</a><!@TM:1742230896> | Removing wire MASTER1_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:448:2:448:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(448)</a><!@TM:1742230896> | Removing wire MASTER1_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:449:2:449:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(449)</a><!@TM:1742230896> | Removing wire MASTER1_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:450:2:450:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(450)</a><!@TM:1742230896> | Removing wire MASTER1_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:453:2:453:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(453)</a><!@TM:1742230896> | Removing wire MASTER2_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:454:2:454:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(454)</a><!@TM:1742230896> | Removing wire MASTER2_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:455:2:455:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(455)</a><!@TM:1742230896> | Removing wire MASTER2_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:456:2:456:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(456)</a><!@TM:1742230896> | Removing wire MASTER2_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:459:2:459:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(459)</a><!@TM:1742230896> | Removing wire MASTER3_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:460:2:460:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(460)</a><!@TM:1742230896> | Removing wire MASTER3_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:461:2:461:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(461)</a><!@TM:1742230896> | Removing wire MASTER3_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:462:2:462:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(462)</a><!@TM:1742230896> | Removing wire MASTER3_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:465:2:465:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(465)</a><!@TM:1742230896> | Removing wire MASTER4_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:466:2:466:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(466)</a><!@TM:1742230896> | Removing wire MASTER4_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:467:2:467:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(467)</a><!@TM:1742230896> | Removing wire MASTER4_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:468:2:468:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(468)</a><!@TM:1742230896> | Removing wire MASTER4_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:471:2:471:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(471)</a><!@TM:1742230896> | Removing wire MASTER5_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:472:2:472:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(472)</a><!@TM:1742230896> | Removing wire MASTER5_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:473:2:473:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(473)</a><!@TM:1742230896> | Removing wire MASTER5_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:474:2:474:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(474)</a><!@TM:1742230896> | Removing wire MASTER5_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:477:2:477:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(477)</a><!@TM:1742230896> | Removing wire MASTER6_BID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:478:2:478:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(478)</a><!@TM:1742230896> | Removing wire MASTER6_BRESP, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:479:2:479:15:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(479)</a><!@TM:1742230896> | Removing wire MASTER6_BUSER, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:480:2:480:16:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(480)</a><!@TM:1742230896> | Removing wire MASTER6_BVALID, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:483:2:483:13:@W:CG360:@XP_MSG">CoreAxi4Interconnect.v(483)</a><!@TM:1742230896> | Removing wire MASTER7_BID, as there is no assignment to it.</font>

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on COREAXI4INTERCONNECT_Z9 .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:112:2:112:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(112)</a><!@TM:1742230896> | *Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:126:2:126:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(126)</a><!@TM:1742230896> | *Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:140:2:140:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(140)</a><!@TM:1742230896> | *Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:154:2:154:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(154)</a><!@TM:1742230896> | *Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:168:2:168:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(168)</a><!@TM:1742230896> | *Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:182:2:182:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(182)</a><!@TM:1742230896> | *Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:196:2:196:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(196)</a><!@TM:1742230896> | *Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:210:2:210:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(210)</a><!@TM:1742230896> | *Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:224:2:224:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(224)</a><!@TM:1742230896> | *Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:238:2:238:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(238)</a><!@TM:1742230896> | *Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:252:2:252:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(252)</a><!@TM:1742230896> | *Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:266:2:266:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(266)</a><!@TM:1742230896> | *Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:280:2:280:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(280)</a><!@TM:1742230896> | *Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:294:2:294:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(294)</a><!@TM:1742230896> | *Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:308:2:308:18:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(308)</a><!@TM:1742230896> | *Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:326:2:326:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(326)</a><!@TM:1742230896> | *Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:334:2:334:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(334)</a><!@TM:1742230896> | *Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:342:2:342:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(342)</a><!@TM:1742230896> | *Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:350:2:350:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(350)</a><!@TM:1742230896> | *Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:358:2:358:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(358)</a><!@TM:1742230896> | *Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:366:2:366:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(366)</a><!@TM:1742230896> | *Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:374:2:374:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(374)</a><!@TM:1742230896> | *Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:382:2:382:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(382)</a><!@TM:1742230896> | *Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:390:2:390:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(390)</a><!@TM:1742230896> | *Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:398:2:398:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(398)</a><!@TM:1742230896> | *Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:406:2:406:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(406)</a><!@TM:1742230896> | *Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:414:2:414:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(414)</a><!@TM:1742230896> | *Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:422:2:422:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(422)</a><!@TM:1742230896> | *Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:430:2:430:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(430)</a><!@TM:1742230896> | *Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:438:2:438:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(438)</a><!@TM:1742230896> | *Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:447:2:447:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(447)</a><!@TM:1742230896> | *Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:448:2:448:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(448)</a><!@TM:1742230896> | *Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:449:2:449:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(449)</a><!@TM:1742230896> | *Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:450:2:450:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(450)</a><!@TM:1742230896> | *Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:453:2:453:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(453)</a><!@TM:1742230896> | *Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:454:2:454:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(454)</a><!@TM:1742230896> | *Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:455:2:455:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(455)</a><!@TM:1742230896> | *Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:456:2:456:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(456)</a><!@TM:1742230896> | *Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:459:2:459:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(459)</a><!@TM:1742230896> | *Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:460:2:460:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(460)</a><!@TM:1742230896> | *Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:461:2:461:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(461)</a><!@TM:1742230896> | *Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:462:2:462:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(462)</a><!@TM:1742230896> | *Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:465:2:465:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(465)</a><!@TM:1742230896> | *Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:466:2:466:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(466)</a><!@TM:1742230896> | *Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:467:2:467:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(467)</a><!@TM:1742230896> | *Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:468:2:468:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(468)</a><!@TM:1742230896> | *Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:471:2:471:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(471)</a><!@TM:1742230896> | *Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:472:2:472:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(472)</a><!@TM:1742230896> | *Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:473:2:473:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(473)</a><!@TM:1742230896> | *Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:474:2:474:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(474)</a><!@TM:1742230896> | *Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:477:2:477:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(477)</a><!@TM:1742230896> | *Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:478:2:478:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(478)</a><!@TM:1742230896> | *Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:479:2:479:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(479)</a><!@TM:1742230896> | *Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:480:2:480:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(480)</a><!@TM:1742230896> | *Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:483:2:483:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(483)</a><!@TM:1742230896> | *Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:484:2:484:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(484)</a><!@TM:1742230896> | *Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:485:2:485:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(485)</a><!@TM:1742230896> | *Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:486:2:486:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(486)</a><!@TM:1742230896> | *Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:489:2:489:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(489)</a><!@TM:1742230896> | *Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:490:2:490:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(490)</a><!@TM:1742230896> | *Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:491:2:491:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(491)</a><!@TM:1742230896> | *Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:492:2:492:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(492)</a><!@TM:1742230896> | *Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:495:2:495:13:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(495)</a><!@TM:1742230896> | *Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:496:2:496:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(496)</a><!@TM:1742230896> | *Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:497:2:497:15:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(497)</a><!@TM:1742230896> | *Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:498:2:498:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(498)</a><!@TM:1742230896> | *Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:501:2:501:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(501)</a><!@TM:1742230896> | *Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:502:2:502:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(502)</a><!@TM:1742230896> | *Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:503:2:503:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(503)</a><!@TM:1742230896> | *Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:504:2:504:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(504)</a><!@TM:1742230896> | *Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:507:2:507:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(507)</a><!@TM:1742230896> | *Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:508:2:508:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(508)</a><!@TM:1742230896> | *Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:509:2:509:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(509)</a><!@TM:1742230896> | *Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:510:2:510:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(510)</a><!@TM:1742230896> | *Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:513:2:513:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(513)</a><!@TM:1742230896> | *Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:514:2:514:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(514)</a><!@TM:1742230896> | *Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:515:2:515:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(515)</a><!@TM:1742230896> | *Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:516:2:516:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(516)</a><!@TM:1742230896> | *Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:519:2:519:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(519)</a><!@TM:1742230896> | *Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:520:2:520:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(520)</a><!@TM:1742230896> | *Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:521:2:521:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(521)</a><!@TM:1742230896> | *Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:522:2:522:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(522)</a><!@TM:1742230896> | *Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:525:2:525:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(525)</a><!@TM:1742230896> | *Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:526:2:526:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(526)</a><!@TM:1742230896> | *Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:527:2:527:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(527)</a><!@TM:1742230896> | *Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:528:2:528:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(528)</a><!@TM:1742230896> | *Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:531:2:531:14:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(531)</a><!@TM:1742230896> | *Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:532:2:532:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(532)</a><!@TM:1742230896> | *Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:533:2:533:16:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(533)</a><!@TM:1742230896> | *Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:534:2:534:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(534)</a><!@TM:1742230896> | *Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:565:2:565:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(565)</a><!@TM:1742230896> | *Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:579:2:579:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(579)</a><!@TM:1742230896> | *Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:593:2:593:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(593)</a><!@TM:1742230896> | *Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:607:2:607:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(607)</a><!@TM:1742230896> | *Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:621:2:621:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(621)</a><!@TM:1742230896> | *Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:635:2:635:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(635)</a><!@TM:1742230896> | *Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:649:2:649:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(649)</a><!@TM:1742230896> | *Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:663:2:663:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(663)</a><!@TM:1742230896> | *Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:677:2:677:17:@W:CL318:@XP_MSG">CoreAxi4Interconnect.v(677)</a><!@TM:1742230896> | *Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z9 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 1 on FIC_1_INITIATOR .......
Finished optimization stage 1 on FIC_1_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 1 on XCVR_PIPE_AXI1 .......
Finished optimization stage 1 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
Running optimization stage 1 on PCIE_COMMON .......
Finished optimization stage 1 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 212MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:1759:12:1759:36:@W:CG1283:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(1759)</a><!@TM:1742230896> | Ignoring localparam NOOP on the instance and using locally defined value</font>
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:1759:12:1759:36:@W:CG1283:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(1759)</a><!@TM:1742230896> | Ignoring localparam WRITE on the instance and using locally defined value</font>

	NOOP=2'b00
	WRITE=2'b10
	READ=2'b01
	POLL=2'b11
	PCIE_0_ROOTPORT_EN=1'b1
	PCIE_1_ROOTPORT_EN=1'b0
	IDLE=6'b000000
	AD_0=6'b000001
	AD_1=6'b000010
	AD_2=6'b000011
	AD_3=6'b000100
	AD_4=6'b000101
	AD_5=6'b000110
	AD_6=6'b000111
	AD_7=6'b001000
	STUP=6'b001001
	ACCS=6'b001010
	MSTRDY=6'b001011
	RD_00=6'b001100
	RD_04=6'b001101
	RD_08=6'b001110
	RD_12=6'b001111
	RD_16=6'b010000
	RD_20=6'b010001
	RD_24=6'b010010
	RD_28=6'b010011
   Generated name = G5_APBLINK_MASTER_Z17
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:283:21:283:37:@N:CG179:@XP_MSG">g5_apblink_master.v(283)</a><!@TM:1742230896> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:46:34:46:50:@W:CG133:@XP_MSG">g5_apblink_master.v(46)</a><!@TM:1742230896> | Object pcie_1_perst_out is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on G5_APBLINK_MASTER_Z17 .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:134:0:134:6:@A:CL282:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1742230896> | Feedback mux created for signal slv_rd_err. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on G5_APBLINK_MASTER_Z17 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
Running optimization stage 1 on XCVR_PIPE_AXI0 .......
Finished optimization stage 1 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
Running optimization stage 1 on PCIE .......
Finished optimization stage 1 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
Running optimization stage 1 on XCVR_APB_LINK .......
Finished optimization stage 1 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 214MB peak: 214MB)
Running optimization stage 1 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE .......
Finished optimization stage 1 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
Running optimization stage 1 on PF_PCIE_C0 .......
Finished optimization stage 1 on PF_PCIE_C0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
<font color=#A52A2A>@W:<a href="@W:CG1283:@XP_HELP">CG1283</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PCIE_INITIATOR/PCIE_INITIATOR.v:4559:0:4559:16:@W:CG1283:@XP_MSG">PCIE_INITIATOR.v(4559)</a><!@TM:1742230896> | Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value</font>

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT_MAX_VEC=38'b01111111111111111111111111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000000
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000010
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000000
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000100
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	MASTER_READ_CONNECTIVITY_INT=2'b11
	MASTER_WRITE_CONNECTIVITY_INT=2'b11
   Generated name = caxi4interconnect_Axi4CrossBar_Z18
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:318:7:318:8:@W:CG133:@XP_MSG">Axi4CrossBar.v(318)</a><!@TM:1742230896> | Object i is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z18 .......
Finished optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z18 (CPU Time 0h:00m:00s, Memory Used current: 220MB peak: 220MB)

	FAMILY=32'b00000000000000000000000000011011
	NUM_MASTERS=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	OPTIMIZATION=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000100
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b01100000000000000000000000000000
	SLAVE1_START_ADDR=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR=32'b00010000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b10010000000000000000000000000000
	SLAVE13_START_ADDR=32'b10010000001100000000000000000000
	SLAVE14_START_ADDR=32'b10010000011000000000000000000000
	SLAVE15_START_ADDR=32'b10010000100100000000000000000000
	SLAVE16_START_ADDR=32'b10010000110000000000000000000000
	SLAVE17_START_ADDR=32'b10010000111100000000000000000000
	SLAVE18_START_ADDR=32'b10010001001000000000000000000000
	SLAVE19_START_ADDR=32'b10010001010100000000000000000000
	SLAVE20_START_ADDR=32'b10010001100000000000000000000000
	SLAVE21_START_ADDR=32'b10010001101100000000000000000000
	SLAVE22_START_ADDR=32'b10010001111000000000000000000000
	SLAVE23_START_ADDR=32'b10010010000100000000000000000000
	SLAVE24_START_ADDR=32'b10010010010000000000000000000000
	SLAVE25_START_ADDR=32'b10010010011100000000000000000000
	SLAVE26_START_ADDR=32'b10010010101000000000000000000000
	SLAVE27_START_ADDR=32'b10010010110100000000000000000000
	SLAVE28_START_ADDR=32'b10010011000000000000000000000000
	SLAVE29_START_ADDR=32'b10010011001100000000000000000000
	SLAVE30_START_ADDR=32'b10010011011000000000000000000000
	SLAVE31_START_ADDR=32'b10010011100100000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b11111111111111111111111111111111
	SLAVE1_END_ADDR=32'b00000000000000000000111111111111
	SLAVE2_END_ADDR=32'b00010111111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b10010000001011111111111111111111
	SLAVE13_END_ADDR=32'b10010000010111111111111111111111
	SLAVE14_END_ADDR=32'b10010000100011111111111111111111
	SLAVE15_END_ADDR=32'b10010000101111111111111111111111
	SLAVE16_END_ADDR=32'b10010000111011111111111111111111
	SLAVE17_END_ADDR=32'b10010001000111111111111111111111
	SLAVE18_END_ADDR=32'b10010001010011111111111111111111
	SLAVE19_END_ADDR=32'b10010001011111111111111111111111
	SLAVE20_END_ADDR=32'b10010001101011111111111111111111
	SLAVE21_END_ADDR=32'b10010001110111111111111111111111
	SLAVE22_END_ADDR=32'b10010010000011111111111111111111
	SLAVE23_END_ADDR=32'b10010010001111111111111111111111
	SLAVE24_END_ADDR=32'b10010010011011111111111111111111
	SLAVE25_END_ADDR=32'b10010010100111111111111111111111
	SLAVE26_END_ADDR=32'b10010010110011111111111111111111
	SLAVE27_END_ADDR=32'b10010010111111111111111111111111
	SLAVE28_END_ADDR=32'b10010011001011111111111111111111
	SLAVE29_END_ADDR=32'b10010011010111111111111111111111
	SLAVE30_END_ADDR=32'b10010011100011111111111111111111
	SLAVE31_END_ADDR=32'b10010011101111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000011111
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000000
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000000
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b00
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	MASTER0_READ_INTERLEAVE=1'b0
	MASTER1_READ_INTERLEAVE=1'b0
	MASTER2_READ_INTERLEAVE=1'b0
	MASTER3_READ_INTERLEAVE=1'b0
	MASTER4_READ_INTERLEAVE=1'b0
	MASTER5_READ_INTERLEAVE=1'b0
	MASTER6_READ_INTERLEAVE=1'b0
	MASTER7_READ_INTERLEAVE=1'b0
	MASTER8_READ_INTERLEAVE=1'b0
	MASTER9_READ_INTERLEAVE=1'b0
	MASTER10_READ_INTERLEAVE=1'b0
	MASTER11_READ_INTERLEAVE=1'b0
	MASTER12_READ_INTERLEAVE=1'b0
	MASTER13_READ_INTERLEAVE=1'b0
	MASTER14_READ_INTERLEAVE=1'b0
	MASTER15_READ_INTERLEAVE=1'b0
	SLAVE0_READ_INTERLEAVE=1'b0
	SLAVE1_READ_INTERLEAVE=1'b0
	SLAVE2_READ_INTERLEAVE=1'b0
	SLAVE3_READ_INTERLEAVE=1'b0
	SLAVE4_READ_INTERLEAVE=1'b0
	SLAVE5_READ_INTERLEAVE=1'b0
	SLAVE6_READ_INTERLEAVE=1'b0
	SLAVE7_READ_INTERLEAVE=1'b0
	SLAVE8_READ_INTERLEAVE=1'b0
	SLAVE9_READ_INTERLEAVE=1'b0
	SLAVE10_READ_INTERLEAVE=1'b0
	SLAVE11_READ_INTERLEAVE=1'b0
	SLAVE12_READ_INTERLEAVE=1'b0
	SLAVE13_READ_INTERLEAVE=1'b0
	SLAVE14_READ_INTERLEAVE=1'b0
	SLAVE15_READ_INTERLEAVE=1'b0
	SLAVE16_READ_INTERLEAVE=1'b0
	SLAVE17_READ_INTERLEAVE=1'b0
	SLAVE18_READ_INTERLEAVE=1'b0
	SLAVE19_READ_INTERLEAVE=1'b0
	SLAVE20_READ_INTERLEAVE=1'b0
	SLAVE21_READ_INTERLEAVE=1'b0
	SLAVE22_READ_INTERLEAVE=1'b0
	SLAVE23_READ_INTERLEAVE=1'b0
	SLAVE24_READ_INTERLEAVE=1'b0
	SLAVE25_READ_INTERLEAVE=1'b0
	SLAVE26_READ_INTERLEAVE=1'b0
	SLAVE27_READ_INTERLEAVE=1'b0
	SLAVE28_READ_INTERLEAVE=1'b0
	SLAVE29_READ_INTERLEAVE=1'b0
	SLAVE30_READ_INTERLEAVE=1'b0
	SLAVE31_READ_INTERLEAVE=1'b0
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	TGIGEN_DISPLAY_SYMBOL=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100110
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT1_MIN_VEC=38'b00000000000000000000000000000000000000
	SLOT2_MIN_VEC=38'b00000000010000000000000000000000000000
	SLOT3_MIN_VEC=38'b00000000011000000000000000000000000000
	SLOT4_MIN_VEC=38'b00000000100000000000000000000000000000
	SLOT5_MIN_VEC=38'b00000000101000000000000000000000000000
	SLOT6_MIN_VEC=38'b00000000110000000000000000000000000000
	SLOT7_MIN_VEC=38'b00000000111000000000000000000000000000
	SLOT8_MIN_VEC=38'b00000001000000000000000000000000000000
	SLOT9_MIN_VEC=38'b00000001001000000000000000000000000000
	SLOT10_MIN_VEC=38'b00000001010000000000000000000000000000
	SLOT11_MIN_VEC=38'b00000001011000000000000000000000000000
	SLOT12_MIN_VEC=38'b00000010010000000000000000000000000000
	SLOT13_MIN_VEC=38'b00000010010000001100000000000000000000
	SLOT14_MIN_VEC=38'b00000010010000011000000000000000000000
	SLOT15_MIN_VEC=38'b00000010010000100100000000000000000000
	SLOT16_MIN_VEC=38'b00000010010000110000000000000000000000
	SLOT17_MIN_VEC=38'b00000010010000111100000000000000000000
	SLOT18_MIN_VEC=38'b00000010010001001000000000000000000000
	SLOT19_MIN_VEC=38'b00000010010001010100000000000000000000
	SLOT20_MIN_VEC=38'b00000010010001100000000000000000000000
	SLOT21_MIN_VEC=38'b00000010010001101100000000000000000000
	SLOT22_MIN_VEC=38'b00000010010001111000000000000000000000
	SLOT23_MIN_VEC=38'b00000010010010000100000000000000000000
	SLOT24_MIN_VEC=38'b00000010010010010000000000000000000000
	SLOT25_MIN_VEC=38'b00000010010010011100000000000000000000
	SLOT26_MIN_VEC=38'b00000010010010101000000000000000000000
	SLOT27_MIN_VEC=38'b00000010010010110100000000000000000000
	SLOT28_MIN_VEC=38'b00000010010011000000000000000000000000
	SLOT29_MIN_VEC=38'b00000010010011001100000000000000000000
	SLOT30_MIN_VEC=38'b00000010010011011000000000000000000000
	SLOT31_MIN_VEC=38'b00000010010011100100000000000000000000
	SLOT0_MAX_VEC=38'b01111111111111111111111111111111111111
	SLOT1_MAX_VEC=38'b00000000000000000000000000111111111111
	SLOT2_MAX_VEC=38'b00000000010111111111111111111111111111
	SLOT3_MAX_VEC=38'b00000000011111111111111111111111111111
	SLOT4_MAX_VEC=38'b00000000100111111111111111111111111111
	SLOT5_MAX_VEC=38'b00000000101111111111111111111111111111
	SLOT6_MAX_VEC=38'b00000000110111111111111111111111111111
	SLOT7_MAX_VEC=38'b00000000111111111111111111111111111111
	SLOT8_MAX_VEC=38'b00000001000111111111111111111111111111
	SLOT9_MAX_VEC=38'b00000001001111111111111111111111111111
	SLOT10_MAX_VEC=38'b00000001010111111111111111111111111111
	SLOT11_MAX_VEC=38'b00000001011111111111111111111111111111
	SLOT12_MAX_VEC=38'b00000010010000001011111111111111111111
	SLOT13_MAX_VEC=38'b00000010010000010111111111111111111111
	SLOT14_MAX_VEC=38'b00000010010000100011111111111111111111
	SLOT15_MAX_VEC=38'b00000010010000101111111111111111111111
	SLOT16_MAX_VEC=38'b00000010010000111011111111111111111111
	SLOT17_MAX_VEC=38'b00000010010001000111111111111111111111
	SLOT18_MAX_VEC=38'b00000010010001010011111111111111111111
	SLOT19_MAX_VEC=38'b00000010010001011111111111111111111111
	SLOT20_MAX_VEC=38'b00000010010001101011111111111111111111
	SLOT21_MAX_VEC=38'b00000010010001110111111111111111111111
	SLOT22_MAX_VEC=38'b00000010010010000011111111111111111111
	SLOT23_MAX_VEC=38'b00000010010010001111111111111111111111
	SLOT24_MAX_VEC=38'b00000010010010011011111111111111111111
	SLOT25_MAX_VEC=38'b00000010010010100111111111111111111111
	SLOT26_MAX_VEC=38'b00000010010010110011111111111111111111
	SLOT27_MAX_VEC=38'b00000010010010111111111111111111111111
	SLOT28_MAX_VEC=38'b00000010010011001011111111111111111111
	SLOT29_MAX_VEC=38'b00000010010011010111111111111111111111
	SLOT30_MAX_VEC=38'b00000010010011100011111111111111111111
	SLOT31_MAX_VEC=38'b00000010010011101111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000101
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000101
	MAX_TRANS=32'b00000000000000000000000000100000
	SLOT0_BASE_VEC=38'b00000000000000000000000000000000000000
	SLOT1_BASE_VEC=38'b00000000000000000000000000000000000001
	SLOT2_BASE_VEC=38'b00000000000000000000000000000000000010
	SLOT3_BASE_VEC=38'b00000000000000000000000000000000000011
	SLOT4_BASE_VEC=38'b00000000000000000000000000000000000100
	SLOT5_BASE_VEC=38'b00000000000000000000000000000000000101
	SLOT6_BASE_VEC=38'b00000000000000000000000000000000000110
	SLOT7_BASE_VEC=38'b00000000000000000000000000000000000111
	SLOT8_BASE_VEC=38'b00000000000000000000000000000000001000
	SLOT9_BASE_VEC=38'b00000000000000000000000000000000001001
	SLOT10_BASE_VEC=38'b00000000000000000000000000000000001010
	SLOT11_BASE_VEC=38'b00000000000000000000000000000000001011
	SLOT12_BASE_VEC=38'b00000000000000000000000000000000001100
	SLOT13_BASE_VEC=38'b00000000000000000000000000000000001101
	SLOT14_BASE_VEC=38'b00000000000000000000000000000000001110
	SLOT15_BASE_VEC=38'b00000000000000000000000000000000001111
	SLOT16_BASE_VEC=38'b00000000000000000000000000000000010000
	SLOT17_BASE_VEC=38'b00000000000000000000000000000000010001
	SLOT18_BASE_VEC=38'b00000000000000000000000000000000010010
	SLOT19_BASE_VEC=38'b00000000000000000000000000000000010011
	SLOT20_BASE_VEC=38'b00000000000000000000000000000000010100
	SLOT21_BASE_VEC=38'b00000000000000000000000000000000010101
	SLOT22_BASE_VEC=38'b00000000000000000000000000000000010110
	SLOT23_BASE_VEC=38'b00000000000000000000000000000000010111
	SLOT24_BASE_VEC=38'b00000000000000000000000000000000011000
	SLOT25_BASE_VEC=38'b00000000000000000000000000000000011001
	SLOT26_BASE_VEC=38'b00000000000000000000000000000000011010
	SLOT27_BASE_VEC=38'b00000000000000000000000000000000011011
	SLOT28_BASE_VEC=38'b00000000000000000000000000000000011100
	SLOT29_BASE_VEC=38'b00000000000000000000000000000000011101
	SLOT30_BASE_VEC=38'b00000000000000000000000000000000011110
	SLOT31_BASE_VEC=38'b00000000000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000001
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000110
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000011
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	BASE_WIDTH=32'b00000000000000000000000000100110
	SLOT_BASE_VEC=38'b00000000000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100110
	SLOT_MIN_VEC=38'b00000001100000000000000000000000000000
	SLOT_MAX_VEC=38'b01111111111111111111111111111111111111
	MASTER_TYPE=2'b00
	SLAVE_TYPE=2'b00
	SLAVE_READ_ZERO_SLAVE_ID=1'b1
	SLAVE_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER_AWCHAN_RS=1'b1
	MASTER_ARCHAN_RS=1'b1
	MASTER_WCHAN_RS=1'b1
	MASTER_RCHAN_RS=1'b1
	MASTER_BCHAN_RS=1'b1
	SLAVE_AWCHAN_RS=1'b1
	SLAVE_ARCHAN_RS=1'b1
	SLAVE_WCHAN_RS=1'b1
	SLAVE_RCHAN_RS=1'b1
	SLAVE_BCHAN_RS=1'b1
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=2'b00
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=13'b0000001000000
	MDW_LOWER_VEC=13'b0000000000000
	SDW_UPPER_VEC=13'b0000001000000
	SDW_LOWER_VEC=13'b0000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=1'b1
	MASTER1_WRITE_CONNECTIVITY=1'b1
	MASTER2_WRITE_CONNECTIVITY=1'b1
	MASTER3_WRITE_CONNECTIVITY=1'b1
	MASTER4_WRITE_CONNECTIVITY=1'b1
	MASTER5_WRITE_CONNECTIVITY=1'b1
	MASTER6_WRITE_CONNECTIVITY=1'b1
	MASTER7_WRITE_CONNECTIVITY=1'b1
	MASTER8_WRITE_CONNECTIVITY=1'b1
	MASTER9_WRITE_CONNECTIVITY=1'b1
	MASTER10_WRITE_CONNECTIVITY=1'b1
	MASTER11_WRITE_CONNECTIVITY=1'b1
	MASTER12_WRITE_CONNECTIVITY=1'b1
	MASTER13_WRITE_CONNECTIVITY=1'b1
	MASTER14_WRITE_CONNECTIVITY=1'b1
	MASTER15_WRITE_CONNECTIVITY=1'b1
	MASTER0_READ_CONNECTIVITY=1'b1
	MASTER1_READ_CONNECTIVITY=1'b1
	MASTER2_READ_CONNECTIVITY=1'b1
	MASTER3_READ_CONNECTIVITY=1'b1
	MASTER4_READ_CONNECTIVITY=1'b1
	MASTER5_READ_CONNECTIVITY=1'b1
	MASTER6_READ_CONNECTIVITY=1'b1
	MASTER7_READ_CONNECTIVITY=1'b1
	MASTER8_READ_CONNECTIVITY=1'b1
	MASTER9_READ_CONNECTIVITY=1'b1
	MASTER10_READ_CONNECTIVITY=1'b1
	MASTER11_READ_CONNECTIVITY=1'b1
	MASTER12_READ_CONNECTIVITY=1'b1
	MASTER13_READ_CONNECTIVITY=1'b1
	MASTER14_READ_CONNECTIVITY=1'b1
	MASTER15_READ_CONNECTIVITY=1'b1
	MASTER_WRITE_CONNECTIVITY=1'b1
	MASTER_READ_CONNECTIVITY=1'b1
	MASTER_DEF_BURST_LEN=8'b00000000
	SLAVE_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	S_CDC=1'b0
	M_CDC=1'b0
	MASTER_READ_INTERLEAVE=1'b0
	SLAVE_READ_INTERLEAVE=1'b0
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z19

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001001001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_73s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	CHAN_WIDTH=32'b00000000000000000000000001001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_72s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	CHAN_WIDTH=32'b00000000000000000000000000000111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_7s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrDataWidthConv_Z20
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z20 .......
Finished optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z20 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000000100
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001001
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000001001000
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z21
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z21 .......
Finished optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z21 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MasterConvertor_Z22

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s .......
Finished optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z22 .......
Finished optimization stage 1 on caxi4interconnect_MasterConvertor_Z22 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 222MB)

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001001010
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_74s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	CHAN_WIDTH=32'b00000000000000000000000001001111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_79s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	CHAN_WIDTH=32'b00000000000000000000000000001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_8s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
Finished optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s .......
Finished optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z23
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z23 .......
Finished optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z23 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	MAX_TRANS=32'b00000000000000000000000000100000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z24

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0

	MEM_DEPTH=32'b00000000000000000000000100000000
	DATA_WIDTH_IN=32'b00000000000000000000000000000101
	DATA_WIDTH_OUT=32'b00000000000000000000000000000101
	NEARLY_FULL_THRESH=32'b00000000000000000000000011111111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000100000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000001000
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000011111111
   Generated name = caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s

	MEM_DEPTH=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v:65:7:65:13:@N:CL134:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1742230896> | Found RAM mem, depth=256, width=5
Finished optimization stage 1 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)
Running optimization stage 1 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 1 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 .......
Finished optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z24 .......
Finished optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z24 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	ADDR_WIDTH=32'b00000000000000000000000000100110
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001001010
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z25
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z25 .......
Finished optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z25 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000100110
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000001000
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000001001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000001000000
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000100000
   Generated name = caxi4interconnect_SlaveConvertor_Z26
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z26 .......
Finished optimization stage 1 on caxi4interconnect_SlaveConvertor_Z26 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 223MB)
Running optimization stage 1 on COREAXI4INTERCONNECT_Z19 .......
Finished optimization stage 1 on COREAXI4INTERCONNECT_Z19 (CPU Time 0h:00m:00s, Memory Used current: 224MB peak: 224MB)
Running optimization stage 1 on PCIE_INITIATOR .......
Finished optimization stage 1 on PCIE_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 225MB)
Running optimization stage 1 on M2_INTERFACE .......
Finished optimization stage 1 on M2_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 225MB)
Running optimization stage 1 on DEFAULT_6BA5ED31DBDDB144872513 .......
Finished optimization stage 1 on DEFAULT_6BA5ED31DBDDB144872513 (CPU Time 0h:00m:00s, Memory Used current: 225MB peak: 225MB)
Running optimization stage 2 on DEFAULT_6BA5ED31DBDDB144872513 .......
Finished optimization stage 2 on DEFAULT_6BA5ED31DBDDB144872513 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on M2_INTERFACE .......
Finished optimization stage 2 on M2_INTERFACE (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on PCIE_INITIATOR .......
Finished optimization stage 2 on PCIE_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z26 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:63:30:63:37:@N:CL159:@XP_MSG">SlaveConvertor.v(63)</a><!@TM:1742230896> | Input ARESETN is unused.
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z26 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z25 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v:35:26:35:33:@N:CL159:@XP_MSG">SlvClockDomainCrossing.v(35)</a><!@TM:1742230896> | Input SLV_CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v:36:33:36:41:@N:CL159:@XP_MSG">SlvClockDomainCrossing.v(36)</a><!@TM:1742230896> | Input XBAR_CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v:37:25:37:33:@N:CL159:@XP_MSG">SlvClockDomainCrossing.v(37)</a><!@TM:1742230896> | Input sysReset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v:38:25:38:39:@N:CL159:@XP_MSG">SlvClockDomainCrossing.v(38)</a><!@TM:1742230896> | Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z25 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v:42:30:42:38:@N:CL159:@XP_MSG">SlvAxi4ProtConvAXI4ID.v(42)</a><!@TM:1742230896> | Input SLAVE_ID is unused.
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z24 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v:95:33:95:45:@N:CL159:@XP_MSG">SlvProtocolConverter.v(95)</a><!@TM:1742230896> | Input int_slaveWID is unused.
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z24 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z23 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v:53:26:53:30:@N:CL159:@XP_MSG">SlvDataWidthConverter.v(53)</a><!@TM:1742230896> | Input ACLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v:54:25:54:33:@N:CL159:@XP_MSG">SlvDataWidthConverter.v(54)</a><!@TM:1742230896> | Input sysReset is unused.
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z23 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_74s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v:43:38:43:42:@N:CL159:@XP_MSG">MstrProtocolConverter.v(43)</a><!@TM:1742230896> | Input ACLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v:44:37:44:45:@N:CL159:@XP_MSG">MstrProtocolConverter.v(44)</a><!@TM:1742230896> | Input sysReset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v:142:31:142:41:@N:CL159:@XP_MSG">MstrProtocolConverter.v(142)</a><!@TM:1742230896> | Input MASTER_WID is unused.
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z22 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:57:25:57:32:@N:CL159:@XP_MSG">MasterConvertor.v(57)</a><!@TM:1742230896> | Input ARESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:174:18:174:30:@N:CL159:@XP_MSG">MasterConvertor.v(174)</a><!@TM:1742230896> | Input MASTER_HADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:175:17:175:30:@N:CL159:@XP_MSG">MasterConvertor.v(175)</a><!@TM:1742230896> | Input MASTER_HBURST is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:176:12:176:28:@N:CL159:@XP_MSG">MasterConvertor.v(176)</a><!@TM:1742230896> | Input MASTER_HMASTLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:177:17:177:29:@N:CL159:@XP_MSG">MasterConvertor.v(177)</a><!@TM:1742230896> | Input MASTER_HPROT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:178:17:178:29:@N:CL159:@XP_MSG">MasterConvertor.v(178)</a><!@TM:1742230896> | Input MASTER_HSIZE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:179:12:179:26:@N:CL159:@XP_MSG">MasterConvertor.v(179)</a><!@TM:1742230896> | Input MASTER_HNONSEC is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:180:17:180:30:@N:CL159:@XP_MSG">MasterConvertor.v(180)</a><!@TM:1742230896> | Input MASTER_HTRANS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:181:35:181:48:@N:CL159:@XP_MSG">MasterConvertor.v(181)</a><!@TM:1742230896> | Input MASTER_HWDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:183:12:183:25:@N:CL159:@XP_MSG">MasterConvertor.v(183)</a><!@TM:1742230896> | Input MASTER_HWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:186:12:186:23:@N:CL159:@XP_MSG">MasterConvertor.v(186)</a><!@TM:1742230896> | Input MASTER_HSEL is unused.
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z22 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z21 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v:35:26:35:33:@N:CL159:@XP_MSG">MstrClockDomainCrossing.v(35)</a><!@TM:1742230896> | Input MST_CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v:36:33:36:41:@N:CL159:@XP_MSG">MstrClockDomainCrossing.v(36)</a><!@TM:1742230896> | Input XBAR_CLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v:37:25:37:33:@N:CL159:@XP_MSG">MstrClockDomainCrossing.v(37)</a><!@TM:1742230896> | Input sysReset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v:38:25:38:39:@N:CL159:@XP_MSG">MstrClockDomainCrossing.v(38)</a><!@TM:1742230896> | Input ACLK_syncReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z21 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z20 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v:44:26:44:30:@N:CL159:@XP_MSG">MstrDataWidthConv.v(44)</a><!@TM:1742230896> | Input ACLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v:45:25:45:33:@N:CL159:@XP_MSG">MstrDataWidthConv.v(45)</a><!@TM:1742230896> | Input sysReset is unused.
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z20 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 226MB peak: 226MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z19 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:33:2:33:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(33)</a><!@TM:1742230896> | Input M_CLK0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:34:2:34:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(34)</a><!@TM:1742230896> | Input M_CLK1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:35:2:35:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(35)</a><!@TM:1742230896> | Input M_CLK2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:36:2:36:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(36)</a><!@TM:1742230896> | Input M_CLK3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:37:2:37:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(37)</a><!@TM:1742230896> | Input M_CLK4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:38:2:38:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(38)</a><!@TM:1742230896> | Input M_CLK5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:39:2:39:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(39)</a><!@TM:1742230896> | Input M_CLK6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:40:2:40:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(40)</a><!@TM:1742230896> | Input M_CLK7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:41:2:41:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(41)</a><!@TM:1742230896> | Input M_CLK8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:42:2:42:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(42)</a><!@TM:1742230896> | Input M_CLK9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:43:2:43:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(43)</a><!@TM:1742230896> | Input M_CLK10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:44:2:44:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(44)</a><!@TM:1742230896> | Input M_CLK11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:45:2:45:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(45)</a><!@TM:1742230896> | Input M_CLK12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:46:2:46:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(46)</a><!@TM:1742230896> | Input M_CLK13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:47:2:47:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(47)</a><!@TM:1742230896> | Input M_CLK14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:48:2:48:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(48)</a><!@TM:1742230896> | Input M_CLK15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:50:2:50:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(50)</a><!@TM:1742230896> | Input S_CLK0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:51:2:51:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(51)</a><!@TM:1742230896> | Input S_CLK1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:52:2:52:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(52)</a><!@TM:1742230896> | Input S_CLK2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:53:2:53:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(53)</a><!@TM:1742230896> | Input S_CLK3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:54:2:54:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(54)</a><!@TM:1742230896> | Input S_CLK4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:55:2:55:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(55)</a><!@TM:1742230896> | Input S_CLK5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:56:2:56:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(56)</a><!@TM:1742230896> | Input S_CLK6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:57:2:57:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(57)</a><!@TM:1742230896> | Input S_CLK7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:60:2:60:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(60)</a><!@TM:1742230896> | Input S_CLK8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:61:2:61:8:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(61)</a><!@TM:1742230896> | Input S_CLK9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:62:2:62:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(62)</a><!@TM:1742230896> | Input S_CLK10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:63:2:63:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(63)</a><!@TM:1742230896> | Input S_CLK11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:64:2:64:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(64)</a><!@TM:1742230896> | Input S_CLK12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:65:2:65:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(65)</a><!@TM:1742230896> | Input S_CLK13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:66:2:66:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(66)</a><!@TM:1742230896> | Input S_CLK14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:67:2:67:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(67)</a><!@TM:1742230896> | Input S_CLK15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:68:2:68:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(68)</a><!@TM:1742230896> | Input S_CLK16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:69:2:69:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(69)</a><!@TM:1742230896> | Input S_CLK17 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:70:2:70:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(70)</a><!@TM:1742230896> | Input S_CLK18 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:71:2:71:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(71)</a><!@TM:1742230896> | Input S_CLK19 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:72:2:72:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(72)</a><!@TM:1742230896> | Input S_CLK20 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:73:2:73:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(73)</a><!@TM:1742230896> | Input S_CLK21 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:74:2:74:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(74)</a><!@TM:1742230896> | Input S_CLK22 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:75:2:75:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(75)</a><!@TM:1742230896> | Input S_CLK23 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:76:2:76:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(76)</a><!@TM:1742230896> | Input S_CLK24 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:77:2:77:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(77)</a><!@TM:1742230896> | Input S_CLK25 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:78:2:78:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(78)</a><!@TM:1742230896> | Input S_CLK26 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:79:2:79:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(79)</a><!@TM:1742230896> | Input S_CLK27 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:80:2:80:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(80)</a><!@TM:1742230896> | Input S_CLK28 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:81:2:81:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(81)</a><!@TM:1742230896> | Input S_CLK29 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:82:2:82:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(82)</a><!@TM:1742230896> | Input S_CLK30 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:83:2:83:9:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(83)</a><!@TM:1742230896> | Input S_CLK31 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:100:2:100:14:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(100)</a><!@TM:1742230896> | Input MASTER1_AWID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:101:2:101:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(101)</a><!@TM:1742230896> | Input MASTER1_AWADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:102:2:102:15:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(102)</a><!@TM:1742230896> | Input MASTER1_AWLEN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:103:2:103:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(103)</a><!@TM:1742230896> | Input MASTER1_AWSIZE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:104:2:104:17:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(104)</a><!@TM:1742230896> | Input MASTER1_AWBURST is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:105:2:105:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(105)</a><!@TM:1742230896> | Input MASTER1_AWLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:106:2:106:17:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(106)</a><!@TM:1742230896> | Input MASTER1_AWCACHE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:107:2:107:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(107)</a><!@TM:1742230896> | Input MASTER1_AWPROT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:108:2:108:18:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(108)</a><!@TM:1742230896> | Input MASTER1_AWREGION is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:109:2:109:15:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(109)</a><!@TM:1742230896> | Input MASTER1_AWQOS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:110:2:110:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(110)</a><!@TM:1742230896> | Input MASTER1_AWUSER is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:111:2:111:17:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(111)</a><!@TM:1742230896> | Input MASTER1_AWVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:114:2:114:14:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(114)</a><!@TM:1742230896> | Input MASTER2_AWID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:115:2:115:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(115)</a><!@TM:1742230896> | Input MASTER2_AWADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:116:2:116:15:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(116)</a><!@TM:1742230896> | Input MASTER2_AWLEN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:117:2:117:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(117)</a><!@TM:1742230896> | Input MASTER2_AWSIZE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:118:2:118:17:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(118)</a><!@TM:1742230896> | Input MASTER2_AWBURST is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:119:2:119:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(119)</a><!@TM:1742230896> | Input MASTER2_AWLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:120:2:120:17:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(120)</a><!@TM:1742230896> | Input MASTER2_AWCACHE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:121:2:121:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(121)</a><!@TM:1742230896> | Input MASTER2_AWPROT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:122:2:122:18:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(122)</a><!@TM:1742230896> | Input MASTER2_AWREGION is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:123:2:123:15:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(123)</a><!@TM:1742230896> | Input MASTER2_AWQOS is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:124:2:124:16:@N:CL159:@XP_MSG">CoreAxi4Interconnect.v(124)</a><!@TM:1742230896> | Input MASTER2_AWUSER is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z19 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z18 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:166:61:166:70:@W:CL247:@XP_MSG">Axi4CrossBar.v(166)</a><!@TM:1742230896> | Input port bit 4 of SLAVE_BID[4:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:188:63:188:72:@W:CL247:@XP_MSG">Axi4CrossBar.v(188)</a><!@TM:1742230896> | Input port bit 4 of SLAVE_RID[4:0] is unused</font>

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z18 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on PF_PCIE_C0 .......
Finished optimization stage 2 on PF_PCIE_C0 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:170:13:170:33:@W:CL246:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(170)</a><!@TM:1742230896> | Input port bits 7 to 5 of PCIESS_AXI_0_S_AWLEN[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:3815:57:3816:21:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(3815)</a><!@TM:1742230896> | *Input un1_nc306[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:3819:29:3819:56:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(3819)</a><!@TM:1742230896> | *Input un1_nc317[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/PF_PCIE_C0/PF_PCIE_C0_0/PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v:3822:57:3823:21:@W:CL156:@XP_MSG">PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE.v(3822)</a><!@TM:1742230896> | *Input un1_nc328[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</font>
Finished optimization stage 2 on PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on XCVR_APB_LINK .......
Finished optimization stage 2 on XCVR_APB_LINK (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on PCIE .......
Finished optimization stage 2 on PCIE (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on XCVR_PIPE_AXI0 .......
Finished optimization stage 2 on XCVR_PIPE_AXI0 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 229MB)
Running optimization stage 2 on G5_APBLINK_MASTER_Z17 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:134:0:134:6:@N:CL201:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1742230896> | Trying to extract state machine for register lnk_m_cs.
Extracted state machine for register lnk_m_cs
State machine has 20 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
<font color=#A52A2A>@W:<a href="@W:CL249:@XP_HELP">CL249</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:134:0:134:6:@W:CL249:@XP_MSG">g5_apblink_master.v(134)</a><!@TM:1742230896> | Initial value is not supported on state machine lnk_m_cs</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:46:34:46:50:@A:CL153:@XP_MSG">g5_apblink_master.v(46)</a><!@TM:1742230896> | *Unassigned bits of pcie_1_perst_out are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on G5_APBLINK_MASTER_Z17 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on PCIE_COMMON .......
Finished optimization stage 2 on PCIE_COMMON (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on XCVR_PIPE_AXI1 .......
Finished optimization stage 2 on XCVR_PIPE_AXI1 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on FIC_1_INITIATOR .......
Finished optimization stage 2 on FIC_1_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z16 .......
Finished optimization stage 2 on caxi4interconnect_SlaveConvertor_Z16 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z15 .......
Finished optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z15 (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s .......
Finished optimization stage 2 on caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s (CPU Time 0h:00m:00s, Memory Used current: 230MB peak: 230MB)
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s .......
Finished optimization stage 2 on caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 .......
Finished optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z14 .......
Finished optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z14 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z13 .......
Finished optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z13 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_12s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_83s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s .......
Finished optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z12 .......
Finished optimization stage 2 on caxi4interconnect_MasterConvertor_Z12 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z11 .......
Finished optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z11 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z10 .......
Finished optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z10 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_11s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_82s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_76s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:CL201:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230896> | Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on caxi4interconnect_RegSliceFull_77s_0_1_3_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s .......
Finished optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 232MB)
Running optimization stage 2 on COREAXI4INTERCONNECT_Z9 .......
Finished optimization stage 2 on COREAXI4INTERCONNECT_Z9 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z8 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:166:61:166:70:@W:CL247:@XP_MSG">Axi4CrossBar.v(166)</a><!@TM:1742230896> | Input port bit 8 of SLAVE_BID[8:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v:188:63:188:72:@W:CL247:@XP_MSG">Axi4CrossBar.v(188)</a><!@TM:1742230896> | Input port bit 8 of SLAVE_RID[8:0] is unused</font>

Finished optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z8 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Finished optimization stage 2 on caxi4interconnect_ResetSycnc (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on AXI_ADDRESS_SHIM .......
Finished optimization stage 2 on AXI_ADDRESS_SHIM (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CLOCKS_AND_RESETS .......
Finished optimization stage 2 on CLOCKS_AND_RESETS (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on TRANSMIT_PLL .......
Finished optimization stage 2 on TRANSMIT_PLL (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL .......
Finished optimization stage 2 on TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on TX_PLL .......
Finished optimization stage 2 on TX_PLL (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on PF_CCC_ADC .......
Finished optimization stage 2 on PF_CCC_ADC (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_ADC_PF_CCC_ADC_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on PCIE_REF_CLK .......
Finished optimization stage 2 on PCIE_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK .......
Finished optimization stage 2 on PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on XCVR_REF_CLK .......
Finished optimization stage 2 on XCVR_REF_CLK (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on OSCILLATOR_160MHz .......
Finished optimization stage 2 on OSCILLATOR_160MHz (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC .......
Finished optimization stage 2 on OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on GLITCHLESS_MUX .......
Finished optimization stage 2 on GLITCHLESS_MUX (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX .......
Finished optimization stage 2 on GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on ICB_NGMUX .......
Finished optimization stage 2 on ICB_NGMUX (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on FPGA_CCC_C0 .......
Finished optimization stage 2 on FPGA_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on FPGA_CCC_C0_FPGA_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CORERESET .......
Finished optimization stage 2 on CORERESET (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v:58:0:58:6:@N:CL135:@XP_MSG">corereset_pf.v(58)</a><!@TM:1742230896> | Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_CORERESET_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CLK_DIV .......
Finished optimization stage 2 on CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV .......
Finished optimization stage 2 on CLK_DIV_CLK_DIV_0_PF_CLK_DIV (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on ICB_CLKDIV .......
Finished optimization stage 2 on ICB_CLKDIV (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CAPE .......
Finished optimization stage 2 on CAPE (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on CAPE_PWM .......
Finished optimization stage 2 on CAPE_PWM (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on corepwm_C1 .......
Finished optimization stage 2 on corepwm_C1 (CPU Time 0h:00m:00s, Memory Used current: 236MB peak: 236MB)
Running optimization stage 2 on corepwm_pwm_gen_2s_32s_0_0s .......
Finished optimization stage 2 on corepwm_pwm_gen_2s_32s_0_0s (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 237MB)
Running optimization stage 2 on corepwm_timebase_32s_0s .......
Finished optimization stage 2 on corepwm_timebase_32s_0s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on corepwm_reg_if_Z7 .......
Finished optimization stage 2 on corepwm_reg_if_Z7 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on corepwm_Z6 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:175:13:175:18:@W:CL246:@XP_MSG">corepwm.v(175)</a><!@TM:1742230896> | Input port bits 1 to 0 of PADDR[7:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:200:19:200:30:@A:CL153:@XP_MSG">corepwm.v(200)</a><!@TM:1742230896> | *Unassigned bits of PWM_STRETCH[1:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on corepwm_Z6 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on P9_GPIO .......
Finished optimization stage 2 on P9_GPIO (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreGPIO_P9 .......
Finished optimization stage 2 on CoreGPIO_P9 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO_Z5 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1742230896> | Input port bits 31 to 21 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreGPIO_P9_CoreGPIO_P9_0_CoreGPIO_Z5 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on P8_GPIO_UPPER .......
Finished optimization stage 2 on P8_GPIO_UPPER (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreGPIO_P8_UPPER .......
Finished optimization stage 2 on CoreGPIO_P8_UPPER (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO_Z4 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:317:12:317:18:@N:CL135:@XP_MSG">coregpio.v(317)</a><!@TM:1742230896> | Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P8_UPPER/CoreGPIO_P8_UPPER_0/rtl/vlog/core/coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1742230896> | Input port bits 31 to 16 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreGPIO_P8_UPPER_CoreGPIO_P8_UPPER_0_CoreGPIO_Z4 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreAPB3_CAPE .......
Finished optimization stage 2 on CoreAPB3_CAPE (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreAPB3_Z3 .......
Finished optimization stage 2 on CoreAPB3_Z3 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CAPE_DEFAULT_GPIOS .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v:47:14:47:21:@W:CL247:@XP_MSG">CAPE_DEFAULT_GPIOS.v(47)</a><!@TM:1742230896> | Input port bit 16 of GPIO_OE[27:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v:47:14:47:21:@W:CL247:@XP_MSG">CAPE_DEFAULT_GPIOS.v(47)</a><!@TM:1742230896> | Input port bit 10 of GPIO_OE[27:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v:48:14:48:22:@W:CL247:@XP_MSG">CAPE_DEFAULT_GPIOS.v(48)</a><!@TM:1742230896> | Input port bit 16 of GPIO_OUT[27:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE_DEFAULT_GPIOS/CAPE_DEFAULT_GPIOS.v:48:14:48:22:@W:CL247:@XP_MSG">CAPE_DEFAULT_GPIOS.v(48)</a><!@TM:1742230896> | Input port bit 10 of GPIO_OUT[27:0] is unused</font>

Finished optimization stage 2 on CAPE_DEFAULT_GPIOS (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on APB_BUS_CONVERTER .......
Finished optimization stage 2 on APB_BUS_CONVERTER (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on BVF_RISCV_SUBSYSTEM .......
Finished optimization stage 2 on BVF_RISCV_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on PF_SOC_MSS .......
Finished optimization stage 2 on PF_SOC_MSS (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MSS .......
Finished optimization stage 2 on MSS (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on BIBUF_DIFF .......
Finished optimization stage 2 on BIBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on OUTBUF_DIFF .......
Finished optimization stage 2 on OUTBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on INBUF_DIFF .......
Finished optimization stage 2 on INBUF_DIFF (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on OUTBUF .......
Finished optimization stage 2 on OUTBUF (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on IHC_SUBSYSTEM .......
Finished optimization stage 2 on IHC_SUBSYSTEM (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on IHC_APB .......
Finished optimization stage 2 on IHC_APB (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on CoreAPB3_Z2 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1742230896> | Input port bits 27 to 12 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Finished optimization stage 2 on CoreAPB3_Z2 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCIA .......
Finished optimization stage 2 on MIV_IHCIA (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_3s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_3s_4s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_3s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_3s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_2s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_2s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_2s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_2s_3s .......
Finished optimization stage 2 on MIV_IHCC_2s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_2s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_2s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_4s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_4s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_3s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_2s_1s_2s .......
Finished optimization stage 2 on MIV_IHCC_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_2s_1s_2s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_2s_1s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_mem_2s .......
Finished optimization stage 2 on miv_ihcc_mem_2s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_4s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_4s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 238MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_4s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_4s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_3s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_3s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_3s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_2s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_2s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_2s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_2s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on MIV_IHCC_4s_0s_1s .......
Finished optimization stage 2 on MIV_IHCC_4s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on miv_ihcc_ctrl_4s_0s_1s_1s_3s .......
Finished optimization stage 2 on miv_ihcc_ctrl_4s_0s_1s_1s_3s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on miv_ihcc_mem_4s .......
Finished optimization stage 2 on miv_ihcc_mem_4s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on miv_ihcc_irqs .......
Finished optimization stage 2 on miv_ihcc_irqs (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on APB_ARBITER_12s .......
Finished optimization stage 2 on APB_ARBITER_12s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on FIC3_INITIATOR .......
Finished optimization stage 2 on FIC3_INITIATOR (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on APB_ARBITER_28s .......
Finished optimization stage 2 on APB_ARBITER_28s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)
Running optimization stage 2 on AND4 .......
Finished optimization stage 2 on AND4 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 239MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 247MB peak: 247MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Mon Mar 17 14:01:34 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1742230896> | Running in 64-bit mode 
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230896> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 214MB peak: 214MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Mon Mar 17 14:01:36 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synwork/DEFAULT_6BA5ED31DBDDB144872513_comp.rt.csv:@XP_FILE">DEFAULT_6BA5ED31DBDDB144872513_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 45MB peak: 45MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime

Process completed successfully.
# Mon Mar 17 14:01:36 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1742230889>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1742230899> | Running in 64-bit mode 
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230899> | syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 17 14:01:39 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1742230889>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1742230889>
# Mon Mar 17 14:01:40 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport5></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 303MB peak: 303MB)

Reading constraint file: /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513_scck.rpt:@XP_FILE">DEFAULT_6BA5ED31DBDDB144872513_scck.rpt</a>
See clock summary report "/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1742230913> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1742230913> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1742230913> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1742230913> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 408MB peak: 408MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 408MB peak: 408MB)

<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>

Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 408MB peak: 408MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 410MB peak: 410MB)

NConnInternalConnection caching is on
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_irqs.v:97:4:97:10:@N:FX1171:@XP_MSG">miv_ihcc_irqs.v(97)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_b[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_irqs.v:97:4:97:10:@N:FX1171:@XP_MSG">miv_ihcc_irqs.v(97)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.u_miv_ihcc_ctrl.data_out_a[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_WRITE_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_CTRL_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_MSG_READ with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:322:4:322:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(322)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:206:4:206:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(206)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_MBX_WRITE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:262:4:262:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(262)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.B_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:146:4:146:10:@N:FX1171:@XP_MSG">miv_ihcc_ctrl.v(146)</a><!@TM:1742230913> | Found instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_READ_VALID with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synlog/DEFAULT_6BA5ED31DBDDB144872513_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CORERESET/CORERESET_0/core/corereset_pf.v:58:0:58:6:@W:FX1183:@XP_MSG">corereset_pf.v(58)</a><!@TM:1742230913> | User-specified initial value set for instance CLOCKS_AND_RESETS_inst_0.FIC_3_RESET_0.CORERESET_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 444MB peak: 444MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 444MB peak: 444MB)

<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z23.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z25.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_4s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z20.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z21.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z13.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z15.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_38s_64s_0_1s_8s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z10.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z11.</font>

Start optimization across hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 445MB peak: 445MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CLOCKS_AND_RESETS/CLOCKS_AND_RESETS.v:211:10:211:23:@N:BN115:@XP_MSG">CLOCKS_AND_RESETS.v(211)</a><!@TM:1742230913> | Removing instance FIC_2_RESET_0 (in view: work.CLOCKS_AND_RESETS(verilog)) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@N:MO111:@XP_MSG">corepwm.v(182)</a><!@TM:1742230913> | Tristate driver TACHINT (in view: work.corepwm_Z6_0(verilog)) on net TACHINT (in view: work.corepwm_Z6_0(verilog)) has its enable tied to GND.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:59:2:59:8:@N:BN362:@XP_MSG">pwm_gen.v(59)</a><!@TM:1742230913> | Removing sequential instance PWM_output_generation\[2\]\.genblk1\.PWM_int[2] (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_20_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_18_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_16_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_15_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_13_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_11_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_9_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_8_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_7_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_6_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_5_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_3_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_2_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_0_.gpin1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_20_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_18_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_16_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_15_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_13_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_11_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_9_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_8_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_7_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_6_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_5_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_3_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_2_.gpin3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CoreGPIO_P9/CoreGPIO_P9_0/rtl/vlog/core/coregpio.v:317:12:317:18:@W:MO129:@XP_MSG">coregpio.v(317)</a><!@TM:1742230913> | Sequential instance CAPE_inst_0.P9_GPIO_0.CoreGPIO_P9_0.CoreGPIO_P9_0.xhdl1.GEN_BITS_0_.gpin3 is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@N:MO111:@XP_MSG">corepwm.v(182)</a><!@TM:1742230913> | Tristate driver TACHINT (in view: work.corepwm_Z6_1(verilog)) on net TACHINT (in view: work.corepwm_Z6_1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@N:MO111:@XP_MSG">corepwm.v(182)</a><!@TM:1742230913> | Tristate driver TACHINT (in view: work.corepwm_Z6_2(verilog)) on net TACHINT (in view: work.corepwm_Z6_2(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/CAPE/CAPE.v:373:18:373:37:@N:BN115:@XP_MSG">CAPE.v(373)</a><!@TM:1742230913> | Removing instance APB_BUS_CONVERTER_0 (in view: work.CAPE(verilog)) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1837:2:1837:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1837)</a><!@TM:1742230913> | Tristate driver SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WVALID (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1836:2:1836:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1836)</a><!@TM:1742230913> | Tristate driver SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WUSER_1 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1834)</a><!@TM:1742230913> | Tristate driver SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WSTRB_8 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1834)</a><!@TM:1742230913> | Tristate driver SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WSTRB_7 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1834)</a><!@TM:1742230913> | Tristate driver SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WSTRB_6 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1834)</a><!@TM:1742230913> | Tristate driver SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WSTRB_5 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:1834:2:1834:15:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(1834)</a><!@TM:1742230913> | Tristate driver SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_WSTRB_4 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:637:4:637:16:@N:BN115:@XP_MSG">MasterConvertor.v(637)</a><!@TM:1742230913> | Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z22(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:871:4:871:11:@N:BN115:@XP_MSG">MasterConvertor.v(871)</a><!@TM:1742230913> | Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z22(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:760:4:760:11:@N:BN115:@XP_MSG">MasterConvertor.v(760)</a><!@TM:1742230913> | Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z22(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:522:4:522:10:@N:BN115:@XP_MSG">SlaveConvertor.v(522)</a><!@TM:1742230913> | Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:754:4:754:10:@N:BN115:@XP_MSG">SlaveConvertor.v(754)</a><!@TM:1742230913> | Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:9615:2:9615:7:@N:BN115:@XP_MSG">CoreAxi4Interconnect.v(9615)</a><!@TM:1742230913> | Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:637:4:637:16:@N:BN115:@XP_MSG">MasterConvertor.v(637)</a><!@TM:1742230913> | Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z12(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:871:4:871:11:@N:BN115:@XP_MSG">MasterConvertor.v(871)</a><!@TM:1742230913> | Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z12(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:760:4:760:11:@N:BN115:@XP_MSG">MasterConvertor.v(760)</a><!@TM:1742230913> | Removing instance mstrDWC (in view: work.caxi4interconnect_MasterConvertor_Z12(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:BN362:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230913> | Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:522:4:522:10:@N:BN115:@XP_MSG">SlaveConvertor.v(522)</a><!@TM:1742230913> | Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:754:4:754:10:@N:BN115:@XP_MSG">SlaveConvertor.v(754)</a><!@TM:1742230913> | Removing instance slvCDC (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:9615:2:9615:7:@N:BN115:@XP_MSG">CoreAxi4Interconnect.v(9615)</a><!@TM:1742230913> | Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:BN362:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:BN362:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@N:BN362:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@N:BN362:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:BN362:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance sDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:BN362:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance sDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@N:BN362:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance holdDat[4:1] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@N:BN362:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance holdDat[16:9] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@W:BN132:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@W:BN132:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@W:BN132:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@W:BN132:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@W:BN132:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@W:BN132:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:68:1:68:7:@W:BN132:@XP_MSG">RegSliceFull.v(68)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@W:BN132:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230913> | Removing sequential instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[67] because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sDat[65]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:251:4:251:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(251)</a><!@TM:1742230913> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.B_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished optimization across hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 445MB peak: 445MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 445MB peak: 445MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 445MB peak: 445MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1742230913> | Promoting Net CLOCKS_AND_RESETS_inst_0.FIC_3_RESET_0.CORERESET_0.dff_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1742230913> | Promoting Net M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1742230913> | Promoting Net M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.arst_aclk_sync.sysReset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1742230913> | Promoting Net M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_COMMON_AXI_CLK_OUT_net on CLKINT  I_1  
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1742230913> | Applying syn_allowed_resources blockrams=2 on compile point COREAXI4INTERCONNECT_Z9  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1742230913> | Applying syn_allowed_resources blockrams=2 on compile point COREAXI4INTERCONNECT_Z19  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1742230913> | Applying syn_allowed_resources blockrams=84 on top level netlist DEFAULT_6BA5ED31DBDDB144872513  

Finished netlist restructuring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 447MB peak: 447MB)

<font color=#A52A2A>@W:<a href="@W:MT655:@XP_HELP">MT655</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:8:0:8:1:@W:MT655:@XP_MSG">synthesis.fdc(8)</a><!@TM:1742230913> | Clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK is overridden on source cell instance pin CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK by clock osc_rc160mhz.</font>
<font color=#A52A2A>@W:<a href="@W:MT661:@XP_HELP">MT661</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:8:0:8:1:@W:MT661:@XP_MSG">synthesis.fdc(8)</a><!@TM:1742230913> | Clock CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK is overridden on all sources and thus undefined.</font>


<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                                           Requested     Requested     Clock                             Clock                Clock
Level     Clock                                                                           Frequency     Period        Type                              Group                Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc_rc160mhz                                                                    160.0 MHz     6.250         declared                          default_clkgroup     3    
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3          50.0 MHz      20.000        generated (from osc_rc160mhz)     FIC3_clks            4465 
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1          125.0 MHz     8.000         generated (from osc_rc160mhz)     FIC1_clks            2328 
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0          125.0 MHz     8.000         generated (from osc_rc160mhz)     FIC0_clks            17   
1 .         CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2          125.0 MHz     8.000         generated (from osc_rc160mhz)     FIC2_clks            1    
1 .         CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0            4.9 MHz       203.459       generated (from osc_rc160mhz)     default_clkgroup     0    
                                                                                                                                                                                  
0 -       CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     125.0 MHz     8.000         declared                          default_clkgroup     0    
                                                                                                                                                                                  
0 -       XCVR_0A_REFCLK_P                                                                100.0 MHz     10.000        declared                          default_clkgroup     0    
==================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                Clock     Source                                                                                                Clock Pin                                                                                                                                                                                 Non-clock Pin                                                         Non-clock Pin                                                                              
Clock                                                                           Load      Pin                                                                                                   Seq Example                                                                                                                                                                               Seq Example                                                           Comb Example                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
osc_rc160mhz                                                                    3         CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160.CLK(OSC_RC160MHZ)     CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.pll_inst_0.REF_CLK_0                                                                                                                   -                                                                     CLOCKS_AND_RESETS_inst_0.OSCILLATOR_160MHz_inst_0.OSCILLATOR_160MHz_0.I_OSC_160_INT.I(BUFG)
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3            4465      CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT3(PLL)                             M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.pcie_apblink_inst.S_CLK                                                                                                                                  -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_12.I(BUFG)                     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1            2328      CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT1(PLL)                             M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.rdptr[7:0].C     -                                                                     M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_COMMON_INSTANCE.AXI_CLK(PCIE_COMMON)                 
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0            17        CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT0(PLL)                             CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0.C                                                                                                                                  -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_0.I(BUFG)                      
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2            1         CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.pll_inst_0.OUT2(PLL)                             BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS.FIC_2_ACLK                                                                                                                             -                                                                     CLOCKS_AND_RESETS_inst_0.FPGA_CCC_C0_0.FPGA_CCC_C0_0.clkint_8.I(BUFG)                      
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0              0         CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.pll_inst_0.OUT0(PLL)                               -                                                                                                                                                                                         -                                                                     CLOCKS_AND_RESETS_inst_0.PF_CCC_ADC_0.PF_CCC_ADC_0.clkint_0.I(BUFG)                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     0         CLOCKS_AND_RESETS_inst_0.TRANSMIT_PLL_0.TRANSMIT_PLL_0.txpll_isnt_0.DIV_CLK(TX_PLL)                   -                                                                                                                                                                                         M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK                        CLOCKS_AND_RESETS_inst_0.GLITCHLESS_MUX_inst_0.GLITCHLESS_MUX_0.I_NGMUX.CLK1(ICB_NGMUX)    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
XCVR_0A_REFCLK_P                                                                0         XCVR_0A_REFCLK_P(port)                                                                                -                                                                                                                                                                                         M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIESS_LANE0_Pipe_AXI0.REF_CLK_P     CLOCKS_AND_RESETS_inst_0.PCIE_REF_CLK_0.PCIE_REF_CLK_0.I_IO.PAD_P(XCVR_REF_CLK)            
===========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1742230913> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1742230913> | Writing default property annotation file /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 447MB peak: 447MB)

Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_82s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_11s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_77s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_83s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_12s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER_Z17(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_74s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230913> | There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_2(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z24.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v:24:7:24:39:@W:BN108:@XP_MSG">SlaveConvertor.v(24)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z14.</font>
<font color=#A52A2A>@W:<a href="@W:BN108:@XP_HELP">BN108</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/MasterConvertor.v:23:7:23:40:@W:BN108:@XP_MSG">MasterConvertor.v(23)</a><!@TM:1742230913> | syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s.</font>

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 447MB peak: 447MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1742230913> | Found issues with constraints. Please check constraint checker report "/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 447MB peak: 447MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 447MB peak: 447MB)

Process took 0h:00m:12s realtime, 0h:00m:12s cputime
# Mon Mar 17 14:01:53 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1742230889>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1742230889>
# Mon Mar 17 14:01:53 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/arthur/Microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: arthur
max virtual memory: unlimited (bytes)
max user processes: 30959
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport23></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1742230965> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1742230965> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1742230965> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v:9:7:9:20:@N:MF104:@XP_MSG">IHC_SUBSYSTEM.v(9)</a><!@TM:1742230965> | Found compile point of type hard on View view:work.IHC_SUBSYSTEM(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:25:7:25:27:@N:MF104:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1742230965> | Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z9(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:25:7:25:27:@N:MF104:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1742230965> | Found compile point of type hard on View view:work.COREAXI4INTERCONNECT_Z19(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Mon Mar 17 14:01:55 2025
Mapping COREAXI4INTERCONNECT_Z9 as a separate process
Mapping COREAXI4INTERCONNECT_Z19 as a separate process
Mapping IHC_SUBSYSTEM as a separate process
Mapping DEFAULT_6BA5ED31DBDDB144872513 as a separate process
MCP Status: 4 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/IHC_SUBSYSTEM/IHC_SUBSYSTEM.v:9:7:9:20:@N:MF106:@XP_MSG">IHC_SUBSYSTEM.v(9)</a><!@TM:1742230965> | Mapping Compile point view:work.IHC_SUBSYSTEM(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_3_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_2_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing sequential instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1:0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:MO106:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_0(verilog)) with 16 words by 16 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:BZ173:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v:267:2:267:6:@N:MO106:@XP_MSG">coreapb3.v(267)</a><!@TM:1742230965> | Found ROM iPSELS_raw_5[15:0] (in view: COREAPB3_LIB.CoreAPB3_Z2_1(verilog)) with 16 words by 16 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 296MB peak: 296MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[0] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_U54_1_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_4.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_3.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/hdl/miv_ihcc_ctrl.v:135:4:135:10:@W:BN132:@XP_MSG">miv_ihcc_ctrl.v(135)</a><!@TM:1742230965> | Removing instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_2.amp_miv_ihcc_ctrl.A_SEL[1] because it is equivalent to instance BVF_RISCV_SUBSYSTEM_inst_0.IHC_SUBSYSTEM_0.CHANNEL_E51_TO_U54_1.amp_miv_ihcc_ctrl.A_SEL[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 311MB peak: 311MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 353MB peak: 353MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 353MB peak: 353MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 353MB peak: 353MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 353MB peak: 353MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 353MB peak: 353MB)


Finished technology mapping (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:08s; Memory used current: 353MB peak: 353MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		     9.47ns		2840 /      2987

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 353MB peak: 353MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 353MB peak: 353MB)


Finished mapping IHC_SUBSYSTEM
MCP Status: 3 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:25:7:25:27:@N:MF106:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1742230965> | Mapping Compile point view:work.COREAXI4INTERCONNECT_Z9(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 332MB peak: 332MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z9_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2737:2:2737:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2737)</a><!@TM:1742230965> | Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2729:2:2729:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2729)</a><!@TM:1742230965> | Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2721:2:2721:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2721)</a><!@TM:1742230965> | Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2713:2:2713:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2713)</a><!@TM:1742230965> | Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2705:2:2705:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2705)</a><!@TM:1742230965> | Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2697:2:2697:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2697)</a><!@TM:1742230965> | Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2689:2:2689:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2689)</a><!@TM:1742230965> | Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2681:2:2681:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2681)</a><!@TM:1742230965> | Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2673:2:2673:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2673)</a><!@TM:1742230965> | Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2665:2:2665:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2665)</a><!@TM:1742230965> | Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) has its enable tied to GND.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_38s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s(verilog) (flattening)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 334MB peak: 334MB)

Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z9(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z16(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v:65:7:65:13:@W:FX107:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1742230965> | RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z9(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:MO231:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230965> | Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z9(verilog) instance rdptr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:MO231:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230965> | Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z9(verilog) instance wrptr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 334MB peak: 334MB)


Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 334MB peak: 334MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 334MB peak: 334MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 334MB peak: 334MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 334MB peak: 334MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 334MB peak: 334MB)


Finished preparing to map (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 334MB peak: 334MB)


Finished technology mapping (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 334MB peak: 334MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		    -1.46ns		 787 /      1115
   2		0h:00m:20s		    -1.46ns		 786 /      1115
   3		0h:00m:21s		    -1.45ns		 786 /      1115
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.N_251_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 49 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.N_217_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 52 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.N_183_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 75 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:72:13:72:30:@N:FX271:@XP_MSG">RegSliceFull.v(72)</a><!@TM:1742230965> | Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat5 (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 75 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk4\.wrs.N_149_i (in view: work.COREAXI4INTERCONNECT_Z9(verilog)) with 73 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 15 LUTs via timing driven replication

   4		0h:00m:21s		    -1.10ns		 801 /      1115
   5		0h:00m:21s		    -1.04ns		 809 /      1115
   6		0h:00m:21s		    -1.00ns		 809 /      1115


   7		0h:00m:22s		    -0.89ns		 809 /      1115

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 334MB peak: 334MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 334MB peak: 334MB)


Finished mapping COREAXI4INTERCONNECT_Z9
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:25:7:25:27:@N:MF106:@XP_MSG">CoreAxi4Interconnect.v(25)</a><!@TM:1742230965> | Mapping Compile point view:work.COREAXI4INTERCONNECT_Z19(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 330MB peak: 330MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1742230965> | Removing instance CP_fanout_cell_work_COREAXI4INTERCONNECT_Z19_verilog_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_inst (in view: work.DEFAULT_6BA5ED31DBDDB144872513(verilog)) because it does not drive other instances.</font> 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2737:2:2737:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2737)</a><!@TM:1742230965> | Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2729:2:2729:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2729)</a><!@TM:1742230965> | Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2721:2:2721:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2721)</a><!@TM:1742230965> | Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2713:2:2713:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2713)</a><!@TM:1742230965> | Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2705:2:2705:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2705)</a><!@TM:1742230965> | Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2697:2:2697:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2697)</a><!@TM:1742230965> | Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2689:2:2689:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2689)</a><!@TM:1742230965> | Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2681:2:2681:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2681)</a><!@TM:1742230965> | Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2673:2:2673:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2673)</a><!@TM:1742230965> | Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/CoreAxi4Interconnect.v:2665:2:2665:16:@N:MO111:@XP_MSG">CoreAxi4Interconnect.v(2665)</a><!@TM:1742230965> | Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) has its enable tied to GND.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s(verilog) (flattening)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 331MB peak: 331MB)

Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.COREAXI4INTERCONNECT_Z19(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@N:MO225:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z26(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:185:1:185:7:@W:BN132:@XP_MSG">RegSliceFull.v(185)</a><!@TM:1742230965> | Removing instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance M2_INTERFACE_0.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v:65:7:65:13:@W:FX107:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1742230965> | RAM genblk1\[0\]\.ram.mem[3:0] (in view: work.caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:MO231:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230965> | Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z19(verilog) instance rdptr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v:98:0:98:6:@N:MO231:@XP_MSG">FIFO_CTRL.v(98)</a><!@TM:1742230965> | Found counter in view:work.caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z19(verilog) instance wrptr[7:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v:65:7:65:13:@W:FX107:@XP_MSG">RAM_BLOCK.v(65)</a><!@TM:1742230965> | RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>

Starting factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 331MB peak: 331MB)


Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 331MB peak: 331MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 331MB peak: 331MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 331MB peak: 331MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 331MB peak: 331MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:19s; Memory used current: 331MB peak: 331MB)


Finished preparing to map (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:20s; Memory used current: 331MB peak: 331MB)


Finished technology mapping (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 335MB peak: 335MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		    -0.96ns		 726 /      1023
   2		0h:00m:20s		    -0.96ns		 726 /      1023
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.N_165_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 43 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:72:13:72:30:@N:FX271:@XP_MSG">RegSliceFull.v(72)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat75 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 43 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.N_131_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 45 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:72:13:72:30:@N:FX271:@XP_MSG">RegSliceFull.v(72)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat75 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 45 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.N_63_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 73 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:72:13:72:30:@N:FX271:@XP_MSG">RegSliceFull.v(72)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.holdDat45 (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 73 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.8.103/rtl/vlog/core/Axi4Convertors/RegSliceFull.v:80:1:80:7:@N:FX271:@XP_MSG">RegSliceFull.v(80)</a><!@TM:1742230965> | Replicating instance MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.N_97_i (in view: work.COREAXI4INTERCONNECT_Z19(verilog)) with 71 loads 3 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 19 LUTs via timing driven replication

   3		0h:00m:21s		    -0.30ns		 745 /      1023

   4		0h:00m:21s		    -0.30ns		 745 /      1023

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 335MB peak: 335MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:22s; Memory used current: 336MB peak: 336MB)


Finished mapping COREAXI4INTERCONNECT_Z19
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/DEFAULT_6BA5ED31DBDDB144872513/DEFAULT_6BA5ED31DBDDB144872513.v:9:7:9:37:@N:MF106:@XP_MSG">DEFAULT_6BA5ED31DBDDB144872513.v(9)</a><!@TM:1742230965> | Mapping Top level view:work.DEFAULT_6BA5ED31DBDDB144872513(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 377MB peak: 377MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@N:MO111:@XP_MSG">corepwm.v(182)</a><!@TM:1742230965> | Tristate driver TACHINT (in view: work.corepwm_Z6_0(verilog)) on net TACHINT (in view: work.corepwm_Z6_0(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/corepwm.v:182:7:182:14:@N:MO111:@XP_MSG">corepwm.v(182)</a><!@TM:1742230965> | Tristate driver TACHINT (in view: work.corepwm_Z6(verilog)) on net TACHINT (in view: work.corepwm_Z6(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 377MB peak: 377MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v:73:0:73:6:@N:MO231:@XP_MSG">timebase.v(73)</a><!@TM:1742230965> | Found counter in view:work.corepwm_timebase_32s_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog) instance period_cnt[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v:51:0:51:6:@N:MO231:@XP_MSG">timebase.v(51)</a><!@TM:1742230965> | Found counter in view:work.corepwm_timebase_32s_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog) instance prescale_cnt[31:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/timebase.v:85:16:85:45:@N:MF179:@XP_MSG">timebase.v(85)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') un1_prescale_reg (in view: work.corepwm_timebase_32s_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:73:12:73:117:@N:MF179:@XP_MSG">pwm_gen.v(73)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:79:17:79:83:@N:MF179:@XP_MSG">pwm_gen.v(79)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:84:17:84:83:@N:MF179:@XP_MSG">pwm_gen.v(84)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_0(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:73:12:73:117:@N:MF179:@XP_MSG">pwm_gen.v(73)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:73:12:73:117:@N:MF179:@XP_MSG">pwm_gen.v(73)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_pwm_posedge_reg (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:79:17:79:83:@N:MF179:@XP_MSG">pwm_gen.v(79)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:79:17:79:83:@N:MF179:@XP_MSG">pwm_gen.v(79)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_period_cnt (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:84:17:84:83:@N:MF179:@XP_MSG">pwm_gen.v(84)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[1\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/DirectCore/corepwm/4.5.100/rtl/vlog/core/pwm_gen.v:84:17:84:83:@N:MF179:@XP_MSG">pwm_gen.v(84)</a><!@TM:1742230965> | Found 32 by 32 bit equality operator ('==') PWM_output_generation\[2\]\.genblk1\.un1_period_cnt_1 (in view: work.corepwm_pwm_gen_2s_32s_0_0s_DEFAULT_6BA5ED31DBDDB144872513(verilog))
Encoding state machine lnk_m_cs[19:0] (in view: work.G5_APBLINK_MASTER_Z17(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000010 -> 00000000000000000100
   000011 -> 00000000000000001000
   000100 -> 00000000000000010000
   000101 -> 00000000000000100000
   000110 -> 00000000000001000000
   000111 -> 00000000000010000000
   001000 -> 00000000000100000000
   001001 -> 00000000001000000000
   001010 -> 00000000010000000000
   001011 -> 00000000100000000000
   001100 -> 00000001000000000000
   001101 -> 00000010000000000000
   001110 -> 00000100000000000000
   001111 -> 00001000000000000000
   010000 -> 00010000000000000000
   010001 -> 00100000000000000000
   010010 -> 01000000000000000000
   010011 -> 10000000000000000000
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/Actel/SgCore/PF_PCIE/2.0.121/g5_apblink_master.v:120:16:120:48:@N:MF179:@XP_MSG">g5_apblink_master.v(120)</a><!@TM:1742230965> | Found 24 by 24 bit equality operator ('==') un2_match (in view: work.G5_APBLINK_MASTER_Z17(verilog))

Starting factoring (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 377MB peak: 377MB)

Auto Dissolve of M2_INTERFACE_0 (inst of view:work.M2_INTERFACE(verilog))

Finished factoring (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 377MB peak: 377MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 377MB peak: 377MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 377MB peak: 377MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 377MB peak: 377MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 377MB peak: 377MB)


Finished preparing to map (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 377MB peak: 377MB)


Finished technology mapping (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 377MB peak: 377MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:27s		     7.54ns		1762 /      1601

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 377MB peak: 377MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 377MB peak: 377MB)


Finished mapping DEFAULT_6BA5ED31DBDDB144872513
Multiprocessing finished at : Mon Mar 17 14:02:33 2025
Multiprocessing took 0h:00m:37s realtime, 0h:01m:33s cputime

<a name=mapperReport24></a>Summary of Compile Points :</a>
*************************** 
Name                               Status     Reason          Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
IHC_SUBSYSTEM                      Mapped     No database     Mon Mar 17 14:01:58 2025     Mon Mar 17 14:02:08 2025     0h:00m:10s     0h:00m:10s     No            
COREAXI4INTERCONNECT_Z9            Mapped     No database     Mon Mar 17 14:01:56 2025     Mon Mar 17 14:02:20 2025     0h:00m:23s     0h:00m:23s     No            
COREAXI4INTERCONNECT_Z19           Mapped     No database     Mon Mar 17 14:01:57 2025     Mon Mar 17 14:02:20 2025     0h:00m:22s     0h:00m:22s     No            
DEFAULT_6BA5ED31DBDDB144872513     Mapped     No database     Mon Mar 17 14:01:59 2025     Mon Mar 17 14:02:32 2025     0h:00m:32s     0h:00m:32s     No            
====================================================================================================================================================================
Total number of compile points: 4
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513/DEFAULT_6BA5ED31DBDDB144872513.srr:@XP_FILE">DEFAULT_6BA5ED31DBDDB144872513.srr</a>
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/COREAXI4INTERCONNECT_Z19/COREAXI4INTERCONNECT_Z19.srr:@XP_FILE">COREAXI4INTERCONNECT_Z19.srr</a>
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/COREAXI4INTERCONNECT_Z9/COREAXI4INTERCONNECT_Z9.srr:@XP_FILE">COREAXI4INTERCONNECT_Z9.srr</a>
Linked File:  <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/IHC_SUBSYSTEM/IHC_SUBSYSTEM.srr:@XP_FILE">IHC_SUBSYSTEM.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:01m:35s; Memory used current: 416MB peak: 416MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:01m:36s; Memory used current: 434MB peak: 434MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:01m:36s; Memory used current: 437MB peak: 437MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:01m:36s; Memory used current: 437MB peak: 437MB)


Start Writing Netlists (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:01m:37s; Memory used current: 437MB peak: 437MB)

Writing Analyst data base /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/synwork/DEFAULT_6BA5ED31DBDDB144872513_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:45s; CPU Time elapsed 0h:01m:40s; Memory used current: 437MB peak: 437MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1742230965> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1742230965> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:21:0:21:1:@W:BW156:@XP_MSG">synthesis.fdc(21)</a><!@TM:1742230965> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:22:0:22:1:@W:BW156:@XP_MSG">synthesis.fdc(22)</a><!@TM:1742230965> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:23:0:23:1:@W:BW156:@XP_MSG">synthesis.fdc(23)</a><!@TM:1742230965> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:24:0:24:1:@W:BW156:@XP_MSG">synthesis.fdc(24)</a><!@TM:1742230965> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:01m:45s; Memory used current: 437MB peak: 437MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:01m:45s; Memory used current: 437MB peak: 437MB)


Start final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:01m:46s; Memory used current: 437MB peak: 437MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/OSCILLATOR_160MHz/OSCILLATOR_160MHz_0/OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v:15:17:15:26:@W:MT246:@XP_MSG">OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC.v(15)</a><!@TM:1742230965> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/component/work/INIT_MONITOR/INIT_MONITOR_0/INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v:38:53:38:59:@W:MT246:@XP_MSG">INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR.v(38)</a><!@TM:1742230965> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock XCVR_0A_REFCLK_P with period 10.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock osc_rc160mhz with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2 with period 8.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1742230965> | Found clock CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0 with period 203.46ns  


<a name=timingReport25></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Mon Mar 17 14:02:45 2025
#


Top view:               DEFAULT_6BA5ED31DBDDB144872513
Requested Frequency:    4.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1742230965> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1742230965> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary26></a>Performance Summary</a>
*******************


Worst slack in design: -0.513

                                                                                Requested     Estimated      Requested     Estimated                Clock                             Clock           
Starting Clock                                                                  Frequency     Frequency      Period        Period        Slack      Type                              Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0            125.0 MHz     2521.4 MHz     8.000         0.397         7.603      generated (from osc_rc160mhz)     FIC0_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1            125.0 MHz     110.8 MHz      8.000         9.026         -0.513     generated (from osc_rc160mhz)     FIC1_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2            125.0 MHz     NA             8.000         NA            NA         generated (from osc_rc160mhz)     FIC2_clks       
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3            50.0 MHz      104.8 MHz      20.000        9.543         10.457     generated (from osc_rc160mhz)     FIC3_clks       
CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0              4.9 MHz       NA             203.459       NA            NA         generated (from osc_rc160mhz)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK     125.0 MHz     NA             8.000         NA            NA         declared                          default_clkgroup
XCVR_0A_REFCLK_P                                                                100.0 MHz     NA             10.000        NA            NA         declared                          default_clkgroup
osc_rc160mhz                                                                    160.0 MHz     NA             6.250         NA            NA         declared                          default_clkgroup
System                                                                          100.0 MHz     281.8 MHz      10.000        3.548         6.452      system                            system_clkgroup 
======================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships27></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                              Ending                                                                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  |  8.000       6.452   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  |  8.000       6.452   |  No paths    -      |  No paths    -      |  No paths    -     
System                                                                CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  |  20.000      18.452  |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0  |  8.000       7.603   |  No paths    -      |  No paths    -      |  No paths    -     
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1  |  8.000       3.275   |  No paths    -      |  No paths    -      |  4.000       -0.513
CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3  |  20.000      10.457  |  No paths    -      |  No paths    -      |  No paths    -     
====================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo28></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport29></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                            Arrival          
Instance                                                   Reference                                                                Type     Pin     Net       Time        Slack
                                                           Clock                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_0     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_1     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_2     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_3     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_4     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_5     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_5     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_6     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_6     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_7     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_7     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_8     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_8     0.257       7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_9     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      Q       dff_9     0.257       7.603
================================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                            Starting                                                                                            Required          
Instance                                                    Reference                                                                Type     Pin     Net       Time         Slack
                                                            Clock                                                                                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_0     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_1     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_2     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_3     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_5      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_4     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_6      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_5     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_7      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_6     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_8      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_7     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_9      CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_8     8.000        7.603
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_10     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0     SLE      D       dff_9     8.000        7.603
==================================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srr:srsf/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srs:fp:720913:721267:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      0.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.603

    Number of logic level(s):                0
    Starting point:                          CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0 / Q
    Ending point:                            CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1 / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                      Pin      Pin               Arrival     No. of    
Name                                                       Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0     SLE      Q        Out     0.257     0.257 r     -         
dff_0                                                      Net      -        -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1     SLE      D        In      -         0.397 r     -         
=====================================================================================================================
Total path delay (propagation time + setup) of 0.397 is 0.257(64.9%) logic and 0.139(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                                                               Arrival           
Instance                                    Reference                                                                Type     Pin           Net                                    Time        Slack 
                                            Clock                                                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_AWREADY     FIC1_INITIATOR_AXI4mslave0_AWREADY     2.174       -0.513
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_ARREADY     FIC1_INITIATOR_AXI4mslave0_ARREADY     2.112       -0.454
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RLAST       FIC1_INITIATOR_AXI4mslave0_RLAST       2.211       -0.394
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_RVALID      FIC1_INITIATOR_AXI4mslave0_RVALID      2.225       -0.199
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_WVALID      PCIE_AXI_0_MASTER_WVALID               2.122       0.033 
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_WREADY      FIC1_INITIATOR_AXI4mslave0_WREADY      2.130       0.067 
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_RREADY      PCIE_AXI_0_MASTER_RREADY               2.134       0.091 
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_ARVALID     PCIE_AXI_0_MASTER_ARVALID              2.121       0.168 
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     M_AWVALID     PCIE_AXI_0_MASTER_AWVALID              2.203       0.190 
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     PCIE     S_BVALID      FIC1_INITIATOR_AXI4mslave0_BVALID      2.129       0.211 
=====================================================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                                                                                          Starting                                                                                                                    Required           
Instance                                                                                                                                                                                  Reference                                                                Type     Pin     Net                               Time         Slack 
                                                                                                                                                                                          Clock                                                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[5]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[6]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[7]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[8]     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.fifo_nearly_full       CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1     SLE      EN      entries_in_fifo_2_sqmuxa_i_x2     3.850        -0.513
=========================================================================================================================================================================================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srr:srsf/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srs:fp:731807:734156:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      4.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.850

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.513

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=4.000 period=8.000) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[0]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.850

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.513

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=4.000 period=8.000) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[1]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.850

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.513

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=4.000 period=8.000) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[2]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.850

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.513

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=4.000 period=8.000) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[3]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.850

    - Propagation time:                      4.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.513

    Number of logic level(s):                2
    Starting point:                          M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0 / S_AWREADY
    Ending point:                            M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4] / EN
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [falling] (rise=0.000 fall=4.000 period=8.000) on pin AXI_CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                                                                                 Type     Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0                                                                                                                                                              PCIE     S_AWREADY     Out     2.174     2.174 r     -         
FIC1_INITIATOR_AXI4mslave0_AWREADY                                                                                                                                                                   Net      -             -       0.665     -           4         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     B             In      -         2.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.we_m1_e                           CFG4     Y             Out     0.098     2.937 r     -         
we                                                                                                                                                                                                   Net      -             -       0.902     -           29        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     A             In      -         3.839 r     -         
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo_2_sqmuxa_i_x2     CFG2     Y             Out     0.060     3.899 r     -         
entries_in_fifo_2_sqmuxa_i_x2                                                                                                                                                                        Net      -             -       0.465     -           10        
M2_INTERFACE_0.FIC1_INITIATOR.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.entries_in_fifo[4]                SLE      EN            In      -         4.364 r     -         
====================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.513 is 2.482(55.0%) logic and 2.032(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                                                       Arrival           
Instance                                               Reference                                                                Type     Pin                       Net                                                Time        Slack 
                                                       Clock                                                                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[28]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]           1.793       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PSEL          PF_SOC_MSS_FIC_3_APB_INITIATOR_PSELx               1.678       10.628
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[25]     BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[25]     1.768       11.016
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[26]     APB_ARBITER_0_APB_MASTER_low_PADDR[26]             1.762       11.085
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[27]     APB_ARBITER_0_APB_MASTER_low_PADDR[27]             1.796       11.178
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[24]     BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[24]     1.768       11.229
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[2]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[2]      1.739       11.473
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[3]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[3]      1.728       11.707
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[4]      BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[4]      1.744       11.829
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PADDR[23]     BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[23]     1.796       11.921
========================================================================================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                       Starting                                                                                                                                                   Required           
Instance                                               Reference                                                                Type     Pin                        Net                                           Time         Slack 
                                                       Clock                                                                                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[21]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[21]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[22]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[22]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[23]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[23]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[24]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[24]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[25]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[25]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[26]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[26]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[27]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[27]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[28]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[28]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[29]     PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[29]     20.000       10.457
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS     CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3     MSS      FIC_3_APB_M_PRDATA[1]      PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[1]      20.000       10.794
=====================================================================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srr:srsf/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srs:fp:762521:767531:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      9.543
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.457

    Number of logic level(s):                9
    Starting point:                          BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS / FIC_3_APB_M_PADDR[28]
    Ending point:                            BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS / FIC_3_APB_M_PRDATA[21]
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=10.000 period=20.000) on pin FIC_3_PCLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=10.000 period=20.000) on pin FIC_3_PCLK

Instance / Net                                                                                     Pin                        Pin               Arrival     No. of    
Name                                                                                      Type     Name                       Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS                                        MSS      FIC_3_APB_M_PADDR[28]      Out     1.793     1.793 f     -         
PF_SOC_MSS_FIC_3_APB_INITIATOR_PADDR[28]                                                  Net      -                          -       0.645     -           3         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PSELS16_0_a2            CFG3     C                          In      -         2.438 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.PSELS16_0_a2            CFG3     Y                          Out     0.154     2.592 r     -         
N_129                                                                                     Net      -                          -       0.645     -           3         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.iPSELS_0_a3[1]          CFG4     B                          In      -         3.237 r     -         
BVF_RISCV_SUBSYSTEM_inst_0.FIC3_INITIATOR_inst_0.FIC3_INITIATOR_0.iPSELS_0_a3[1]          CFG4     Y                          Out     0.098     3.335 r     -         
BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PSELx                                                Net      -                          -       0.665     -           4         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2_0[2]                              CFG2     A                          In      -         4.000 r     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2_0[2]                              CFG2     Y                          Out     0.060     4.060 r     -         
N_433                                                                                     Net      -                          -       0.645     -           3         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2_0_a2[2]                           CFG4     C                          In      -         4.705 r     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.iPSELS_0_a2_0_a2[2]                           CFG4     Y                          Out     0.175     4.880 r     -         
CoreAPB3_CAPE_0_APBmslave2_PSELx                                                          Net      -                          -       0.751     -           9         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_0_a4[1]           CFG3     C                          In      -         5.631 r     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_0_a4[1]           CFG3     Y                          Out     0.156     5.787 f     -         
N_423                                                                                     Net      -                          -       0.921     -           23        
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_a4_0_0_a2[16]     CFG2     A                          In      -         6.708 f     -         
CAPE_inst_0.CoreAPB3_CAPE_0.CoreAPB3_CAPE_0.u_mux_p_to_b3.PRDATA_0_iv_0_a4_0_0_a2[16]     CFG2     Y                          Out     0.056     6.764 f     -         
N_308                                                                                     Net      -                          -       0.751     -           9         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0_a3_0_1[21]                           CFG4     C                          In      -         7.516 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0_a3_0_1[21]                           CFG4     Y                          Out     0.154     7.670 r     -         
in_prdata_0_a3_0_1[21]                                                                    Net      -                          -       0.139     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0_a3_0[21]                             CFG4     D                          In      -         7.809 r     -         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0_a3_0[21]                             CFG4     Y                          Out     0.250     8.059 f     -         
N_90                                                                                      Net      -                          -       0.139     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0[21]                                  CFG4     D                          In      -         8.198 f     -         
BVF_RISCV_SUBSYSTEM_inst_0.APB_ARBITER_0.in_prdata_0[21]                                  CFG4     Y                          Out     0.226     8.424 f     -         
PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[21]                                                 Net      -                          -       1.119     -           1         
BVF_RISCV_SUBSYSTEM_inst_0.PF_SOC_MSS_inst_0.I_MSS                                        MSS      FIC_3_APB_M_PRDATA[21]     In      -         9.543 f     -         
======================================================================================================================================================================
Total path delay (propagation time + setup) of 9.543 is 3.121(32.7%) logic and 6.422(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport41></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                                                                  Starting                                                      Arrival          
Instance                                                          Reference     Type     Pin               Net                  Time        Slack
                                                                  Clock                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     System        INIT     UIC_INIT_DONE     DEVICE_INIT_DONE     0.000       6.452
=================================================================================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                   Required          
Instance                                                   Reference     Type     Pin     Net                         Time         Slack
                                                           Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_1_RESET.CORERESET_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_arst_i     7.977        6.452
========================================================================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srr:srsf/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/synthesis/DEFAULT_6BA5ED31DBDDB144872513.srs:fp:772524:773328:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.023
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.977

    - Propagation time:                      1.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.452

    Number of logic level(s):                1
    Starting point:                          CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT / UIC_INIT_DONE
    Ending point:                            CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                             Pin               Pin               Arrival     No. of    
Name                                                              Type     Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0.INIT_MONITOR_0.INIT_MONITOR_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
DEVICE_INIT_DONE                                                  Net      -                 -       0.139     -           1         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.un1_D            CFG3     B                 In      -         0.139 f     -         
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.un1_D            CFG3     Y                 Out     0.091     0.231 f     -         
un1_INTERNAL_RST_arst_i                                           Net      -                 -       1.294     -           49        
CLOCKS_AND_RESETS_inst_0.FIC_0_RESET.CORERESET_0.dff_0            SLE      ALn               In      -         1.525 f     -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.548 is 0.115(7.4%) logic and 1.434(92.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:18:0:18:1:@W:MT447:@XP_MSG">synthesis.fdc(18)</a><!@TM:1742230965> | Timing constraint (to [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[0] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[1] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[2] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[3] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[4] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[5] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[6] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.INTERRUPT[7] M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.WAKEREQ M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.MPERST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/arthur/Desktop/projects_gnss/beaglevfire-gnss/work/libero/designer/DEFAULT_6BA5ED31DBDDB144872513/synthesis.fdc:19:0:19:1:@W:MT447:@XP_MSG">synthesis.fdc(19)</a><!@TM:1742230965> | Timing constraint (from [get_pins { M2_INTERFACE_0.PCIE.PF_PCIE_C0_0.PCIE_0.TL_CLK }]) (false path) was not applied to the design because the from list is incorrect: it contains no clock, primary input, sequential cell, or sequential cell clock pin </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:01m:47s; Memory used current: 437MB peak: 437MB)


Finished timing report (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:01m:47s; Memory used current: 437MB peak: 437MB)

---------------------------------------
<a name=resourceUsage45></a>Resource Usage Report for DEFAULT_6BA5ED31DBDDB144872513 </a>

Mapping to part: mpfs025tfcvg484std
Cell usage:
AND2            3 uses
AND4            1 use
CLKINT          11 uses
ICB_CLKDIV      1 use
ICB_NGMUX       1 use
INIT            1 use
INV             2 uses
MSS             1 use
OSC_RC160MHZ    1 use
PCIE            1 use
PCIE_COMMON     1 use
PLL             2 uses
TX_PLL          1 use
XCVR_APB_LINK   1 use
XCVR_PIPE_AXI0  1 use
XCVR_PIPE_AXI1  1 use
XCVR_REF_CLK    1 use
CFG1           15 uses
CFG2           514 uses
CFG3           2052 uses
CFG4           1652 uses

Carry cells:
ARI1            850 uses - used for arithmetic functions
ARI1            902 uses - used for Wide-Mux implementation
Total ARI1      1752 uses


Sequential Cells: 
SLE            6614 uses

DSP Blocks:    0 of 68 (0%)

I/O ports: 191
I/O primitives: 175
BIBUF          105 uses
BIBUF_DIFF     4 uses
INBUF          16 uses
INBUF_DIFF     3 uses
OUTBUF         44 uses
OUTBUF_DIFF    3 uses


Global Clock Buffers: 11

RAM/ROM usage summary
Total Block RAMs (RAM64x12) : 16 of 204 (7%)

Total LUTs:    5985

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 192; LUTs = 192;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  6614 + 192 + 0 + 0 = 6806;
Total number of LUTs after P&R:  5985 + 192 + 0 + 0 = 6177;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:01m:47s; Memory used current: 437MB peak: 437MB)

Process took 0h:00m:51s realtime, 0h:01m:47s cputime
# Mon Mar 17 14:02:45 2025

###########################################################]

</pre></samp></body></html>
