// Seed: 3010010415
module module_0 (
    input  tri   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  wand  id_5,
    output wor   id_6,
    input  wire  id_7,
    output uwire id_8,
    output tri0  id_9,
    input  wand  id_10
);
  wire id_12;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    output supply0 id_7
    , id_17,
    output wire id_8,
    input supply0 id_9,
    output wand id_10,
    input uwire id_11,
    output uwire id_12,
    output supply0 id_13
    , id_18,
    output supply1 id_14,
    output tri id_15
);
  wire id_19;
  xor primCall (id_14, id_9, id_19, id_2, id_17, id_3, id_11, id_5, id_6, id_1, id_18, id_0);
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_15,
      id_8,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
