
Prueba_tiempo_condor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006bb8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a4  08006e88  08006e88  00007e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800712c  0800712c  0000812c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007134  08007134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007138  08007138  00008138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000084  24000000  0800713c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000020c  24000084  080071c0  00009084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000290  080071c0  00009290  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011443  00000000  00000000  000090b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002499  00000000  00000000  0001a4f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c48  00000000  00000000  0001c990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000095b  00000000  00000000  0001d5d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032dea  00000000  00000000  0001df33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010760  00000000  00000000  00050d1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00143531  00000000  00000000  0006147d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a49ae  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003bec  00000000  00000000  001a49f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000be  00000000  00000000  001a85e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000084 	.word	0x24000084
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08006e70 	.word	0x08006e70

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000088 	.word	0x24000088
 800030c:	08006e70 	.word	0x08006e70

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <iniciar_DWT>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void iniciar_DWT(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
	// Habilitar DWT
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <iniciar_DWT+0x2c>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	4a08      	ldr	r2, [pc, #32]	@ (8000708 <iniciar_DWT+0x2c>)
 80006e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80006ea:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 80006ec:	4b07      	ldr	r3, [pc, #28]	@ (800070c <iniciar_DWT+0x30>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80006f2:	4b06      	ldr	r3, [pc, #24]	@ (800070c <iniciar_DWT+0x30>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <iniciar_DWT+0x30>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	6013      	str	r3, [r2, #0]
}
 80006fe:	bf00      	nop
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000edf0 	.word	0xe000edf0
 800070c:	e0001000 	.word	0xe0001000

08000710 <test_printeo_caracter>:

// MEDICIÓN DE LOS PRINT (SE PASA EL NÚMERO DE VECES QUE SE QUIERE REALIZAR LA OPERACIÓN COMO PARÁMETRO)
void test_printeo_caracter(uint32_t iteraciones)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
    
    while (counter < iteraciones)
 800071c:	e005      	b.n	800072a <test_printeo_caracter+0x1a>
    {
        printf("a\n");
 800071e:	4807      	ldr	r0, [pc, #28]	@ (800073c <test_printeo_caracter+0x2c>)
 8000720:	f005 fcc0 	bl	80060a4 <puts>
        counter++;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	3301      	adds	r3, #1
 8000728:	60fb      	str	r3, [r7, #12]
    while (counter < iteraciones)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	429a      	cmp	r2, r3
 8000730:	d8f5      	bhi.n	800071e <test_printeo_caracter+0xe>
    }
}
 8000732:	bf00      	nop
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	08006e88 	.word	0x08006e88

08000740 <test_asignaciones_8bits>:
    }
}

// MEDICIÓN DE LAS ASIGNACIONES SIMPLES
void test_asignaciones_8bits(uint32_t iteraciones)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]

    volatile uint8_t asignacion;

    while (counter < iteraciones)
 800074c:	e007      	b.n	800075e <test_asignaciones_8bits+0x1e>
    {
        asignacion = rand() & 0xFF;
 800074e:	f005 fb41 	bl	8005dd4 <rand>
 8000752:	4603      	mov	r3, r0
 8000754:	b2db      	uxtb	r3, r3
 8000756:	72fb      	strb	r3, [r7, #11]
        counter++;
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	3301      	adds	r3, #1
 800075c:	60fb      	str	r3, [r7, #12]
    while (counter < iteraciones)
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	687a      	ldr	r2, [r7, #4]
 8000762:	429a      	cmp	r2, r3
 8000764:	d8f3      	bhi.n	800074e <test_asignaciones_8bits+0xe>
    }

}
 8000766:	bf00      	nop
 8000768:	bf00      	nop
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <test_lectura_tim_dos>:

}

// MEDICIÓN DE TIM2
void test_lectura_tim_dos(uint32_t iteraciones)
{
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	60bb      	str	r3, [r7, #8]

    while (counter < iteraciones)
 800077c:	e006      	b.n	800078c <test_lectura_tim_dos+0x1c>
    {
        uint32_t t = TIM2->CNT;  // <--- lectura de TIM2
 800077e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000784:	60fb      	str	r3, [r7, #12]
        counter++;
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	3301      	adds	r3, #1
 800078a:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	429a      	cmp	r2, r3
 8000792:	d8f4      	bhi.n	800077e <test_lectura_tim_dos+0xe>
    }

}
 8000794:	bf00      	nop
 8000796:	bf00      	nop
 8000798:	3714      	adds	r7, #20
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
	...

080007a4 <test_switch>:

// MEDICIÓN SWITCH CASE
void test_switch(uint32_t iteraciones)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
    uint16_t GPIO_Pin = GPIO_PIN_3;
 80007ac:	2308      	movs	r3, #8
 80007ae:	81fb      	strh	r3, [r7, #14]
    uint8_t canal = 0;
 80007b0:	2300      	movs	r3, #0
 80007b2:	737b      	strb	r3, [r7, #13]

    volatile uint32_t counter = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60bb      	str	r3, [r7, #8]

    while (counter < iteraciones)
 80007b8:	e036      	b.n	8000828 <test_switch+0x84>
    {
        switch (GPIO_Pin) {
 80007ba:	89fb      	ldrh	r3, [r7, #14]
 80007bc:	3b02      	subs	r3, #2
 80007be:	2b0e      	cmp	r3, #14
 80007c0:	d82c      	bhi.n	800081c <test_switch+0x78>
 80007c2:	a201      	add	r2, pc, #4	@ (adr r2, 80007c8 <test_switch+0x24>)
 80007c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007c8:	08000805 	.word	0x08000805
 80007cc:	0800081d 	.word	0x0800081d
 80007d0:	0800080b 	.word	0x0800080b
 80007d4:	0800081d 	.word	0x0800081d
 80007d8:	0800081d 	.word	0x0800081d
 80007dc:	0800081d 	.word	0x0800081d
 80007e0:	08000811 	.word	0x08000811
 80007e4:	0800081d 	.word	0x0800081d
 80007e8:	0800081d 	.word	0x0800081d
 80007ec:	0800081d 	.word	0x0800081d
 80007f0:	0800081d 	.word	0x0800081d
 80007f4:	0800081d 	.word	0x0800081d
 80007f8:	0800081d 	.word	0x0800081d
 80007fc:	0800081d 	.word	0x0800081d
 8000800:	08000817 	.word	0x08000817
            case GPIO_PIN_1: canal = 1; break;
 8000804:	2301      	movs	r3, #1
 8000806:	737b      	strb	r3, [r7, #13]
 8000808:	e00b      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_2: canal = 2; break;
 800080a:	2302      	movs	r3, #2
 800080c:	737b      	strb	r3, [r7, #13]
 800080e:	e008      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_3: canal = 3; break;
 8000810:	2303      	movs	r3, #3
 8000812:	737b      	strb	r3, [r7, #13]
 8000814:	e005      	b.n	8000822 <test_switch+0x7e>
            case GPIO_PIN_4: canal = 4; break;
 8000816:	2304      	movs	r3, #4
 8000818:	737b      	strb	r3, [r7, #13]
 800081a:	e002      	b.n	8000822 <test_switch+0x7e>
            default: canal = 99; break;
 800081c:	2363      	movs	r3, #99	@ 0x63
 800081e:	737b      	strb	r3, [r7, #13]
 8000820:	bf00      	nop
        }
        counter++;
 8000822:	68bb      	ldr	r3, [r7, #8]
 8000824:	3301      	adds	r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	429a      	cmp	r2, r3
 800082e:	d8c4      	bhi.n	80007ba <test_switch+0x16>
    }
}
 8000830:	bf00      	nop
 8000832:	bf00      	nop
 8000834:	3714      	adds	r7, #20
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <test_if>:

// MEDICIÓN DE LA CONDICIÓN IF, el segundo parámetro es el número de condiciones que se quiere probar
void test_if(uint32_t iteraciones, uint8_t condiciones)
{
 8000840:	b480      	push	{r7}
 8000842:	b087      	sub	sp, #28
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
 8000848:	460b      	mov	r3, r1
 800084a:	70fb      	strb	r3, [r7, #3]
    volatile uint32_t counter = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

    volatile uint32_t a = 0;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
    volatile uint32_t b = 1;
 8000854:	2301      	movs	r3, #1
 8000856:	60fb      	str	r3, [r7, #12]
    volatile uint32_t c = 1;
 8000858:	2301      	movs	r3, #1
 800085a:	60bb      	str	r3, [r7, #8]

    if (condiciones == 1)
 800085c:	78fb      	ldrb	r3, [r7, #3]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d10e      	bne.n	8000880 <test_if+0x40>
    {
        while (counter < iteraciones)
 8000862:	e008      	b.n	8000876 <test_if+0x36>
        {
            if (a > b) {
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	429a      	cmp	r2, r3
 800086a:	d803      	bhi.n	8000874 <test_if+0x34>
                continue;
            }
            counter++;
 800086c:	697b      	ldr	r3, [r7, #20]
 800086e:	3301      	adds	r3, #1
 8000870:	617b      	str	r3, [r7, #20]
 8000872:	e000      	b.n	8000876 <test_if+0x36>
                continue;
 8000874:	bf00      	nop
        while (counter < iteraciones)
 8000876:	697b      	ldr	r3, [r7, #20]
 8000878:	687a      	ldr	r2, [r7, #4]
 800087a:	429a      	cmp	r2, r3
 800087c:	d8f2      	bhi.n	8000864 <test_if+0x24>
                continue;
            }
            counter++;
        }
    }
}
 800087e:	e04c      	b.n	800091a <test_if+0xda>
    else if (condiciones == 2)
 8000880:	78fb      	ldrb	r3, [r7, #3]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d112      	bne.n	80008ac <test_if+0x6c>
        while (counter < iteraciones)
 8000886:	e00c      	b.n	80008a2 <test_if+0x62>
            if (a > b && c != a) {
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	429a      	cmp	r2, r3
 800088e:	d903      	bls.n	8000898 <test_if+0x58>
 8000890:	68ba      	ldr	r2, [r7, #8]
 8000892:	693b      	ldr	r3, [r7, #16]
 8000894:	429a      	cmp	r2, r3
 8000896:	d103      	bne.n	80008a0 <test_if+0x60>
            counter++;
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	3301      	adds	r3, #1
 800089c:	617b      	str	r3, [r7, #20]
 800089e:	e000      	b.n	80008a2 <test_if+0x62>
                continue;
 80008a0:	bf00      	nop
        while (counter < iteraciones)
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	687a      	ldr	r2, [r7, #4]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	d8ee      	bhi.n	8000888 <test_if+0x48>
}
 80008aa:	e036      	b.n	800091a <test_if+0xda>
    else if (condiciones == 3)
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	2b03      	cmp	r3, #3
 80008b0:	d116      	bne.n	80008e0 <test_if+0xa0>
        while (counter < iteraciones)
 80008b2:	e010      	b.n	80008d6 <test_if+0x96>
            if (a > b && c != a || a == b) {
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	429a      	cmp	r2, r3
 80008ba:	d903      	bls.n	80008c4 <test_if+0x84>
 80008bc:	68ba      	ldr	r2, [r7, #8]
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d107      	bne.n	80008d4 <test_if+0x94>
 80008c4:	693a      	ldr	r2, [r7, #16]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d003      	beq.n	80008d4 <test_if+0x94>
            counter++;
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	e000      	b.n	80008d6 <test_if+0x96>
                continue;
 80008d4:	bf00      	nop
        while (counter < iteraciones)
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	429a      	cmp	r2, r3
 80008dc:	d8ea      	bhi.n	80008b4 <test_if+0x74>
}
 80008de:	e01c      	b.n	800091a <test_if+0xda>
    else if (condiciones == 4)
 80008e0:	78fb      	ldrb	r3, [r7, #3]
 80008e2:	2b04      	cmp	r3, #4
 80008e4:	d119      	bne.n	800091a <test_if+0xda>
        while (counter < iteraciones)
 80008e6:	e014      	b.n	8000912 <test_if+0xd2>
            if (a > b && c != a || a == b && c != b) {
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	429a      	cmp	r2, r3
 80008ee:	d903      	bls.n	80008f8 <test_if+0xb8>
 80008f0:	68ba      	ldr	r2, [r7, #8]
 80008f2:	693b      	ldr	r3, [r7, #16]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d10b      	bne.n	8000910 <test_if+0xd0>
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	429a      	cmp	r2, r3
 80008fe:	d103      	bne.n	8000908 <test_if+0xc8>
 8000900:	68ba      	ldr	r2, [r7, #8]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	429a      	cmp	r2, r3
 8000906:	d103      	bne.n	8000910 <test_if+0xd0>
            counter++;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	3301      	adds	r3, #1
 800090c:	617b      	str	r3, [r7, #20]
 800090e:	e000      	b.n	8000912 <test_if+0xd2>
                continue;
 8000910:	bf00      	nop
        while (counter < iteraciones)
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	429a      	cmp	r2, r3
 8000918:	d8e6      	bhi.n	80008e8 <test_if+0xa8>
}
 800091a:	bf00      	nop
 800091c:	371c      	adds	r7, #28
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <test_coincidencias>:


// Medición de coincidencias 
void test_coincidencias(uint32_t iteraciones)
{
 8000926:	b480      	push	{r7}
 8000928:	b087      	sub	sp, #28
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
    volatile uint32_t counter = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	60bb      	str	r3, [r7, #8]

    uint32_t t1 = 1000;
 8000932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000936:	617b      	str	r3, [r7, #20]
    uint32_t t2 = 1200;
 8000938:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 800093c:	613b      	str	r3, [r7, #16]
    uint8_t ch1 = 3;
 800093e:	2303      	movs	r3, #3
 8000940:	73fb      	strb	r3, [r7, #15]
    uint8_t ch2 = 4;
 8000942:	2304      	movs	r3, #4
 8000944:	73bb      	strb	r3, [r7, #14]

    while (counter < iteraciones)
 8000946:	e012      	b.n	800096e <test_coincidencias+0x48>
    {
        if ( ch1 != ch2 &&
 8000948:	7bfa      	ldrb	r2, [r7, #15]
 800094a:	7bbb      	ldrb	r3, [r7, #14]
 800094c:	429a      	cmp	r2, r3
 800094e:	d00b      	beq.n	8000968 <test_coincidencias+0x42>
             (t2 - t1) >= 50 &&
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	1ad3      	subs	r3, r2, r3
        if ( ch1 != ch2 &&
 8000956:	2b31      	cmp	r3, #49	@ 0x31
 8000958:	d906      	bls.n	8000968 <test_coincidencias+0x42>
             (t2 - t1) <= 800 ) {
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	1ad3      	subs	r3, r2, r3
             (t2 - t1) >= 50 &&
 8000960:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8000964:	d800      	bhi.n	8000968 <test_coincidencias+0x42>
            __NOP();
 8000966:	bf00      	nop
        }
        counter++;
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	3301      	adds	r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
    while (counter < iteraciones)
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	687a      	ldr	r2, [r7, #4]
 8000972:	429a      	cmp	r2, r3
 8000974:	d8e8      	bhi.n	8000948 <test_coincidencias+0x22>
    }

}
 8000976:	bf00      	nop
 8000978:	bf00      	nop
 800097a:	371c      	adds	r7, #28
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr

08000984 <medir_tiempo_ejemplo>:


void medir_tiempo_ejemplo(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0

    uint32_t inicio, fin, ciclos, tiempo_ns;

    // 1) MEDIR TIEMPO DE UN printf()
    inicio = DWT->CYCCNT;
 800098a:	4b86      	ldr	r3, [pc, #536]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	60fb      	str	r3, [r7, #12]

    test_printeo_caracter(100); // UN SOLO CARACTER
 8000990:	2064      	movs	r0, #100	@ 0x64
 8000992:	f7ff febd 	bl	8000710 <test_printeo_caracter>
    //test_printeo_multiples_caracteres(100); // MÚLTIPLES CARACTERES

    fin = DWT->CYCCNT;
 8000996:	4b83      	ldr	r3, [pc, #524]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	ee07 3a90 	vmov	s15, r3
 80009aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009ae:	4b7e      	ldr	r3, [pc, #504]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	ee07 3a90 	vmov	s15, r3
 80009b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80009ba:	ed9f 6a7c 	vldr	s12, [pc, #496]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 80009be:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80009c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009ca:	ee17 3a90 	vmov	r3, s15
 80009ce:	603b      	str	r3, [r7, #0]
    printf("Tiempo printf(): %lu ns\r\n\r\n", tiempo_ns);
 80009d0:	6839      	ldr	r1, [r7, #0]
 80009d2:	4877      	ldr	r0, [pc, #476]	@ (8000bb0 <medir_tiempo_ejemplo+0x22c>)
 80009d4:	f005 fafe 	bl	8005fd4 <iprintf>



    // 2) MEDIR UNA ASIGNACIÓN SIMPLE
    DWT->CYCCNT = 0;
 80009d8:	4b72      	ldr	r3, [pc, #456]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009da:	2200      	movs	r2, #0
 80009dc:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 80009de:	4b71      	ldr	r3, [pc, #452]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009e0:	685b      	ldr	r3, [r3, #4]
 80009e2:	60fb      	str	r3, [r7, #12]

    test_asignaciones_8bits(100); // Probar asignaciones para variables de 8 bits
 80009e4:	2064      	movs	r0, #100	@ 0x64
 80009e6:	f7ff feab 	bl	8000740 <test_asignaciones_8bits>
    //test_asignaciones_16bits(100); // Probar asignaciones para variables de 16 bits
    //test_asignaciones_32bits(100); // Probar asignaciones para variables de 32 bits

    fin = DWT->CYCCNT;
 80009ea:	4b6e      	ldr	r3, [pc, #440]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 80009f0:	68ba      	ldr	r2, [r7, #8]
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	1ad3      	subs	r3, r2, r3
 80009f6:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	ee07 3a90 	vmov	s15, r3
 80009fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a02:	4b69      	ldr	r3, [pc, #420]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	ee07 3a90 	vmov	s15, r3
 8000a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a0e:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000a12:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a1e:	ee17 3a90 	vmov	r3, s15
 8000a22:	603b      	str	r3, [r7, #0]
    printf("Tiempo asignación simple: %lu ns\r\n\r\n", tiempo_ns);
 8000a24:	6839      	ldr	r1, [r7, #0]
 8000a26:	4863      	ldr	r0, [pc, #396]	@ (8000bb4 <medir_tiempo_ejemplo+0x230>)
 8000a28:	f005 fad4 	bl	8005fd4 <iprintf>



    // 3) MEDIR LECTURA DE TIM2->CNT
    DWT->CYCCNT = 0;
 8000a2c:	4b5d      	ldr	r3, [pc, #372]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000a32:	4b5c      	ldr	r3, [pc, #368]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	60fb      	str	r3, [r7, #12]

    test_lectura_tim_dos(100);
 8000a38:	2064      	movs	r0, #100	@ 0x64
 8000a3a:	f7ff fe99 	bl	8000770 <test_lectura_tim_dos>

    fin = DWT->CYCCNT;
 8000a3e:	4b59      	ldr	r3, [pc, #356]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000a44:	68ba      	ldr	r2, [r7, #8]
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	ee07 3a90 	vmov	s15, r3
 8000a52:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a56:	4b54      	ldr	r3, [pc, #336]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	ee07 3a90 	vmov	s15, r3
 8000a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000a62:	ed9f 6a52 	vldr	s12, [pc, #328]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000a66:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000a6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a72:	ee17 3a90 	vmov	r3, s15
 8000a76:	603b      	str	r3, [r7, #0]
    printf("Tiempo lectura TIM2->CNT: %lu ns\r\n\r\n", tiempo_ns);
 8000a78:	6839      	ldr	r1, [r7, #0]
 8000a7a:	484f      	ldr	r0, [pc, #316]	@ (8000bb8 <medir_tiempo_ejemplo+0x234>)
 8000a7c:	f005 faaa 	bl	8005fd4 <iprintf>



    // 4) MEDIR EL switch
    DWT->CYCCNT = 0;
 8000a80:	4b48      	ldr	r3, [pc, #288]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000a86:	4b47      	ldr	r3, [pc, #284]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	60fb      	str	r3, [r7, #12]

    test_switch(100);
 8000a8c:	2064      	movs	r0, #100	@ 0x64
 8000a8e:	f7ff fe89 	bl	80007a4 <test_switch>

    fin = DWT->CYCCNT;
 8000a92:	4b44      	ldr	r3, [pc, #272]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	ee07 3a90 	vmov	s15, r3
 8000aa6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	ee07 3a90 	vmov	s15, r3
 8000ab2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ab6:	ed9f 6a3d 	vldr	s12, [pc, #244]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000aba:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ac6:	ee17 3a90 	vmov	r3, s15
 8000aca:	603b      	str	r3, [r7, #0]
    printf("Tiempo switch-case: %lu ns\r\n\r\n", tiempo_ns);
 8000acc:	6839      	ldr	r1, [r7, #0]
 8000ace:	483b      	ldr	r0, [pc, #236]	@ (8000bbc <medir_tiempo_ejemplo+0x238>)
 8000ad0:	f005 fa80 	bl	8005fd4 <iprintf>

    // 5) MEDIR IF Statements con distinto número de condiciones
    DWT->CYCCNT = 0;
 8000ad4:	4b33      	ldr	r3, [pc, #204]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000ada:	4b32      	ldr	r3, [pc, #200]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	60fb      	str	r3, [r7, #12]

    test_if(100, 3); // Se pueden probar condicionales de 1 a 4 (segundo parámetro)
 8000ae0:	2103      	movs	r1, #3
 8000ae2:	2064      	movs	r0, #100	@ 0x64
 8000ae4:	f7ff feac 	bl	8000840 <test_if>

    fin = DWT->CYCCNT;
 8000ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	ee07 3a90 	vmov	s15, r3
 8000afc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b00:	4b29      	ldr	r3, [pc, #164]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	ee07 3a90 	vmov	s15, r3
 8000b08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b0c:	ed9f 6a27 	vldr	s12, [pc, #156]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000b10:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000b14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b1c:	ee17 3a90 	vmov	r3, s15
 8000b20:	603b      	str	r3, [r7, #0]
    printf("Tiempo condicional-if: %lu ns\r\n\r\n", tiempo_ns);
 8000b22:	6839      	ldr	r1, [r7, #0]
 8000b24:	4826      	ldr	r0, [pc, #152]	@ (8000bc0 <medir_tiempo_ejemplo+0x23c>)
 8000b26:	f005 fa55 	bl	8005fd4 <iprintf>


    // 6) MEDIR COMPARACIONES DE LAS COINCIDENCIAS
    DWT->CYCCNT = 0;
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	605a      	str	r2, [r3, #4]
    inicio = DWT->CYCCNT;
 8000b30:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	60fb      	str	r3, [r7, #12]

    test_coincidencias(100);
 8000b36:	2064      	movs	r0, #100	@ 0x64
 8000b38:	f7ff fef5 	bl	8000926 <test_coincidencias>

    fin = DWT->CYCCNT;
 8000b3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ba4 <medir_tiempo_ejemplo+0x220>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	60bb      	str	r3, [r7, #8]
    ciclos = fin - inicio;
 8000b42:	68ba      	ldr	r2, [r7, #8]
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	1ad3      	subs	r3, r2, r3
 8000b48:	607b      	str	r3, [r7, #4]
    tiempo_ns = (ciclos * (1e9f / SystemCoreClock));
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b54:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	ee07 3a90 	vmov	s15, r3
 8000b5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000b60:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 8000bac <medir_tiempo_ejemplo+0x228>
 8000b64:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b70:	ee17 3a90 	vmov	r3, s15
 8000b74:	603b      	str	r3, [r7, #0]
    printf("Tiempo bloque coincidencia (comparaciones): %lu ns\r\n\r\n", tiempo_ns);
 8000b76:	6839      	ldr	r1, [r7, #0]
 8000b78:	4812      	ldr	r0, [pc, #72]	@ (8000bc4 <medir_tiempo_ejemplo+0x240>)
 8000b7a:	f005 fa2b 	bl	8005fd4 <iprintf>


    // RESUMEN
    printf("===========================================\r\n");
 8000b7e:	4812      	ldr	r0, [pc, #72]	@ (8000bc8 <medir_tiempo_ejemplo+0x244>)
 8000b80:	f005 fa90 	bl	80060a4 <puts>
    printf(" Medición completada.\r\n");
 8000b84:	4811      	ldr	r0, [pc, #68]	@ (8000bcc <medir_tiempo_ejemplo+0x248>)
 8000b86:	f005 fa8d 	bl	80060a4 <puts>
    printf(" Frecuencia CPU: %lu Hz\r\n", SystemCoreClock);
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <medir_tiempo_ejemplo+0x224>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4619      	mov	r1, r3
 8000b90:	480f      	ldr	r0, [pc, #60]	@ (8000bd0 <medir_tiempo_ejemplo+0x24c>)
 8000b92:	f005 fa1f 	bl	8005fd4 <iprintf>
    printf("===========================================\r\n");
 8000b96:	480c      	ldr	r0, [pc, #48]	@ (8000bc8 <medir_tiempo_ejemplo+0x244>)
 8000b98:	f005 fa84 	bl	80060a4 <puts>
}
 8000b9c:	bf00      	nop
 8000b9e:	3710      	adds	r7, #16
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	e0001000 	.word	0xe0001000
 8000ba8:	24000000 	.word	0x24000000
 8000bac:	4e6e6b28 	.word	0x4e6e6b28
 8000bb0:	08006ea4 	.word	0x08006ea4
 8000bb4:	08006ec0 	.word	0x08006ec0
 8000bb8:	08006ee8 	.word	0x08006ee8
 8000bbc:	08006f10 	.word	0x08006f10
 8000bc0:	08006f30 	.word	0x08006f30
 8000bc4:	08006f54 	.word	0x08006f54
 8000bc8:	08006f8c 	.word	0x08006f8c
 8000bcc:	08006fbc 	.word	0x08006fbc
 8000bd0:	08006fd4 	.word	0x08006fd4

08000bd4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000bd8:	f000 f95a 	bl	8000e90 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bdc:	f000 fcea 	bl	80015b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000be0:	f000 f81c 	bl	8000c1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000be4:	f000 f8d6 	bl	8000d94 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000be8:	f000 f888 	bl	8000cfc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  iniciar_DWT();
 8000bec:	f7ff fd76 	bl	80006dc <iniciar_DWT>
  printf("\n\n Inicio Medición\r\n");
 8000bf0:	4809      	ldr	r0, [pc, #36]	@ (8000c18 <main+0x44>)
 8000bf2:	f005 fa57 	bl	80060a4 <puts>
  medir_tiempo_ejemplo();
 8000bf6:	f7ff fec5 	bl	8000984 <medir_tiempo_ejemplo>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 fbce 	bl	800139c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000c00:	2001      	movs	r0, #1
 8000c02:	f000 fbcb 	bl	800139c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000c06:	2002      	movs	r0, #2
 8000c08:	f000 fbc8 	bl	800139c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 fc3a 	bl	8001488 <BSP_PB_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <main+0x40>
 8000c18:	08006ff0 	.word	0x08006ff0

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b09c      	sub	sp, #112	@ 0x70
 8000c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c22:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c26:	224c      	movs	r2, #76	@ 0x4c
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f005 fb1a 	bl	8006264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	2220      	movs	r2, #32
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f005 fb14 	bl	8006264 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	f001 f8f9 	bl	8001e34 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c42:	2300      	movs	r3, #0
 8000c44:	603b      	str	r3, [r7, #0]
 8000c46:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <SystemClock_Config+0xdc>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a2b      	ldr	r2, [pc, #172]	@ (8000cf8 <SystemClock_Config+0xdc>)
 8000c4c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <SystemClock_Config+0xdc>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c5e:	bf00      	nop
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <SystemClock_Config+0xdc>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c6c:	d1f8      	bne.n	8000c60 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV4;
 8000c72:	2311      	movs	r3, #17
 8000c74:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000c76:	2340      	movs	r3, #64	@ 0x40
 8000c78:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c82:	2308      	movs	r3, #8
 8000c84:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000c86:	f240 1313 	movw	r3, #275	@ 0x113
 8000c8a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c90:	2304      	movs	r3, #4
 8000c92:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000c98:	2304      	movs	r3, #4
 8000c9a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f001 f8fd 	bl	8001ea8 <HAL_RCC_OscConfig>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000cb4:	f000 f918 	bl	8000ee8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb8:	233f      	movs	r3, #63	@ 0x3f
 8000cba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000cc4:	2308      	movs	r3, #8
 8000cc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000cc8:	2340      	movs	r3, #64	@ 0x40
 8000cca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ccc:	2340      	movs	r3, #64	@ 0x40
 8000cce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cd4:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cd6:	2340      	movs	r3, #64	@ 0x40
 8000cd8:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cda:	1d3b      	adds	r3, r7, #4
 8000cdc:	2103      	movs	r1, #3
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 fcbc 	bl	800265c <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000cea:	f000 f8fd 	bl	8000ee8 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3770      	adds	r7, #112	@ 0x70
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	58024800 	.word	0x58024800

08000cfc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d00:	4b22      	ldr	r3, [pc, #136]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d02:	4a23      	ldr	r2, [pc, #140]	@ (8000d90 <MX_USART3_UART_Init+0x94>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d06:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b1d      	ldr	r3, [pc, #116]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b1a      	ldr	r3, [pc, #104]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b17      	ldr	r3, [pc, #92]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d38:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d3e:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d44:	4811      	ldr	r0, [pc, #68]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d46:	f003 fdd7 	bl	80048f8 <HAL_UART_Init>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d001      	beq.n	8000d54 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d50:	f000 f8ca 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d54:	2100      	movs	r1, #0
 8000d56:	480d      	ldr	r0, [pc, #52]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d58:	f004 ff71 	bl	8005c3e <HAL_UARTEx_SetTxFifoThreshold>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d62:	f000 f8c1 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d66:	2100      	movs	r1, #0
 8000d68:	4808      	ldr	r0, [pc, #32]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d6a:	f004 ffa6 	bl	8005cba <HAL_UARTEx_SetRxFifoThreshold>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d74:	f000 f8b8 	bl	8000ee8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d78:	4804      	ldr	r0, [pc, #16]	@ (8000d8c <MX_USART3_UART_Init+0x90>)
 8000d7a:	f004 ff27 	bl	8005bcc <HAL_UARTEx_DisableFifoMode>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d84:	f000 f8b0 	bl	8000ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	240000a0 	.word	0x240000a0
 8000d90:	40004800 	.word	0x40004800

08000d94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b08a      	sub	sp, #40	@ 0x28
 8000d98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9a:	f107 0314 	add.w	r3, r7, #20
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000daa:	4b2d      	ldr	r3, [pc, #180]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000db0:	4a2b      	ldr	r2, [pc, #172]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000db2:	f043 0304 	orr.w	r3, r3, #4
 8000db6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dba:	4b29      	ldr	r3, [pc, #164]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc0:	f003 0304 	and.w	r3, r3, #4
 8000dc4:	613b      	str	r3, [r7, #16]
 8000dc6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc8:	4b25      	ldr	r3, [pc, #148]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dce:	4a24      	ldr	r2, [pc, #144]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dd0:	f043 0301 	orr.w	r3, r3, #1
 8000dd4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dd8:	4b21      	ldr	r3, [pc, #132]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000de6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dec:	4a1c      	ldr	r2, [pc, #112]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000dee:	f043 0302 	orr.w	r3, r3, #2
 8000df2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000df6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dfc:	f003 0302 	and.w	r3, r3, #2
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000e06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e0a:	4a15      	ldr	r2, [pc, #84]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000e0c:	f043 0308 	orr.w	r3, r3, #8
 8000e10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e14:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <MX_GPIO_Init+0xcc>)
 8000e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e1a:	f003 0308 	and.w	r3, r3, #8
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e22:	2301      	movs	r3, #1
 8000e24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e26:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	4619      	mov	r1, r3
 8000e36:	480b      	ldr	r0, [pc, #44]	@ (8000e64 <MX_GPIO_Init+0xd0>)
 8000e38:	f000 fe3a 	bl	8001ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <MX_GPIO_Init+0xd4>)
 8000e52:	f000 fe2d 	bl	8001ab0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	@ 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	58024400 	.word	0x58024400
 8000e64:	58020000 	.word	0x58020000
 8000e68:	58020400 	.word	0x58020400

08000e6c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000e74:	1d39      	adds	r1, r7, #4
 8000e76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	4803      	ldr	r0, [pc, #12]	@ (8000e8c <__io_putchar+0x20>)
 8000e7e:	f003 fd8b 	bl	8004998 <HAL_UART_Transmit>

	return ch;
 8000e82:	687b      	ldr	r3, [r7, #4]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3708      	adds	r7, #8
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	240000a0 	.word	0x240000a0

08000e90 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e96:	463b      	mov	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000ea2:	f000 fd29 	bl	80018f8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000eb2:	231f      	movs	r3, #31
 8000eb4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000eb6:	2387      	movs	r3, #135	@ 0x87
 8000eb8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ed2:	463b      	mov	r3, r7
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f000 fd47 	bl	8001968 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000eda:	2004      	movs	r0, #4
 8000edc:	f000 fd24 	bl	8001928 <HAL_MPU_Enable>

}
 8000ee0:	bf00      	nop
 8000ee2:	3710      	adds	r7, #16
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eec:	b672      	cpsid	i
}
 8000eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <Error_Handler+0x8>

08000ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efa:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <HAL_MspInit+0x30>)
 8000efc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f00:	4a08      	ldr	r2, [pc, #32]	@ (8000f24 <HAL_MspInit+0x30>)
 8000f02:	f043 0302 	orr.w	r3, r3, #2
 8000f06:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <HAL_MspInit+0x30>)
 8000f0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f10:	f003 0302 	and.w	r3, r3, #2
 8000f14:	607b      	str	r3, [r7, #4]
 8000f16:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	58024400 	.word	0x58024400

08000f28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b0b8      	sub	sp, #224	@ 0xe0
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f30:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f40:	f107 0310 	add.w	r3, r7, #16
 8000f44:	22b8      	movs	r2, #184	@ 0xb8
 8000f46:	2100      	movs	r1, #0
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f005 f98b 	bl	8006264 <memset>
  if(huart->Instance==USART3)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a27      	ldr	r2, [pc, #156]	@ (8000ff0 <HAL_UART_MspInit+0xc8>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d146      	bne.n	8000fe6 <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f58:	f04f 0202 	mov.w	r2, #2
 8000f5c:	f04f 0300 	mov.w	r3, #0
 8000f60:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f6a:	f107 0310 	add.w	r3, r7, #16
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f001 ff00 	bl	8002d74 <HAL_RCCEx_PeriphCLKConfig>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f7a:	f7ff ffb5 	bl	8000ee8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000f80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f84:	4a1b      	ldr	r2, [pc, #108]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000f86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f8a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f8e:	4b19      	ldr	r3, [pc, #100]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000f90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f9c:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa2:	4a14      	ldr	r2, [pc, #80]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000fa4:	f043 0308 	orr.w	r3, r3, #8
 8000fa8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <HAL_UART_MspInit+0xcc>)
 8000fae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb2:	f003 0308 	and.w	r3, r3, #8
 8000fb6:	60bb      	str	r3, [r7, #8]
 8000fb8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fbe:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fd4:	2307      	movs	r3, #7
 8000fd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fda:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4805      	ldr	r0, [pc, #20]	@ (8000ff8 <HAL_UART_MspInit+0xd0>)
 8000fe2:	f000 fd65 	bl	8001ab0 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000fe6:	bf00      	nop
 8000fe8:	37e0      	adds	r7, #224	@ 0xe0
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	40004800 	.word	0x40004800
 8000ff4:	58024400 	.word	0x58024400
 8000ff8:	58020c00 	.word	0x58020c00

08000ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <NMI_Handler+0x4>

08001004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <HardFault_Handler+0x4>

0800100c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <MemManage_Handler+0x4>

08001014 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <BusFault_Handler+0x4>

0800101c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <UsageFault_Handler+0x4>

08001024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001052:	f000 fb21 	bl	8001698 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}

0800105a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 800105e:	2000      	movs	r0, #0
 8001060:	f000 fa84 	bl	800156c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}

08001068 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return 1;
 800106c:	2301      	movs	r3, #1
}
 800106e:	4618      	mov	r0, r3
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <_kill>:

int _kill(int pid, int sig)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
 8001080:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001082:	f005 f93d 	bl	8006300 <__errno>
 8001086:	4603      	mov	r3, r0
 8001088:	2216      	movs	r2, #22
 800108a:	601a      	str	r2, [r3, #0]
  return -1;
 800108c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001090:	4618      	mov	r0, r3
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}

08001098 <_exit>:

void _exit (int status)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010a0:	f04f 31ff 	mov.w	r1, #4294967295
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ffe7 	bl	8001078 <_kill>
  while (1) {}    /* Make sure we hang here */
 80010aa:	bf00      	nop
 80010ac:	e7fd      	b.n	80010aa <_exit+0x12>

080010ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e00a      	b.n	80010d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80010c0:	f3af 8000 	nop.w
 80010c4:	4601      	mov	r1, r0
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	60ba      	str	r2, [r7, #8]
 80010cc:	b2ca      	uxtb	r2, r1
 80010ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	3301      	adds	r3, #1
 80010d4:	617b      	str	r3, [r7, #20]
 80010d6:	697a      	ldr	r2, [r7, #20]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dbf0      	blt.n	80010c0 <_read+0x12>
  }

  return len;
 80010de:	687b      	ldr	r3, [r7, #4]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e009      	b.n	800110e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	60ba      	str	r2, [r7, #8]
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff feb2 	bl	8000e6c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	3301      	adds	r3, #1
 800110c:	617b      	str	r3, [r7, #20]
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	429a      	cmp	r2, r3
 8001114:	dbf1      	blt.n	80010fa <_write+0x12>
  }
  return len;
 8001116:	687b      	ldr	r3, [r7, #4]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3718      	adds	r7, #24
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <_close>:

int _close(int file)
{
 8001120:	b480      	push	{r7}
 8001122:	b083      	sub	sp, #12
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800112c:	4618      	mov	r0, r3
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001148:	605a      	str	r2, [r3, #4]
  return 0;
 800114a:	2300      	movs	r3, #0
}
 800114c:	4618      	mov	r0, r3
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <_isatty>:

int _isatty(int file)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001160:	2301      	movs	r3, #1
}
 8001162:	4618      	mov	r0, r3
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800116e:	b480      	push	{r7}
 8001170:	b085      	sub	sp, #20
 8001172:	af00      	add	r7, sp, #0
 8001174:	60f8      	str	r0, [r7, #12]
 8001176:	60b9      	str	r1, [r7, #8]
 8001178:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800117a:	2300      	movs	r3, #0
}
 800117c:	4618      	mov	r0, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001190:	4a14      	ldr	r2, [pc, #80]	@ (80011e4 <_sbrk+0x5c>)
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <_sbrk+0x60>)
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800119c:	4b13      	ldr	r3, [pc, #76]	@ (80011ec <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d102      	bne.n	80011aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a4:	4b11      	ldr	r3, [pc, #68]	@ (80011ec <_sbrk+0x64>)
 80011a6:	4a12      	ldr	r2, [pc, #72]	@ (80011f0 <_sbrk+0x68>)
 80011a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <_sbrk+0x64>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4413      	add	r3, r2
 80011b2:	693a      	ldr	r2, [r7, #16]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d207      	bcs.n	80011c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011b8:	f005 f8a2 	bl	8006300 <__errno>
 80011bc:	4603      	mov	r3, r0
 80011be:	220c      	movs	r2, #12
 80011c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011c2:	f04f 33ff 	mov.w	r3, #4294967295
 80011c6:	e009      	b.n	80011dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <_sbrk+0x64>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ce:	4b07      	ldr	r3, [pc, #28]	@ (80011ec <_sbrk+0x64>)
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4413      	add	r3, r2
 80011d6:	4a05      	ldr	r2, [pc, #20]	@ (80011ec <_sbrk+0x64>)
 80011d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011da:	68fb      	ldr	r3, [r7, #12]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	24050000 	.word	0x24050000
 80011e8:	00000400 	.word	0x00000400
 80011ec:	24000134 	.word	0x24000134
 80011f0:	24000290 	.word	0x24000290

080011f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011f8:	4b3e      	ldr	r3, [pc, #248]	@ (80012f4 <SystemInit+0x100>)
 80011fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011fe:	4a3d      	ldr	r2, [pc, #244]	@ (80012f4 <SystemInit+0x100>)
 8001200:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001204:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001208:	4b3b      	ldr	r3, [pc, #236]	@ (80012f8 <SystemInit+0x104>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f003 030f 	and.w	r3, r3, #15
 8001210:	2b06      	cmp	r3, #6
 8001212:	d807      	bhi.n	8001224 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001214:	4b38      	ldr	r3, [pc, #224]	@ (80012f8 <SystemInit+0x104>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f023 030f 	bic.w	r3, r3, #15
 800121c:	4a36      	ldr	r2, [pc, #216]	@ (80012f8 <SystemInit+0x104>)
 800121e:	f043 0307 	orr.w	r3, r3, #7
 8001222:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001224:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <SystemInit+0x108>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a34      	ldr	r2, [pc, #208]	@ (80012fc <SystemInit+0x108>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001230:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <SystemInit+0x108>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001236:	4b31      	ldr	r3, [pc, #196]	@ (80012fc <SystemInit+0x108>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4930      	ldr	r1, [pc, #192]	@ (80012fc <SystemInit+0x108>)
 800123c:	4b30      	ldr	r3, [pc, #192]	@ (8001300 <SystemInit+0x10c>)
 800123e:	4013      	ands	r3, r2
 8001240:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001242:	4b2d      	ldr	r3, [pc, #180]	@ (80012f8 <SystemInit+0x104>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0308 	and.w	r3, r3, #8
 800124a:	2b00      	cmp	r3, #0
 800124c:	d007      	beq.n	800125e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800124e:	4b2a      	ldr	r3, [pc, #168]	@ (80012f8 <SystemInit+0x104>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f023 030f 	bic.w	r3, r3, #15
 8001256:	4a28      	ldr	r2, [pc, #160]	@ (80012f8 <SystemInit+0x104>)
 8001258:	f043 0307 	orr.w	r3, r3, #7
 800125c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800125e:	4b27      	ldr	r3, [pc, #156]	@ (80012fc <SystemInit+0x108>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001264:	4b25      	ldr	r3, [pc, #148]	@ (80012fc <SystemInit+0x108>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800126a:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <SystemInit+0x108>)
 800126c:	2200      	movs	r2, #0
 800126e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001270:	4b22      	ldr	r3, [pc, #136]	@ (80012fc <SystemInit+0x108>)
 8001272:	4a24      	ldr	r2, [pc, #144]	@ (8001304 <SystemInit+0x110>)
 8001274:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001276:	4b21      	ldr	r3, [pc, #132]	@ (80012fc <SystemInit+0x108>)
 8001278:	4a23      	ldr	r2, [pc, #140]	@ (8001308 <SystemInit+0x114>)
 800127a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800127c:	4b1f      	ldr	r3, [pc, #124]	@ (80012fc <SystemInit+0x108>)
 800127e:	4a23      	ldr	r2, [pc, #140]	@ (800130c <SystemInit+0x118>)
 8001280:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001282:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <SystemInit+0x108>)
 8001284:	2200      	movs	r2, #0
 8001286:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001288:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <SystemInit+0x108>)
 800128a:	4a20      	ldr	r2, [pc, #128]	@ (800130c <SystemInit+0x118>)
 800128c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800128e:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <SystemInit+0x108>)
 8001290:	2200      	movs	r2, #0
 8001292:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001294:	4b19      	ldr	r3, [pc, #100]	@ (80012fc <SystemInit+0x108>)
 8001296:	4a1d      	ldr	r2, [pc, #116]	@ (800130c <SystemInit+0x118>)
 8001298:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800129a:	4b18      	ldr	r3, [pc, #96]	@ (80012fc <SystemInit+0x108>)
 800129c:	2200      	movs	r2, #0
 800129e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80012a0:	4b16      	ldr	r3, [pc, #88]	@ (80012fc <SystemInit+0x108>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a15      	ldr	r2, [pc, #84]	@ (80012fc <SystemInit+0x108>)
 80012a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80012ac:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <SystemInit+0x108>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <SystemInit+0x108>)
 80012b4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d113      	bne.n	80012e8 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012c0:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <SystemInit+0x108>)
 80012c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012c6:	4a0d      	ldr	r2, [pc, #52]	@ (80012fc <SystemInit+0x108>)
 80012c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <SystemInit+0x11c>)
 80012d2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80012d6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <SystemInit+0x108>)
 80012da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80012de:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <SystemInit+0x108>)
 80012e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00
 80012f8:	52002000 	.word	0x52002000
 80012fc:	58024400 	.word	0x58024400
 8001300:	eaf6ed7f 	.word	0xeaf6ed7f
 8001304:	02020200 	.word	0x02020200
 8001308:	01ff0000 	.word	0x01ff0000
 800130c:	01010280 	.word	0x01010280
 8001310:	52004000 	.word	0x52004000

08001314 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001318:	4b09      	ldr	r3, [pc, #36]	@ (8001340 <ExitRun0Mode+0x2c>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	4a08      	ldr	r2, [pc, #32]	@ (8001340 <ExitRun0Mode+0x2c>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001324:	bf00      	nop
 8001326:	4b06      	ldr	r3, [pc, #24]	@ (8001340 <ExitRun0Mode+0x2c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f9      	beq.n	8001326 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001332:	bf00      	nop
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	58024800 	.word	0x58024800

08001344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001344:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001380 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001348:	f7ff ffe4 	bl	8001314 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 800134c:	f7ff ff52 	bl	80011f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001350:	480c      	ldr	r0, [pc, #48]	@ (8001384 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001352:	490d      	ldr	r1, [pc, #52]	@ (8001388 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001354:	4a0d      	ldr	r2, [pc, #52]	@ (800138c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001358:	e002      	b.n	8001360 <LoopCopyDataInit>

0800135a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800135a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800135c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135e:	3304      	adds	r3, #4

08001360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001364:	d3f9      	bcc.n	800135a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001366:	4a0a      	ldr	r2, [pc, #40]	@ (8001390 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001368:	4c0a      	ldr	r4, [pc, #40]	@ (8001394 <LoopFillZerobss+0x22>)
  movs r3, #0
 800136a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800136c:	e001      	b.n	8001372 <LoopFillZerobss>

0800136e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001370:	3204      	adds	r2, #4

08001372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001374:	d3fb      	bcc.n	800136e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001376:	f004 ffc9 	bl	800630c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800137a:	f7ff fc2b 	bl	8000bd4 <main>
  bx  lr
 800137e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001380:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001384:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001388:	24000084 	.word	0x24000084
  ldr r2, =_sidata
 800138c:	0800713c 	.word	0x0800713c
  ldr r2, =_sbss
 8001390:	24000084 	.word	0x24000084
  ldr r4, =_ebss
 8001394:	24000290 	.word	0x24000290

08001398 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001398:	e7fe      	b.n	8001398 <ADC3_IRQHandler>
	...

0800139c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d009      	beq.n	80013c4 <BSP_LED_Init+0x28>
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d006      	beq.n	80013c4 <BSP_LED_Init+0x28>
 80013b6:	79fb      	ldrb	r3, [r7, #7]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d003      	beq.n	80013c4 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80013bc:	f06f 0301 	mvn.w	r3, #1
 80013c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013c2:	e055      	b.n	8001470 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10f      	bne.n	80013ea <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80013ca:	4b2c      	ldr	r3, [pc, #176]	@ (800147c <BSP_LED_Init+0xe0>)
 80013cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d0:	4a2a      	ldr	r2, [pc, #168]	@ (800147c <BSP_LED_Init+0xe0>)
 80013d2:	f043 0302 	orr.w	r3, r3, #2
 80013d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013da:	4b28      	ldr	r3, [pc, #160]	@ (800147c <BSP_LED_Init+0xe0>)
 80013dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	e021      	b.n	800142e <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80013ea:	79fb      	ldrb	r3, [r7, #7]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d10f      	bne.n	8001410 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80013f0:	4b22      	ldr	r3, [pc, #136]	@ (800147c <BSP_LED_Init+0xe0>)
 80013f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013f6:	4a21      	ldr	r2, [pc, #132]	@ (800147c <BSP_LED_Init+0xe0>)
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001400:	4b1e      	ldr	r3, [pc, #120]	@ (800147c <BSP_LED_Init+0xe0>)
 8001402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001406:	f003 0310 	and.w	r3, r3, #16
 800140a:	613b      	str	r3, [r7, #16]
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	e00e      	b.n	800142e <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001410:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <BSP_LED_Init+0xe0>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001416:	4a19      	ldr	r2, [pc, #100]	@ (800147c <BSP_LED_Init+0xe0>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001420:	4b16      	ldr	r3, [pc, #88]	@ (800147c <BSP_LED_Init+0xe0>)
 8001422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	4a13      	ldr	r2, [pc, #76]	@ (8001480 <BSP_LED_Init+0xe4>)
 8001432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001436:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001438:	2301      	movs	r3, #1
 800143a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	2303      	movs	r3, #3
 8001442:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4a0f      	ldr	r2, [pc, #60]	@ (8001484 <BSP_LED_Init+0xe8>)
 8001448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800144c:	f107 0218 	add.w	r2, r7, #24
 8001450:	4611      	mov	r1, r2
 8001452:	4618      	mov	r0, r3
 8001454:	f000 fb2c 	bl	8001ab0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	4a0a      	ldr	r2, [pc, #40]	@ (8001484 <BSP_LED_Init+0xe8>)
 800145c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001460:	79fb      	ldrb	r3, [r7, #7]
 8001462:	4a07      	ldr	r2, [pc, #28]	@ (8001480 <BSP_LED_Init+0xe4>)
 8001464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001468:	2200      	movs	r2, #0
 800146a:	4619      	mov	r1, r3
 800146c:	f000 fcc8 	bl	8001e00 <HAL_GPIO_WritePin>
  }

  return ret;
 8001470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001472:	4618      	mov	r0, r3
 8001474:	3730      	adds	r7, #48	@ 0x30
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	58024400 	.word	0x58024400
 8001480:	08007018 	.word	0x08007018
 8001484:	24000008 	.word	0x24000008

08001488 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	460a      	mov	r2, r1
 8001492:	71fb      	strb	r3, [r7, #7]
 8001494:	4613      	mov	r3, r2
 8001496:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001498:	4b2e      	ldr	r3, [pc, #184]	@ (8001554 <BSP_PB_Init+0xcc>)
 800149a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149e:	4a2d      	ldr	r2, [pc, #180]	@ (8001554 <BSP_PB_Init+0xcc>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001554 <BSP_PB_Init+0xcc>)
 80014aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	60bb      	str	r3, [r7, #8]
 80014b4:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 80014b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014ba:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80014bc:	2302      	movs	r3, #2
 80014be:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80014c0:	2302      	movs	r3, #2
 80014c2:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80014c4:	79bb      	ldrb	r3, [r7, #6]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10c      	bne.n	80014e4 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	4a21      	ldr	r2, [pc, #132]	@ (8001558 <BSP_PB_Init+0xd0>)
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	f107 020c 	add.w	r2, r7, #12
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 fae7 	bl	8001ab0 <HAL_GPIO_Init>
 80014e2:	e031      	b.n	8001548 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80014e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014e8:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80014ea:	79fb      	ldrb	r3, [r7, #7]
 80014ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001558 <BSP_PB_Init+0xd0>)
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	f107 020c 	add.w	r2, r7, #12
 80014f6:	4611      	mov	r1, r2
 80014f8:	4618      	mov	r0, r3
 80014fa:	f000 fad9 	bl	8001ab0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	4a16      	ldr	r2, [pc, #88]	@ (800155c <BSP_PB_Init+0xd4>)
 8001504:	441a      	add	r2, r3
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	4915      	ldr	r1, [pc, #84]	@ (8001560 <BSP_PB_Init+0xd8>)
 800150a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800150e:	4619      	mov	r1, r3
 8001510:	4610      	mov	r0, r2
 8001512:	f000 fa88 	bl	8001a26 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <BSP_PB_Init+0xd4>)
 800151c:	1898      	adds	r0, r3, r2
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <BSP_PB_Init+0xdc>)
 8001522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001526:	461a      	mov	r2, r3
 8001528:	2100      	movs	r1, #0
 800152a:	f000 fa5d 	bl	80019e8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800152e:	2028      	movs	r0, #40	@ 0x28
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <BSP_PB_Init+0xe0>)
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	2200      	movs	r2, #0
 800153a:	4619      	mov	r1, r3
 800153c:	f000 f9a7 	bl	800188e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001540:	2328      	movs	r3, #40	@ 0x28
 8001542:	4618      	mov	r0, r3
 8001544:	f000 f9bd 	bl	80018c2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3720      	adds	r7, #32
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	58024400 	.word	0x58024400
 8001558:	24000014 	.word	0x24000014
 800155c:	24000138 	.word	0x24000138
 8001560:	08007020 	.word	0x08007020
 8001564:	24000018 	.word	0x24000018
 8001568:	2400001c 	.word	0x2400001c

0800156c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4a04      	ldr	r2, [pc, #16]	@ (800158c <BSP_PB_IRQHandler+0x20>)
 800157c:	4413      	add	r3, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f000 fa66 	bl	8001a50 <HAL_EXTI_IRQHandler>
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	24000138 	.word	0x24000138

08001590 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80015aa:	2000      	movs	r0, #0
 80015ac:	f7ff fff0 	bl	8001590 <BSP_PB_Callback>
}
 80015b0:	bf00      	nop
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015ba:	2003      	movs	r0, #3
 80015bc:	f000 f95c 	bl	8001878 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80015c0:	f001 fa02 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 80015c4:	4602      	mov	r2, r0
 80015c6:	4b15      	ldr	r3, [pc, #84]	@ (800161c <HAL_Init+0x68>)
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	f003 030f 	and.w	r3, r3, #15
 80015d0:	4913      	ldr	r1, [pc, #76]	@ (8001620 <HAL_Init+0x6c>)
 80015d2:	5ccb      	ldrb	r3, [r1, r3]
 80015d4:	f003 031f 	and.w	r3, r3, #31
 80015d8:	fa22 f303 	lsr.w	r3, r2, r3
 80015dc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80015de:	4b0f      	ldr	r3, [pc, #60]	@ (800161c <HAL_Init+0x68>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001620 <HAL_Init+0x6c>)
 80015e8:	5cd3      	ldrb	r3, [r2, r3]
 80015ea:	f003 031f 	and.w	r3, r3, #31
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	fa22 f303 	lsr.w	r3, r2, r3
 80015f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001624 <HAL_Init+0x70>)
 80015f6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80015f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001628 <HAL_Init+0x74>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015fe:	2000      	movs	r0, #0
 8001600:	f000 f814 	bl	800162c <HAL_InitTick>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e002      	b.n	8001614 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800160e:	f7ff fc71 	bl	8000ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3708      	adds	r7, #8
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	58024400 	.word	0x58024400
 8001620:	08007008 	.word	0x08007008
 8001624:	24000004 	.word	0x24000004
 8001628:	24000000 	.word	0x24000000

0800162c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001634:	4b15      	ldr	r3, [pc, #84]	@ (800168c <HAL_InitTick+0x60>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e021      	b.n	8001684 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001640:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <HAL_InitTick+0x64>)
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <HAL_InitTick+0x60>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4619      	mov	r1, r3
 800164a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800164e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001652:	fbb2 f3f3 	udiv	r3, r2, r3
 8001656:	4618      	mov	r0, r3
 8001658:	f000 f941 	bl	80018de <HAL_SYSTICK_Config>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e00e      	b.n	8001684 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b0f      	cmp	r3, #15
 800166a:	d80a      	bhi.n	8001682 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800166c:	2200      	movs	r2, #0
 800166e:	6879      	ldr	r1, [r7, #4]
 8001670:	f04f 30ff 	mov.w	r0, #4294967295
 8001674:	f000 f90b 	bl	800188e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001678:	4a06      	ldr	r2, [pc, #24]	@ (8001694 <HAL_InitTick+0x68>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800167e:	2300      	movs	r3, #0
 8001680:	e000      	b.n	8001684 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
}
 8001684:	4618      	mov	r0, r3
 8001686:	3708      	adds	r7, #8
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	24000024 	.word	0x24000024
 8001690:	24000000 	.word	0x24000000
 8001694:	24000020 	.word	0x24000020

08001698 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <HAL_IncTick+0x20>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <HAL_IncTick+0x24>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4413      	add	r3, r2
 80016a8:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <HAL_IncTick+0x24>)
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	24000024 	.word	0x24000024
 80016bc:	24000140 	.word	0x24000140

080016c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return uwTick;
 80016c4:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <HAL_GetTick+0x14>)
 80016c6:	681b      	ldr	r3, [r3, #0]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	24000140 	.word	0x24000140

080016d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f003 0307 	and.w	r3, r3, #7
 80016e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ee:	68ba      	ldr	r2, [r7, #8]
 80016f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016f4:	4013      	ands	r3, r2
 80016f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001700:	4b06      	ldr	r3, [pc, #24]	@ (800171c <__NVIC_SetPriorityGrouping+0x44>)
 8001702:	4313      	orrs	r3, r2
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <__NVIC_SetPriorityGrouping+0x40>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00
 800171c:	05fa0000 	.word	0x05fa0000

08001720 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001724:	4b04      	ldr	r3, [pc, #16]	@ (8001738 <__NVIC_GetPriorityGrouping+0x18>)
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	0a1b      	lsrs	r3, r3, #8
 800172a:	f003 0307 	and.w	r3, r3, #7
}
 800172e:	4618      	mov	r0, r3
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001746:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800174a:	2b00      	cmp	r3, #0
 800174c:	db0b      	blt.n	8001766 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174e:	88fb      	ldrh	r3, [r7, #6]
 8001750:	f003 021f 	and.w	r2, r3, #31
 8001754:	4907      	ldr	r1, [pc, #28]	@ (8001774 <__NVIC_EnableIRQ+0x38>)
 8001756:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175a:	095b      	lsrs	r3, r3, #5
 800175c:	2001      	movs	r0, #1
 800175e:	fa00 f202 	lsl.w	r2, r0, r2
 8001762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001766:	bf00      	nop
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	e000e100 	.word	0xe000e100

08001778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001784:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001788:	2b00      	cmp	r3, #0
 800178a:	db0a      	blt.n	80017a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	b2da      	uxtb	r2, r3
 8001790:	490c      	ldr	r1, [pc, #48]	@ (80017c4 <__NVIC_SetPriority+0x4c>)
 8001792:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	440b      	add	r3, r1
 800179c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017a0:	e00a      	b.n	80017b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	b2da      	uxtb	r2, r3
 80017a6:	4908      	ldr	r1, [pc, #32]	@ (80017c8 <__NVIC_SetPriority+0x50>)
 80017a8:	88fb      	ldrh	r3, [r7, #6]
 80017aa:	f003 030f 	and.w	r3, r3, #15
 80017ae:	3b04      	subs	r3, #4
 80017b0:	0112      	lsls	r2, r2, #4
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	440b      	add	r3, r1
 80017b6:	761a      	strb	r2, [r3, #24]
}
 80017b8:	bf00      	nop
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000e100 	.word	0xe000e100
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b089      	sub	sp, #36	@ 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	f1c3 0307 	rsb	r3, r3, #7
 80017e6:	2b04      	cmp	r3, #4
 80017e8:	bf28      	it	cs
 80017ea:	2304      	movcs	r3, #4
 80017ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3304      	adds	r3, #4
 80017f2:	2b06      	cmp	r3, #6
 80017f4:	d902      	bls.n	80017fc <NVIC_EncodePriority+0x30>
 80017f6:	69fb      	ldr	r3, [r7, #28]
 80017f8:	3b03      	subs	r3, #3
 80017fa:	e000      	b.n	80017fe <NVIC_EncodePriority+0x32>
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001800:	f04f 32ff 	mov.w	r2, #4294967295
 8001804:	69bb      	ldr	r3, [r7, #24]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43da      	mvns	r2, r3
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	401a      	ands	r2, r3
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001814:	f04f 31ff 	mov.w	r1, #4294967295
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	43d9      	mvns	r1, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001824:	4313      	orrs	r3, r2
         );
}
 8001826:	4618      	mov	r0, r3
 8001828:	3724      	adds	r7, #36	@ 0x24
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
	...

08001834 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3b01      	subs	r3, #1
 8001840:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001844:	d301      	bcc.n	800184a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001846:	2301      	movs	r3, #1
 8001848:	e00f      	b.n	800186a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800184a:	4a0a      	ldr	r2, [pc, #40]	@ (8001874 <SysTick_Config+0x40>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3b01      	subs	r3, #1
 8001850:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001852:	210f      	movs	r1, #15
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f7ff ff8e 	bl	8001778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <SysTick_Config+0x40>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001862:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <SysTick_Config+0x40>)
 8001864:	2207      	movs	r2, #7
 8001866:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	e000e010 	.word	0xe000e010

08001878 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff ff29 	bl	80016d8 <__NVIC_SetPriorityGrouping>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}

0800188e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b086      	sub	sp, #24
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	60b9      	str	r1, [r7, #8]
 8001898:	607a      	str	r2, [r7, #4]
 800189a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff40 	bl	8001720 <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff90 	bl	80017cc <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5f 	bl	8001778 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff33 	bl	800173c <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa4 	bl	8001834 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80018fc:	f3bf 8f5f 	dmb	sy
}
 8001900:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001902:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <HAL_MPU_Disable+0x28>)
 8001904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001906:	4a06      	ldr	r2, [pc, #24]	@ (8001920 <HAL_MPU_Disable+0x28>)
 8001908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800190c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800190e:	4b05      	ldr	r3, [pc, #20]	@ (8001924 <HAL_MPU_Disable+0x2c>)
 8001910:	2200      	movs	r2, #0
 8001912:	605a      	str	r2, [r3, #4]
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00
 8001924:	e000ed90 	.word	0xe000ed90

08001928 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001930:	4a0b      	ldr	r2, [pc, #44]	@ (8001960 <HAL_MPU_Enable+0x38>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800193a:	4b0a      	ldr	r3, [pc, #40]	@ (8001964 <HAL_MPU_Enable+0x3c>)
 800193c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800193e:	4a09      	ldr	r2, [pc, #36]	@ (8001964 <HAL_MPU_Enable+0x3c>)
 8001940:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001944:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001946:	f3bf 8f4f 	dsb	sy
}
 800194a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800194c:	f3bf 8f6f 	isb	sy
}
 8001950:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	e000ed90 	.word	0xe000ed90
 8001964:	e000ed00 	.word	0xe000ed00

08001968 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	785a      	ldrb	r2, [r3, #1]
 8001974:	4b1b      	ldr	r3, [pc, #108]	@ (80019e4 <HAL_MPU_ConfigRegion+0x7c>)
 8001976:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001978:	4b1a      	ldr	r3, [pc, #104]	@ (80019e4 <HAL_MPU_ConfigRegion+0x7c>)
 800197a:	691b      	ldr	r3, [r3, #16]
 800197c:	4a19      	ldr	r2, [pc, #100]	@ (80019e4 <HAL_MPU_ConfigRegion+0x7c>)
 800197e:	f023 0301 	bic.w	r3, r3, #1
 8001982:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001984:	4a17      	ldr	r2, [pc, #92]	@ (80019e4 <HAL_MPU_ConfigRegion+0x7c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	7b1b      	ldrb	r3, [r3, #12]
 8001990:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	7adb      	ldrb	r3, [r3, #11]
 8001996:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001998:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	7a9b      	ldrb	r3, [r3, #10]
 800199e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80019a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	7b5b      	ldrb	r3, [r3, #13]
 80019a6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80019a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	7b9b      	ldrb	r3, [r3, #14]
 80019ae:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80019b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	7bdb      	ldrb	r3, [r3, #15]
 80019b6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80019b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	7a5b      	ldrb	r3, [r3, #9]
 80019be:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80019c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	7a1b      	ldrb	r3, [r3, #8]
 80019c6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80019c8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	7812      	ldrb	r2, [r2, #0]
 80019ce:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019d0:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80019d2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80019d4:	6113      	str	r3, [r2, #16]
}
 80019d6:	bf00      	nop
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	e000ed90 	.word	0xe000ed90

080019e8 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80019e8:	b480      	push	{r7}
 80019ea:	b087      	sub	sp, #28
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	460b      	mov	r3, r1
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e00a      	b.n	8001a1a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001a04:	7afb      	ldrb	r3, [r7, #11]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d103      	bne.n	8001a12 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	605a      	str	r2, [r3, #4]
      break;
 8001a10:	e002      	b.n	8001a18 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	75fb      	strb	r3, [r7, #23]
      break;
 8001a16:	bf00      	nop
  }

  return status;
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	371c      	adds	r7, #28
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e003      	b.n	8001a42 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	683a      	ldr	r2, [r7, #0]
 8001a3e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001a40:	2300      	movs	r3, #0
  }
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	0c1b      	lsrs	r3, r3, #16
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 031f 	and.w	r3, r3, #31
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	011a      	lsls	r2, r3, #4
 8001a78:	4b0c      	ldr	r3, [pc, #48]	@ (8001aac <HAL_EXTI_IRQHandler+0x5c>)
 8001a7a:	4413      	add	r3, r2
 8001a7c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	4013      	ands	r3, r2
 8001a86:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d009      	beq.n	8001aa2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	4798      	blx	r3
    }
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	58000088 	.word	0x58000088

08001ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001abe:	4b86      	ldr	r3, [pc, #536]	@ (8001cd8 <HAL_GPIO_Init+0x228>)
 8001ac0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001ac2:	e18c      	b.n	8001dde <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	2101      	movs	r1, #1
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 817e 	beq.w	8001dd8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 0303 	and.w	r3, r3, #3
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d005      	beq.n	8001af4 <HAL_GPIO_Init+0x44>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d130      	bne.n	8001b56 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689b      	ldr	r3, [r3, #8]
 8001af8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	2203      	movs	r2, #3
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68da      	ldr	r2, [r3, #12]
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	69ba      	ldr	r2, [r7, #24]
 8001b36:	4013      	ands	r3, r2
 8001b38:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	091b      	lsrs	r3, r3, #4
 8001b40:	f003 0201 	and.w	r2, r3, #1
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 0303 	and.w	r3, r3, #3
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	d017      	beq.n	8001b92 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68db      	ldr	r3, [r3, #12]
 8001b66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b72:	43db      	mvns	r3, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4013      	ands	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	689a      	ldr	r2, [r3, #8]
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	fa02 f303 	lsl.w	r3, r2, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d123      	bne.n	8001be6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	08da      	lsrs	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3208      	adds	r2, #8
 8001ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	220f      	movs	r2, #15
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	691a      	ldr	r2, [r3, #16]
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bd8:	69fb      	ldr	r3, [r7, #28]
 8001bda:	08da      	lsrs	r2, r3, #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	3208      	adds	r2, #8
 8001be0:	69b9      	ldr	r1, [r7, #24]
 8001be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 0203 	and.w	r2, r3, #3
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 80d8 	beq.w	8001dd8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c28:	4b2c      	ldr	r3, [pc, #176]	@ (8001cdc <HAL_GPIO_Init+0x22c>)
 8001c2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c2e:	4a2b      	ldr	r2, [pc, #172]	@ (8001cdc <HAL_GPIO_Init+0x22c>)
 8001c30:	f043 0302 	orr.w	r3, r3, #2
 8001c34:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001c38:	4b28      	ldr	r3, [pc, #160]	@ (8001cdc <HAL_GPIO_Init+0x22c>)
 8001c3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c46:	4a26      	ldr	r2, [pc, #152]	@ (8001ce0 <HAL_GPIO_Init+0x230>)
 8001c48:	69fb      	ldr	r3, [r7, #28]
 8001c4a:	089b      	lsrs	r3, r3, #2
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	220f      	movs	r2, #15
 8001c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c62:	43db      	mvns	r3, r3
 8001c64:	69ba      	ldr	r2, [r7, #24]
 8001c66:	4013      	ands	r3, r2
 8001c68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ce4 <HAL_GPIO_Init+0x234>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d04a      	beq.n	8001d08 <HAL_GPIO_Init+0x258>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce8 <HAL_GPIO_Init+0x238>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d02b      	beq.n	8001cd2 <HAL_GPIO_Init+0x222>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001cec <HAL_GPIO_Init+0x23c>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d025      	beq.n	8001cce <HAL_GPIO_Init+0x21e>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a1a      	ldr	r2, [pc, #104]	@ (8001cf0 <HAL_GPIO_Init+0x240>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d01f      	beq.n	8001cca <HAL_GPIO_Init+0x21a>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a19      	ldr	r2, [pc, #100]	@ (8001cf4 <HAL_GPIO_Init+0x244>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d019      	beq.n	8001cc6 <HAL_GPIO_Init+0x216>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a18      	ldr	r2, [pc, #96]	@ (8001cf8 <HAL_GPIO_Init+0x248>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d013      	beq.n	8001cc2 <HAL_GPIO_Init+0x212>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a17      	ldr	r2, [pc, #92]	@ (8001cfc <HAL_GPIO_Init+0x24c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d00d      	beq.n	8001cbe <HAL_GPIO_Init+0x20e>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a16      	ldr	r2, [pc, #88]	@ (8001d00 <HAL_GPIO_Init+0x250>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d007      	beq.n	8001cba <HAL_GPIO_Init+0x20a>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a15      	ldr	r2, [pc, #84]	@ (8001d04 <HAL_GPIO_Init+0x254>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d101      	bne.n	8001cb6 <HAL_GPIO_Init+0x206>
 8001cb2:	2309      	movs	r3, #9
 8001cb4:	e029      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cb6:	230a      	movs	r3, #10
 8001cb8:	e027      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cba:	2307      	movs	r3, #7
 8001cbc:	e025      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cbe:	2306      	movs	r3, #6
 8001cc0:	e023      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cc2:	2305      	movs	r3, #5
 8001cc4:	e021      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cc6:	2304      	movs	r3, #4
 8001cc8:	e01f      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e01d      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cce:	2302      	movs	r3, #2
 8001cd0:	e01b      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e019      	b.n	8001d0a <HAL_GPIO_Init+0x25a>
 8001cd6:	bf00      	nop
 8001cd8:	58000080 	.word	0x58000080
 8001cdc:	58024400 	.word	0x58024400
 8001ce0:	58000400 	.word	0x58000400
 8001ce4:	58020000 	.word	0x58020000
 8001ce8:	58020400 	.word	0x58020400
 8001cec:	58020800 	.word	0x58020800
 8001cf0:	58020c00 	.word	0x58020c00
 8001cf4:	58021000 	.word	0x58021000
 8001cf8:	58021400 	.word	0x58021400
 8001cfc:	58021800 	.word	0x58021800
 8001d00:	58021c00 	.word	0x58021c00
 8001d04:	58022400 	.word	0x58022400
 8001d08:	2300      	movs	r3, #0
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	f002 0203 	and.w	r2, r2, #3
 8001d10:	0092      	lsls	r2, r2, #2
 8001d12:	4093      	lsls	r3, r2
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	4313      	orrs	r3, r2
 8001d18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d1a:	4938      	ldr	r1, [pc, #224]	@ (8001dfc <HAL_GPIO_Init+0x34c>)
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	089b      	lsrs	r3, r3, #2
 8001d20:	3302      	adds	r3, #2
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	43db      	mvns	r3, r3
 8001d34:	69ba      	ldr	r2, [r7, #24]
 8001d36:	4013      	ands	r3, r2
 8001d38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	693b      	ldr	r3, [r7, #16]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001d4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4013      	ands	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001d7c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4013      	ands	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	69ba      	ldr	r2, [r7, #24]
 8001dac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	69ba      	ldr	r2, [r7, #24]
 8001dd6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	fa22 f303 	lsr.w	r3, r2, r3
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f47f ae6b 	bne.w	8001ac4 <HAL_GPIO_Init+0x14>
  }
}
 8001dee:	bf00      	nop
 8001df0:	bf00      	nop
 8001df2:	3724      	adds	r7, #36	@ 0x24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	58000400 	.word	0x58000400

08001e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	807b      	strh	r3, [r7, #2]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e10:	787b      	ldrb	r3, [r7, #1]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d003      	beq.n	8001e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e16:	887a      	ldrh	r2, [r7, #2]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001e1c:	e003      	b.n	8001e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001e1e:	887b      	ldrh	r3, [r7, #2]
 8001e20:	041a      	lsls	r2, r3, #16
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	619a      	str	r2, [r3, #24]
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001e3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <HAL_PWREx_ConfigSupply+0x70>)
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	f003 0304 	and.w	r3, r3, #4
 8001e44:	2b04      	cmp	r3, #4
 8001e46:	d00a      	beq.n	8001e5e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001e48:	4b16      	ldr	r3, [pc, #88]	@ (8001ea4 <HAL_PWREx_ConfigSupply+0x70>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	f003 0307 	and.w	r3, r3, #7
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d001      	beq.n	8001e5a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e01f      	b.n	8001e9a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e01d      	b.n	8001e9a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001e5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <HAL_PWREx_ConfigSupply+0x70>)
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	f023 0207 	bic.w	r2, r3, #7
 8001e66:	490f      	ldr	r1, [pc, #60]	@ (8001ea4 <HAL_PWREx_ConfigSupply+0x70>)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001e6e:	f7ff fc27 	bl	80016c0 <HAL_GetTick>
 8001e72:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001e74:	e009      	b.n	8001e8a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001e76:	f7ff fc23 	bl	80016c0 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e84:	d901      	bls.n	8001e8a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e007      	b.n	8001e9a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001e8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_PWREx_ConfigSupply+0x70>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e96:	d1ee      	bne.n	8001e76 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	58024800 	.word	0x58024800

08001ea8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08c      	sub	sp, #48	@ 0x30
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e3c8      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8087 	beq.w	8001fd6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ec8:	4b88      	ldr	r3, [pc, #544]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001eca:	691b      	ldr	r3, [r3, #16]
 8001ecc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ed0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ed2:	4b86      	ldr	r3, [pc, #536]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001eda:	2b10      	cmp	r3, #16
 8001edc:	d007      	beq.n	8001eee <HAL_RCC_OscConfig+0x46>
 8001ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee0:	2b18      	cmp	r3, #24
 8001ee2:	d110      	bne.n	8001f06 <HAL_RCC_OscConfig+0x5e>
 8001ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ee6:	f003 0303 	and.w	r3, r3, #3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d10b      	bne.n	8001f06 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eee:	4b7f      	ldr	r3, [pc, #508]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d06c      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x12c>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d168      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e3a2      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f0e:	d106      	bne.n	8001f1e <HAL_RCC_OscConfig+0x76>
 8001f10:	4b76      	ldr	r3, [pc, #472]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a75      	ldr	r2, [pc, #468]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f1a:	6013      	str	r3, [r2, #0]
 8001f1c:	e02e      	b.n	8001f7c <HAL_RCC_OscConfig+0xd4>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10c      	bne.n	8001f40 <HAL_RCC_OscConfig+0x98>
 8001f26:	4b71      	ldr	r3, [pc, #452]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a70      	ldr	r2, [pc, #448]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f2c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f30:	6013      	str	r3, [r2, #0]
 8001f32:	4b6e      	ldr	r3, [pc, #440]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a6d      	ldr	r2, [pc, #436]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e01d      	b.n	8001f7c <HAL_RCC_OscConfig+0xd4>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f48:	d10c      	bne.n	8001f64 <HAL_RCC_OscConfig+0xbc>
 8001f4a:	4b68      	ldr	r3, [pc, #416]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a67      	ldr	r2, [pc, #412]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	4b65      	ldr	r3, [pc, #404]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a64      	ldr	r2, [pc, #400]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	e00b      	b.n	8001f7c <HAL_RCC_OscConfig+0xd4>
 8001f64:	4b61      	ldr	r3, [pc, #388]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a60      	ldr	r2, [pc, #384]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	4b5e      	ldr	r3, [pc, #376]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a5d      	ldr	r2, [pc, #372]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001f76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d013      	beq.n	8001fac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f84:	f7ff fb9c 	bl	80016c0 <HAL_GetTick>
 8001f88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f8a:	e008      	b.n	8001f9e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f8c:	f7ff fb98 	bl	80016c0 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b64      	cmp	r3, #100	@ 0x64
 8001f98:	d901      	bls.n	8001f9e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e356      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f9e:	4b53      	ldr	r3, [pc, #332]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d0f0      	beq.n	8001f8c <HAL_RCC_OscConfig+0xe4>
 8001faa:	e014      	b.n	8001fd6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fac:	f7ff fb88 	bl	80016c0 <HAL_GetTick>
 8001fb0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb4:	f7ff fb84 	bl	80016c0 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b64      	cmp	r3, #100	@ 0x64
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e342      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fc6:	4b49      	ldr	r3, [pc, #292]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d1f0      	bne.n	8001fb4 <HAL_RCC_OscConfig+0x10c>
 8001fd2:	e000      	b.n	8001fd6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 808c 	beq.w	80020fc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fe4:	4b41      	ldr	r3, [pc, #260]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001fe6:	691b      	ldr	r3, [r3, #16]
 8001fe8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001fec:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001fee:	4b3f      	ldr	r3, [pc, #252]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8001ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001ff4:	6a3b      	ldr	r3, [r7, #32]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d007      	beq.n	800200a <HAL_RCC_OscConfig+0x162>
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
 8001ffc:	2b18      	cmp	r3, #24
 8001ffe:	d137      	bne.n	8002070 <HAL_RCC_OscConfig+0x1c8>
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d132      	bne.n	8002070 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800200a:	4b38      	ldr	r3, [pc, #224]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f003 0304 	and.w	r3, r3, #4
 8002012:	2b00      	cmp	r3, #0
 8002014:	d005      	beq.n	8002022 <HAL_RCC_OscConfig+0x17a>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e314      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002022:	4b32      	ldr	r3, [pc, #200]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f023 0219 	bic.w	r2, r3, #25
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	492f      	ldr	r1, [pc, #188]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8002030:	4313      	orrs	r3, r2
 8002032:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002034:	f7ff fb44 	bl	80016c0 <HAL_GetTick>
 8002038:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800203c:	f7ff fb40 	bl	80016c0 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e2fe      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800204e:	4b27      	ldr	r3, [pc, #156]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0304 	and.w	r3, r3, #4
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800205a:	4b24      	ldr	r3, [pc, #144]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	691b      	ldr	r3, [r3, #16]
 8002066:	061b      	lsls	r3, r3, #24
 8002068:	4920      	ldr	r1, [pc, #128]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 800206a:	4313      	orrs	r3, r2
 800206c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800206e:	e045      	b.n	80020fc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d026      	beq.n	80020c6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 0219 	bic.w	r2, r3, #25
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	4919      	ldr	r1, [pc, #100]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 8002086:	4313      	orrs	r3, r2
 8002088:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208a:	f7ff fb19 	bl	80016c0 <HAL_GetTick>
 800208e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002090:	e008      	b.n	80020a4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002092:	f7ff fb15 	bl	80016c0 <HAL_GetTick>
 8002096:	4602      	mov	r2, r0
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	1ad3      	subs	r3, r2, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d901      	bls.n	80020a4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e2d3      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020a4:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d0f0      	beq.n	8002092 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b0:	4b0e      	ldr	r3, [pc, #56]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	061b      	lsls	r3, r3, #24
 80020be:	490b      	ldr	r1, [pc, #44]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
 80020c4:	e01a      	b.n	80020fc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020c6:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a08      	ldr	r2, [pc, #32]	@ (80020ec <HAL_RCC_OscConfig+0x244>)
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020d2:	f7ff faf5 	bl	80016c0 <HAL_GetTick>
 80020d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020d8:	e00a      	b.n	80020f0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020da:	f7ff faf1 	bl	80016c0 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d903      	bls.n	80020f0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e2af      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
 80020ec:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80020f0:	4b96      	ldr	r3, [pc, #600]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1ee      	bne.n	80020da <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0310 	and.w	r3, r3, #16
 8002104:	2b00      	cmp	r3, #0
 8002106:	d06a      	beq.n	80021de <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002108:	4b90      	ldr	r3, [pc, #576]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002110:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002112:	4b8e      	ldr	r3, [pc, #568]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002116:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	2b08      	cmp	r3, #8
 800211c:	d007      	beq.n	800212e <HAL_RCC_OscConfig+0x286>
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	2b18      	cmp	r3, #24
 8002122:	d11b      	bne.n	800215c <HAL_RCC_OscConfig+0x2b4>
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b01      	cmp	r3, #1
 800212c:	d116      	bne.n	800215c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800212e:	4b87      	ldr	r3, [pc, #540]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_RCC_OscConfig+0x29e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	69db      	ldr	r3, [r3, #28]
 800213e:	2b80      	cmp	r3, #128	@ 0x80
 8002140:	d001      	beq.n	8002146 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e282      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002146:	4b81      	ldr	r3, [pc, #516]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	061b      	lsls	r3, r3, #24
 8002154:	497d      	ldr	r1, [pc, #500]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002156:	4313      	orrs	r3, r2
 8002158:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800215a:	e040      	b.n	80021de <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d023      	beq.n	80021ac <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002164:	4b79      	ldr	r3, [pc, #484]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a78      	ldr	r2, [pc, #480]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800216a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800216e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002170:	f7ff faa6 	bl	80016c0 <HAL_GetTick>
 8002174:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002178:	f7ff faa2 	bl	80016c0 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e260      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800218a:	4b70      	ldr	r3, [pc, #448]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002192:	2b00      	cmp	r3, #0
 8002194:	d0f0      	beq.n	8002178 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002196:	4b6d      	ldr	r3, [pc, #436]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	061b      	lsls	r3, r3, #24
 80021a4:	4969      	ldr	r1, [pc, #420]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021a6:	4313      	orrs	r3, r2
 80021a8:	60cb      	str	r3, [r1, #12]
 80021aa:	e018      	b.n	80021de <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80021ac:	4b67      	ldr	r3, [pc, #412]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a66      	ldr	r2, [pc, #408]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7ff fa82 	bl	80016c0 <HAL_GetTick>
 80021bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80021c0:	f7ff fa7e 	bl	80016c0 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e23c      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80021d2:	4b5e      	ldr	r3, [pc, #376]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d036      	beq.n	8002258 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d019      	beq.n	8002226 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b56      	ldr	r3, [pc, #344]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021f6:	4a55      	ldr	r2, [pc, #340]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fe:	f7ff fa5f 	bl	80016c0 <HAL_GetTick>
 8002202:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002206:	f7ff fa5b 	bl	80016c0 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e219      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002218:	4b4c      	ldr	r3, [pc, #304]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800221a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0f0      	beq.n	8002206 <HAL_RCC_OscConfig+0x35e>
 8002224:	e018      	b.n	8002258 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002226:	4b49      	ldr	r3, [pc, #292]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800222a:	4a48      	ldr	r2, [pc, #288]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800222c:	f023 0301 	bic.w	r3, r3, #1
 8002230:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002232:	f7ff fa45 	bl	80016c0 <HAL_GetTick>
 8002236:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223a:	f7ff fa41 	bl	80016c0 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e1ff      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800224c:	4b3f      	ldr	r3, [pc, #252]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800224e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1f0      	bne.n	800223a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0320 	and.w	r3, r3, #32
 8002260:	2b00      	cmp	r3, #0
 8002262:	d036      	beq.n	80022d2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d019      	beq.n	80022a0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800226c:	4b37      	ldr	r3, [pc, #220]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a36      	ldr	r2, [pc, #216]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002272:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002276:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002278:	f7ff fa22 	bl	80016c0 <HAL_GetTick>
 800227c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002280:	f7ff fa1e 	bl	80016c0 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e1dc      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002292:	4b2e      	ldr	r3, [pc, #184]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x3d8>
 800229e:	e018      	b.n	80022d2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022a0:	4b2a      	ldr	r3, [pc, #168]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a29      	ldr	r2, [pc, #164]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80022a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022aa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80022ac:	f7ff fa08 	bl	80016c0 <HAL_GetTick>
 80022b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022b4:	f7ff fa04 	bl	80016c0 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e1c2      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80022c6:	4b21      	ldr	r3, [pc, #132]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 8086 	beq.w	80023ec <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80022e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002350 <HAL_RCC_OscConfig+0x4a8>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002350 <HAL_RCC_OscConfig+0x4a8>)
 80022e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022ec:	f7ff f9e8 	bl	80016c0 <HAL_GetTick>
 80022f0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022f2:	e008      	b.n	8002306 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022f4:	f7ff f9e4 	bl	80016c0 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b64      	cmp	r3, #100	@ 0x64
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e1a2      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002306:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_RCC_OscConfig+0x4a8>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0f0      	beq.n	80022f4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	689b      	ldr	r3, [r3, #8]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d106      	bne.n	8002328 <HAL_RCC_OscConfig+0x480>
 800231a:	4b0c      	ldr	r3, [pc, #48]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800231c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231e:	4a0b      	ldr	r2, [pc, #44]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6713      	str	r3, [r2, #112]	@ 0x70
 8002326:	e032      	b.n	800238e <HAL_RCC_OscConfig+0x4e6>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d111      	bne.n	8002354 <HAL_RCC_OscConfig+0x4ac>
 8002330:	4b06      	ldr	r3, [pc, #24]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002334:	4a05      	ldr	r2, [pc, #20]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002336:	f023 0301 	bic.w	r3, r3, #1
 800233a:	6713      	str	r3, [r2, #112]	@ 0x70
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 800233e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002340:	4a02      	ldr	r2, [pc, #8]	@ (800234c <HAL_RCC_OscConfig+0x4a4>)
 8002342:	f023 0304 	bic.w	r3, r3, #4
 8002346:	6713      	str	r3, [r2, #112]	@ 0x70
 8002348:	e021      	b.n	800238e <HAL_RCC_OscConfig+0x4e6>
 800234a:	bf00      	nop
 800234c:	58024400 	.word	0x58024400
 8002350:	58024800 	.word	0x58024800
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	2b05      	cmp	r3, #5
 800235a:	d10c      	bne.n	8002376 <HAL_RCC_OscConfig+0x4ce>
 800235c:	4b83      	ldr	r3, [pc, #524]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800235e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002360:	4a82      	ldr	r2, [pc, #520]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002362:	f043 0304 	orr.w	r3, r3, #4
 8002366:	6713      	str	r3, [r2, #112]	@ 0x70
 8002368:	4b80      	ldr	r3, [pc, #512]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800236c:	4a7f      	ldr	r2, [pc, #508]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6713      	str	r3, [r2, #112]	@ 0x70
 8002374:	e00b      	b.n	800238e <HAL_RCC_OscConfig+0x4e6>
 8002376:	4b7d      	ldr	r3, [pc, #500]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237a:	4a7c      	ldr	r2, [pc, #496]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800237c:	f023 0301 	bic.w	r3, r3, #1
 8002380:	6713      	str	r3, [r2, #112]	@ 0x70
 8002382:	4b7a      	ldr	r3, [pc, #488]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002384:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002386:	4a79      	ldr	r2, [pc, #484]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002388:	f023 0304 	bic.w	r3, r3, #4
 800238c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d015      	beq.n	80023c2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002396:	f7ff f993 	bl	80016c0 <HAL_GetTick>
 800239a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800239c:	e00a      	b.n	80023b4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239e:	f7ff f98f 	bl	80016c0 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e14b      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80023b4:	4b6d      	ldr	r3, [pc, #436]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80023b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0ee      	beq.n	800239e <HAL_RCC_OscConfig+0x4f6>
 80023c0:	e014      	b.n	80023ec <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c2:	f7ff f97d 	bl	80016c0 <HAL_GetTick>
 80023c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023c8:	e00a      	b.n	80023e0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ca:	f7ff f979 	bl	80016c0 <HAL_GetTick>
 80023ce:	4602      	mov	r2, r0
 80023d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d2:	1ad3      	subs	r3, r2, r3
 80023d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023d8:	4293      	cmp	r3, r2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e135      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80023e0:	4b62      	ldr	r3, [pc, #392]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80023e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1ee      	bne.n	80023ca <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 812a 	beq.w	800264a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80023f6:	4b5d      	ldr	r3, [pc, #372]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80023f8:	691b      	ldr	r3, [r3, #16]
 80023fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023fe:	2b18      	cmp	r3, #24
 8002400:	f000 80ba 	beq.w	8002578 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002408:	2b02      	cmp	r3, #2
 800240a:	f040 8095 	bne.w	8002538 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240e:	4b57      	ldr	r3, [pc, #348]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a56      	ldr	r2, [pc, #344]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002414:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002418:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800241a:	f7ff f951 	bl	80016c0 <HAL_GetTick>
 800241e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002422:	f7ff f94d 	bl	80016c0 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e10b      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002434:	4b4d      	ldr	r3, [pc, #308]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d1f0      	bne.n	8002422 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002440:	4b4a      	ldr	r3, [pc, #296]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002442:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002444:	4b4a      	ldr	r3, [pc, #296]	@ (8002570 <HAL_RCC_OscConfig+0x6c8>)
 8002446:	4013      	ands	r3, r2
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002450:	0112      	lsls	r2, r2, #4
 8002452:	430a      	orrs	r2, r1
 8002454:	4945      	ldr	r1, [pc, #276]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002456:	4313      	orrs	r3, r2
 8002458:	628b      	str	r3, [r1, #40]	@ 0x28
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	3b01      	subs	r3, #1
 8002460:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002468:	3b01      	subs	r3, #1
 800246a:	025b      	lsls	r3, r3, #9
 800246c:	b29b      	uxth	r3, r3
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002474:	3b01      	subs	r3, #1
 8002476:	041b      	lsls	r3, r3, #16
 8002478:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002482:	3b01      	subs	r3, #1
 8002484:	061b      	lsls	r3, r3, #24
 8002486:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800248a:	4938      	ldr	r1, [pc, #224]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800248c:	4313      	orrs	r3, r2
 800248e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002490:	4b36      	ldr	r3, [pc, #216]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002494:	4a35      	ldr	r2, [pc, #212]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002496:	f023 0301 	bic.w	r3, r3, #1
 800249a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800249c:	4b33      	ldr	r3, [pc, #204]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800249e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024a0:	4b34      	ldr	r3, [pc, #208]	@ (8002574 <HAL_RCC_OscConfig+0x6cc>)
 80024a2:	4013      	ands	r3, r2
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024a8:	00d2      	lsls	r2, r2, #3
 80024aa:	4930      	ldr	r1, [pc, #192]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80024b0:	4b2e      	ldr	r3, [pc, #184]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b4:	f023 020c 	bic.w	r2, r3, #12
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024bc:	492b      	ldr	r1, [pc, #172]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80024c2:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c6:	f023 0202 	bic.w	r2, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ce:	4927      	ldr	r1, [pc, #156]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80024d4:	4b25      	ldr	r3, [pc, #148]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d8:	4a24      	ldr	r2, [pc, #144]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80024e0:	4b22      	ldr	r3, [pc, #136]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e4:	4a21      	ldr	r2, [pc, #132]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80024ec:	4b1f      	ldr	r3, [pc, #124]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f0:	4a1e      	ldr	r2, [pc, #120]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80024f8:	4b1c      	ldr	r3, [pc, #112]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024fc:	4a1b      	ldr	r2, [pc, #108]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002504:	4b19      	ldr	r3, [pc, #100]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a18      	ldr	r2, [pc, #96]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800250a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800250e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002510:	f7ff f8d6 	bl	80016c0 <HAL_GetTick>
 8002514:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002516:	e008      	b.n	800252a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002518:	f7ff f8d2 	bl	80016c0 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	2b02      	cmp	r3, #2
 8002524:	d901      	bls.n	800252a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e090      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800252a:	4b10      	ldr	r3, [pc, #64]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0f0      	beq.n	8002518 <HAL_RCC_OscConfig+0x670>
 8002536:	e088      	b.n	800264a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a0b      	ldr	r2, [pc, #44]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 800253e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002542:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002544:	f7ff f8bc 	bl	80016c0 <HAL_GetTick>
 8002548:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254c:	f7ff f8b8 	bl	80016c0 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e076      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800255e:	4b03      	ldr	r3, [pc, #12]	@ (800256c <HAL_RCC_OscConfig+0x6c4>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f0      	bne.n	800254c <HAL_RCC_OscConfig+0x6a4>
 800256a:	e06e      	b.n	800264a <HAL_RCC_OscConfig+0x7a2>
 800256c:	58024400 	.word	0x58024400
 8002570:	fffffc0c 	.word	0xfffffc0c
 8002574:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002578:	4b36      	ldr	r3, [pc, #216]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 800257a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800257c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800257e:	4b35      	ldr	r3, [pc, #212]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002588:	2b01      	cmp	r3, #1
 800258a:	d031      	beq.n	80025f0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	f003 0203 	and.w	r2, r3, #3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002596:	429a      	cmp	r2, r3
 8002598:	d12a      	bne.n	80025f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	091b      	lsrs	r3, r3, #4
 800259e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d122      	bne.n	80025f0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d11a      	bne.n	80025f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	0a5b      	lsrs	r3, r3, #9
 80025be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d111      	bne.n	80025f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	0c1b      	lsrs	r3, r3, #16
 80025d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80025da:	429a      	cmp	r2, r3
 80025dc:	d108      	bne.n	80025f0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	0e1b      	lsrs	r3, r3, #24
 80025e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ea:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e02b      	b.n	800264c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80025f4:	4b17      	ldr	r3, [pc, #92]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 80025f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025f8:	08db      	lsrs	r3, r3, #3
 80025fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80025fe:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	429a      	cmp	r2, r3
 8002608:	d01f      	beq.n	800264a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800260a:	4b12      	ldr	r3, [pc, #72]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 800260c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260e:	4a11      	ldr	r2, [pc, #68]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 8002610:	f023 0301 	bic.w	r3, r3, #1
 8002614:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002616:	f7ff f853 	bl	80016c0 <HAL_GetTick>
 800261a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800261c:	bf00      	nop
 800261e:	f7ff f84f 	bl	80016c0 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002626:	4293      	cmp	r3, r2
 8002628:	d0f9      	beq.n	800261e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800262a:	4b0a      	ldr	r3, [pc, #40]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 800262c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800262e:	4b0a      	ldr	r3, [pc, #40]	@ (8002658 <HAL_RCC_OscConfig+0x7b0>)
 8002630:	4013      	ands	r3, r2
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002636:	00d2      	lsls	r2, r2, #3
 8002638:	4906      	ldr	r1, [pc, #24]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 800263a:	4313      	orrs	r3, r2
 800263c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800263e:	4b05      	ldr	r3, [pc, #20]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 8002640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002642:	4a04      	ldr	r2, [pc, #16]	@ (8002654 <HAL_RCC_OscConfig+0x7ac>)
 8002644:	f043 0301 	orr.w	r3, r3, #1
 8002648:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3730      	adds	r7, #48	@ 0x30
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	58024400 	.word	0x58024400
 8002658:	ffff0007 	.word	0xffff0007

0800265c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b086      	sub	sp, #24
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
 8002664:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d101      	bne.n	8002670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	e19c      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002670:	4b8a      	ldr	r3, [pc, #552]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d910      	bls.n	80026a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267e:	4b87      	ldr	r3, [pc, #540]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f023 020f 	bic.w	r2, r3, #15
 8002686:	4985      	ldr	r1, [pc, #532]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800268e:	4b83      	ldr	r3, [pc, #524]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	683a      	ldr	r2, [r7, #0]
 8002698:	429a      	cmp	r2, r3
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e184      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0304 	and.w	r3, r3, #4
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d010      	beq.n	80026ce <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	691a      	ldr	r2, [r3, #16]
 80026b0:	4b7b      	ldr	r3, [pc, #492]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d908      	bls.n	80026ce <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80026bc:	4b78      	ldr	r3, [pc, #480]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	4975      	ldr	r1, [pc, #468]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d010      	beq.n	80026fc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	695a      	ldr	r2, [r3, #20]
 80026de:	4b70      	ldr	r3, [pc, #448]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d908      	bls.n	80026fc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80026ea:	4b6d      	ldr	r3, [pc, #436]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	496a      	ldr	r1, [pc, #424]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80026f8:	4313      	orrs	r3, r2
 80026fa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0310 	and.w	r3, r3, #16
 8002704:	2b00      	cmp	r3, #0
 8002706:	d010      	beq.n	800272a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699a      	ldr	r2, [r3, #24]
 800270c:	4b64      	ldr	r3, [pc, #400]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800270e:	69db      	ldr	r3, [r3, #28]
 8002710:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002714:	429a      	cmp	r2, r3
 8002716:	d908      	bls.n	800272a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002718:	4b61      	ldr	r3, [pc, #388]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800271a:	69db      	ldr	r3, [r3, #28]
 800271c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	495e      	ldr	r1, [pc, #376]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002726:	4313      	orrs	r3, r2
 8002728:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0320 	and.w	r3, r3, #32
 8002732:	2b00      	cmp	r3, #0
 8002734:	d010      	beq.n	8002758 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	69da      	ldr	r2, [r3, #28]
 800273a:	4b59      	ldr	r3, [pc, #356]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002742:	429a      	cmp	r2, r3
 8002744:	d908      	bls.n	8002758 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002746:	4b56      	ldr	r3, [pc, #344]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	4953      	ldr	r1, [pc, #332]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002754:	4313      	orrs	r3, r2
 8002756:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d010      	beq.n	8002786 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	4b4d      	ldr	r3, [pc, #308]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	f003 030f 	and.w	r3, r3, #15
 8002770:	429a      	cmp	r2, r3
 8002772:	d908      	bls.n	8002786 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002774:	4b4a      	ldr	r3, [pc, #296]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	f023 020f 	bic.w	r2, r3, #15
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	4947      	ldr	r1, [pc, #284]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002782:	4313      	orrs	r3, r2
 8002784:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d055      	beq.n	800283e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002792:	4b43      	ldr	r3, [pc, #268]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	4940      	ldr	r1, [pc, #256]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027ac:	4b3c      	ldr	r3, [pc, #240]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d121      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e0f6      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d107      	bne.n	80027d4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80027c4:	4b36      	ldr	r3, [pc, #216]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d115      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e0ea      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d107      	bne.n	80027ec <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027dc:	4b30      	ldr	r3, [pc, #192]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e0de      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ec:	4b2c      	ldr	r3, [pc, #176]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0304 	and.w	r3, r3, #4
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0d6      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80027fc:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 80027fe:	691b      	ldr	r3, [r3, #16]
 8002800:	f023 0207 	bic.w	r2, r3, #7
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	4925      	ldr	r1, [pc, #148]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800280a:	4313      	orrs	r3, r2
 800280c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800280e:	f7fe ff57 	bl	80016c0 <HAL_GetTick>
 8002812:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002814:	e00a      	b.n	800282c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002816:	f7fe ff53 	bl	80016c0 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002824:	4293      	cmp	r3, r2
 8002826:	d901      	bls.n	800282c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e0be      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282c:	4b1c      	ldr	r3, [pc, #112]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	429a      	cmp	r2, r3
 800283c:	d1eb      	bne.n	8002816 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0302 	and.w	r3, r3, #2
 8002846:	2b00      	cmp	r3, #0
 8002848:	d010      	beq.n	800286c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	68da      	ldr	r2, [r3, #12]
 800284e:	4b14      	ldr	r3, [pc, #80]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	f003 030f 	and.w	r3, r3, #15
 8002856:	429a      	cmp	r2, r3
 8002858:	d208      	bcs.n	800286c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800285a:	4b11      	ldr	r3, [pc, #68]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f023 020f 	bic.w	r2, r3, #15
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	490e      	ldr	r1, [pc, #56]	@ (80028a0 <HAL_RCC_ClockConfig+0x244>)
 8002868:	4313      	orrs	r3, r2
 800286a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800286c:	4b0b      	ldr	r3, [pc, #44]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 030f 	and.w	r3, r3, #15
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d214      	bcs.n	80028a4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287a:	4b08      	ldr	r3, [pc, #32]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 020f 	bic.w	r2, r3, #15
 8002882:	4906      	ldr	r1, [pc, #24]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	4313      	orrs	r3, r2
 8002888:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800288a:	4b04      	ldr	r3, [pc, #16]	@ (800289c <HAL_RCC_ClockConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 030f 	and.w	r3, r3, #15
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	429a      	cmp	r2, r3
 8002896:	d005      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e086      	b.n	80029aa <HAL_RCC_ClockConfig+0x34e>
 800289c:	52002000 	.word	0x52002000
 80028a0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0304 	and.w	r3, r3, #4
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d010      	beq.n	80028d2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	4b3f      	ldr	r3, [pc, #252]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028bc:	429a      	cmp	r2, r3
 80028be:	d208      	bcs.n	80028d2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80028c0:	4b3c      	ldr	r3, [pc, #240]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	4939      	ldr	r1, [pc, #228]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028ce:	4313      	orrs	r3, r2
 80028d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d010      	beq.n	8002900 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	4b34      	ldr	r3, [pc, #208]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d208      	bcs.n	8002900 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80028ee:	4b31      	ldr	r3, [pc, #196]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028f0:	69db      	ldr	r3, [r3, #28]
 80028f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	695b      	ldr	r3, [r3, #20]
 80028fa:	492e      	ldr	r1, [pc, #184]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0310 	and.w	r3, r3, #16
 8002908:	2b00      	cmp	r3, #0
 800290a:	d010      	beq.n	800292e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	699a      	ldr	r2, [r3, #24]
 8002910:	4b28      	ldr	r3, [pc, #160]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002918:	429a      	cmp	r2, r3
 800291a:	d208      	bcs.n	800292e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800291c:	4b25      	ldr	r3, [pc, #148]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 800291e:	69db      	ldr	r3, [r3, #28]
 8002920:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	4922      	ldr	r1, [pc, #136]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 800292a:	4313      	orrs	r3, r2
 800292c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d010      	beq.n	800295c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	69da      	ldr	r2, [r3, #28]
 800293e:	4b1d      	ldr	r3, [pc, #116]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002946:	429a      	cmp	r2, r3
 8002948:	d208      	bcs.n	800295c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800294a:	4b1a      	ldr	r3, [pc, #104]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	69db      	ldr	r3, [r3, #28]
 8002956:	4917      	ldr	r1, [pc, #92]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 8002958:	4313      	orrs	r3, r2
 800295a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800295c:	f000 f834 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 8002960:	4602      	mov	r2, r0
 8002962:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	0a1b      	lsrs	r3, r3, #8
 8002968:	f003 030f 	and.w	r3, r3, #15
 800296c:	4912      	ldr	r1, [pc, #72]	@ (80029b8 <HAL_RCC_ClockConfig+0x35c>)
 800296e:	5ccb      	ldrb	r3, [r1, r3]
 8002970:	f003 031f 	and.w	r3, r3, #31
 8002974:	fa22 f303 	lsr.w	r3, r2, r3
 8002978:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800297a:	4b0e      	ldr	r3, [pc, #56]	@ (80029b4 <HAL_RCC_ClockConfig+0x358>)
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	f003 030f 	and.w	r3, r3, #15
 8002982:	4a0d      	ldr	r2, [pc, #52]	@ (80029b8 <HAL_RCC_ClockConfig+0x35c>)
 8002984:	5cd3      	ldrb	r3, [r2, r3]
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	fa22 f303 	lsr.w	r3, r2, r3
 8002990:	4a0a      	ldr	r2, [pc, #40]	@ (80029bc <HAL_RCC_ClockConfig+0x360>)
 8002992:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002994:	4a0a      	ldr	r2, [pc, #40]	@ (80029c0 <HAL_RCC_ClockConfig+0x364>)
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800299a:	4b0a      	ldr	r3, [pc, #40]	@ (80029c4 <HAL_RCC_ClockConfig+0x368>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fe44 	bl	800162c <HAL_InitTick>
 80029a4:	4603      	mov	r3, r0
 80029a6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80029a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	58024400 	.word	0x58024400
 80029b8:	08007008 	.word	0x08007008
 80029bc:	24000004 	.word	0x24000004
 80029c0:	24000000 	.word	0x24000000
 80029c4:	24000020 	.word	0x24000020

080029c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b089      	sub	sp, #36	@ 0x24
 80029cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029ce:	4bb3      	ldr	r3, [pc, #716]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80029d6:	2b18      	cmp	r3, #24
 80029d8:	f200 8155 	bhi.w	8002c86 <HAL_RCC_GetSysClockFreq+0x2be>
 80029dc:	a201      	add	r2, pc, #4	@ (adr r2, 80029e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80029de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e2:	bf00      	nop
 80029e4:	08002a49 	.word	0x08002a49
 80029e8:	08002c87 	.word	0x08002c87
 80029ec:	08002c87 	.word	0x08002c87
 80029f0:	08002c87 	.word	0x08002c87
 80029f4:	08002c87 	.word	0x08002c87
 80029f8:	08002c87 	.word	0x08002c87
 80029fc:	08002c87 	.word	0x08002c87
 8002a00:	08002c87 	.word	0x08002c87
 8002a04:	08002a6f 	.word	0x08002a6f
 8002a08:	08002c87 	.word	0x08002c87
 8002a0c:	08002c87 	.word	0x08002c87
 8002a10:	08002c87 	.word	0x08002c87
 8002a14:	08002c87 	.word	0x08002c87
 8002a18:	08002c87 	.word	0x08002c87
 8002a1c:	08002c87 	.word	0x08002c87
 8002a20:	08002c87 	.word	0x08002c87
 8002a24:	08002a75 	.word	0x08002a75
 8002a28:	08002c87 	.word	0x08002c87
 8002a2c:	08002c87 	.word	0x08002c87
 8002a30:	08002c87 	.word	0x08002c87
 8002a34:	08002c87 	.word	0x08002c87
 8002a38:	08002c87 	.word	0x08002c87
 8002a3c:	08002c87 	.word	0x08002c87
 8002a40:	08002c87 	.word	0x08002c87
 8002a44:	08002a7b 	.word	0x08002a7b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a48:	4b94      	ldr	r3, [pc, #592]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f003 0320 	and.w	r3, r3, #32
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d009      	beq.n	8002a68 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a54:	4b91      	ldr	r3, [pc, #580]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	08db      	lsrs	r3, r3, #3
 8002a5a:	f003 0303 	and.w	r3, r3, #3
 8002a5e:	4a90      	ldr	r2, [pc, #576]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a60:	fa22 f303 	lsr.w	r3, r2, r3
 8002a64:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002a66:	e111      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002a68:	4b8d      	ldr	r3, [pc, #564]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a6a:	61bb      	str	r3, [r7, #24]
      break;
 8002a6c:	e10e      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002a6e:	4b8d      	ldr	r3, [pc, #564]	@ (8002ca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002a70:	61bb      	str	r3, [r7, #24]
      break;
 8002a72:	e10b      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002a74:	4b8c      	ldr	r3, [pc, #560]	@ (8002ca8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002a76:	61bb      	str	r3, [r7, #24]
      break;
 8002a78:	e108      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002a7a:	4b88      	ldr	r3, [pc, #544]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	f003 0303 	and.w	r3, r3, #3
 8002a82:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002a84:	4b85      	ldr	r3, [pc, #532]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	091b      	lsrs	r3, r3, #4
 8002a8a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a8e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002a90:	4b82      	ldr	r3, [pc, #520]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002a9a:	4b80      	ldr	r3, [pc, #512]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a9e:	08db      	lsrs	r3, r3, #3
 8002aa0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	fb02 f303 	mul.w	r3, r2, r3
 8002aaa:	ee07 3a90 	vmov	s15, r3
 8002aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 80e1 	beq.w	8002c80 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	f000 8083 	beq.w	8002bcc <HAL_RCC_GetSysClockFreq+0x204>
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	f200 80a1 	bhi.w	8002c10 <HAL_RCC_GetSysClockFreq+0x248>
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <HAL_RCC_GetSysClockFreq+0x114>
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d056      	beq.n	8002b88 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002ada:	e099      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002adc:	4b6f      	ldr	r3, [pc, #444]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0320 	and.w	r3, r3, #32
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d02d      	beq.n	8002b44 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ae8:	4b6c      	ldr	r3, [pc, #432]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	08db      	lsrs	r3, r3, #3
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	4a6b      	ldr	r2, [pc, #428]	@ (8002ca0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002af4:	fa22 f303 	lsr.w	r3, r2, r3
 8002af8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	ee07 3a90 	vmov	s15, r3
 8002b00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	ee07 3a90 	vmov	s15, r3
 8002b0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b12:	4b62      	ldr	r3, [pc, #392]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b26:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002b42:	e087      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002cb0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b56:	4b51      	ldr	r3, [pc, #324]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b6a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b86:	e065      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	ee07 3a90 	vmov	s15, r3
 8002b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b92:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002cb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b9a:	4b40      	ldr	r3, [pc, #256]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002baa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bae:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002bca:	e043      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	ee07 3a90 	vmov	s15, r3
 8002bd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002cb8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002bde:	4b2f      	ldr	r3, [pc, #188]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be6:	ee07 3a90 	vmov	s15, r3
 8002bea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002bee:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bf2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c0e:	e021      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	ee07 3a90 	vmov	s15, r3
 8002c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c1a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002cb4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002c1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c22:	4b1e      	ldr	r3, [pc, #120]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c2a:	ee07 3a90 	vmov	s15, r3
 8002c2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c32:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c36:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002cac <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c52:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002c54:	4b11      	ldr	r3, [pc, #68]	@ (8002c9c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c58:	0a5b      	lsrs	r3, r3, #9
 8002c5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c5e:	3301      	adds	r3, #1
 8002c60:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	ee07 3a90 	vmov	s15, r3
 8002c68:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c6c:	edd7 6a07 	vldr	s13, [r7, #28]
 8002c70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c78:	ee17 3a90 	vmov	r3, s15
 8002c7c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002c7e:	e005      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002c80:	2300      	movs	r3, #0
 8002c82:	61bb      	str	r3, [r7, #24]
      break;
 8002c84:	e002      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002c86:	4b07      	ldr	r3, [pc, #28]	@ (8002ca4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002c88:	61bb      	str	r3, [r7, #24]
      break;
 8002c8a:	bf00      	nop
  }

  return sysclockfreq;
 8002c8c:	69bb      	ldr	r3, [r7, #24]
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3724      	adds	r7, #36	@ 0x24
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	58024400 	.word	0x58024400
 8002ca0:	03d09000 	.word	0x03d09000
 8002ca4:	003d0900 	.word	0x003d0900
 8002ca8:	007a1200 	.word	0x007a1200
 8002cac:	46000000 	.word	0x46000000
 8002cb0:	4c742400 	.word	0x4c742400
 8002cb4:	4a742400 	.word	0x4a742400
 8002cb8:	4af42400 	.word	0x4af42400

08002cbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002cc2:	f7ff fe81 	bl	80029c8 <HAL_RCC_GetSysClockFreq>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	4b10      	ldr	r3, [pc, #64]	@ (8002d0c <HAL_RCC_GetHCLKFreq+0x50>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	0a1b      	lsrs	r3, r3, #8
 8002cce:	f003 030f 	and.w	r3, r3, #15
 8002cd2:	490f      	ldr	r1, [pc, #60]	@ (8002d10 <HAL_RCC_GetHCLKFreq+0x54>)
 8002cd4:	5ccb      	ldrb	r3, [r1, r3]
 8002cd6:	f003 031f 	and.w	r3, r3, #31
 8002cda:	fa22 f303 	lsr.w	r3, r2, r3
 8002cde:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002ce0:	4b0a      	ldr	r3, [pc, #40]	@ (8002d0c <HAL_RCC_GetHCLKFreq+0x50>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	f003 030f 	and.w	r3, r3, #15
 8002ce8:	4a09      	ldr	r2, [pc, #36]	@ (8002d10 <HAL_RCC_GetHCLKFreq+0x54>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8002cf6:	4a07      	ldr	r2, [pc, #28]	@ (8002d14 <HAL_RCC_GetHCLKFreq+0x58>)
 8002cf8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002cfa:	4a07      	ldr	r2, [pc, #28]	@ (8002d18 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002d00:	4b04      	ldr	r3, [pc, #16]	@ (8002d14 <HAL_RCC_GetHCLKFreq+0x58>)
 8002d02:	681b      	ldr	r3, [r3, #0]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	58024400 	.word	0x58024400
 8002d10:	08007008 	.word	0x08007008
 8002d14:	24000004 	.word	0x24000004
 8002d18:	24000000 	.word	0x24000000

08002d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002d20:	f7ff ffcc 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d28:	69db      	ldr	r3, [r3, #28]
 8002d2a:	091b      	lsrs	r3, r3, #4
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4904      	ldr	r1, [pc, #16]	@ (8002d44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	58024400 	.word	0x58024400
 8002d44:	08007008 	.word	0x08007008

08002d48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002d4c:	f7ff ffb6 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002d50:	4602      	mov	r2, r0
 8002d52:	4b06      	ldr	r3, [pc, #24]	@ (8002d6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	0a1b      	lsrs	r3, r3, #8
 8002d58:	f003 0307 	and.w	r3, r3, #7
 8002d5c:	4904      	ldr	r1, [pc, #16]	@ (8002d70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d5e:	5ccb      	ldrb	r3, [r1, r3]
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	58024400 	.word	0x58024400
 8002d70:	08007008 	.word	0x08007008

08002d74 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d78:	b0c6      	sub	sp, #280	@ 0x118
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d80:	2300      	movs	r3, #0
 8002d82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d86:	2300      	movs	r3, #0
 8002d88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d94:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002d98:	2500      	movs	r5, #0
 8002d9a:	ea54 0305 	orrs.w	r3, r4, r5
 8002d9e:	d049      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002da4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002da6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002daa:	d02f      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002dac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002db0:	d828      	bhi.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002db2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002db6:	d01a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002db8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002dbc:	d822      	bhi.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d003      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002dc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dc6:	d007      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002dc8:	e01c      	b.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dca:	4bab      	ldr	r3, [pc, #684]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dce:	4aaa      	ldr	r2, [pc, #680]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002dd6:	e01a      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002dd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ddc:	3308      	adds	r3, #8
 8002dde:	2102      	movs	r1, #2
 8002de0:	4618      	mov	r0, r3
 8002de2:	f001 fc25 	bl	8004630 <RCCEx_PLL2_Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002dec:	e00f      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002dee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002df2:	3328      	adds	r3, #40	@ 0x28
 8002df4:	2102      	movs	r1, #2
 8002df6:	4618      	mov	r0, r3
 8002df8:	f001 fccc 	bl	8004794 <RCCEx_PLL3_Config>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002e02:	e004      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002e0a:	e000      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10a      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002e16:	4b98      	ldr	r3, [pc, #608]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e24:	4a94      	ldr	r2, [pc, #592]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e26:	430b      	orrs	r3, r1
 8002e28:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e2a:	e003      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002e40:	f04f 0900 	mov.w	r9, #0
 8002e44:	ea58 0309 	orrs.w	r3, r8, r9
 8002e48:	d047      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002e4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e50:	2b04      	cmp	r3, #4
 8002e52:	d82a      	bhi.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002e54:	a201      	add	r2, pc, #4	@ (adr r2, 8002e5c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e71 	.word	0x08002e71
 8002e60:	08002e7f 	.word	0x08002e7f
 8002e64:	08002e95 	.word	0x08002e95
 8002e68:	08002eb3 	.word	0x08002eb3
 8002e6c:	08002eb3 	.word	0x08002eb3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e70:	4b81      	ldr	r3, [pc, #516]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e74:	4a80      	ldr	r2, [pc, #512]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e7c:	e01a      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e82:	3308      	adds	r3, #8
 8002e84:	2100      	movs	r1, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	f001 fbd2 	bl	8004630 <RCCEx_PLL2_Config>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e92:	e00f      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002e98:	3328      	adds	r3, #40	@ 0x28
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f001 fc79 	bl	8004794 <RCCEx_PLL3_Config>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002ea8:	e004      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002eb0:	e000      	b.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002eb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10a      	bne.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ec0:	f023 0107 	bic.w	r1, r3, #7
 8002ec4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eca:	4a6b      	ldr	r2, [pc, #428]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002ecc:	430b      	orrs	r3, r1
 8002ece:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ed0:	e003      	b.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ed2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002ed6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8002ee6:	f04f 0b00 	mov.w	fp, #0
 8002eea:	ea5a 030b 	orrs.w	r3, sl, fp
 8002eee:	d05b      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002ef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002ef4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ef8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002efc:	d03b      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8002efe:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8002f02:	d834      	bhi.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002f04:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f08:	d037      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002f0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f0e:	d82e      	bhi.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002f10:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002f14:	d033      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002f16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002f1a:	d828      	bhi.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f20:	d01a      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8002f22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f26:	d822      	bhi.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002f2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f30:	d007      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002f32:	e01c      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f34:	4b50      	ldr	r3, [pc, #320]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	4a4f      	ldr	r2, [pc, #316]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f40:	e01e      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f46:	3308      	adds	r3, #8
 8002f48:	2100      	movs	r1, #0
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f001 fb70 	bl	8004630 <RCCEx_PLL2_Config>
 8002f50:	4603      	mov	r3, r0
 8002f52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002f56:	e013      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f5c:	3328      	adds	r3, #40	@ 0x28
 8002f5e:	2100      	movs	r1, #0
 8002f60:	4618      	mov	r0, r3
 8002f62:	f001 fc17 	bl	8004794 <RCCEx_PLL3_Config>
 8002f66:	4603      	mov	r3, r0
 8002f68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f6c:	e008      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8002f74:	e004      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002f76:	bf00      	nop
 8002f78:	e002      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002f7a:	bf00      	nop
 8002f7c:	e000      	b.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8002f7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10b      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002f88:	4b3b      	ldr	r3, [pc, #236]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002f94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f98:	4a37      	ldr	r2, [pc, #220]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002f9a:	430b      	orrs	r3, r1
 8002f9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f9e:	e003      	b.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8002fa4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002fb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002fbe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	d05d      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002fcc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002fd0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002fd4:	d03b      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002fd6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002fda:	d834      	bhi.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002fdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fe0:	d037      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8002fe2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002fe6:	d82e      	bhi.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002fe8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002fec:	d033      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8002fee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002ff2:	d828      	bhi.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8002ff4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ff8:	d01a      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8002ffa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ffe:	d822      	bhi.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003000:	2b00      	cmp	r3, #0
 8003002:	d003      	beq.n	800300c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003004:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003008:	d007      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800300a:	e01c      	b.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800300c:	4b1a      	ldr	r3, [pc, #104]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800300e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003010:	4a19      	ldr	r2, [pc, #100]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003012:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003016:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003018:	e01e      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800301a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800301e:	3308      	adds	r3, #8
 8003020:	2100      	movs	r1, #0
 8003022:	4618      	mov	r0, r3
 8003024:	f001 fb04 	bl	8004630 <RCCEx_PLL2_Config>
 8003028:	4603      	mov	r3, r0
 800302a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800302e:	e013      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003034:	3328      	adds	r3, #40	@ 0x28
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f001 fbab 	bl	8004794 <RCCEx_PLL3_Config>
 800303e:	4603      	mov	r3, r0
 8003040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003044:	e008      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800304c:	e004      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800304e:	bf00      	nop
 8003050:	e002      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003052:	bf00      	nop
 8003054:	e000      	b.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003056:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003058:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10d      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003060:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800306c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003070:	4a01      	ldr	r2, [pc, #4]	@ (8003078 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003072:	430b      	orrs	r3, r1
 8003074:	6593      	str	r3, [r2, #88]	@ 0x58
 8003076:	e005      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003078:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800307c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003080:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003090:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003094:	2300      	movs	r3, #0
 8003096:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800309a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800309e:	460b      	mov	r3, r1
 80030a0:	4313      	orrs	r3, r2
 80030a2:	d03a      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80030a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030aa:	2b30      	cmp	r3, #48	@ 0x30
 80030ac:	d01f      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80030ae:	2b30      	cmp	r3, #48	@ 0x30
 80030b0:	d819      	bhi.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80030b2:	2b20      	cmp	r3, #32
 80030b4:	d00c      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80030b6:	2b20      	cmp	r3, #32
 80030b8:	d815      	bhi.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d019      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80030be:	2b10      	cmp	r3, #16
 80030c0:	d111      	bne.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030c2:	4baa      	ldr	r3, [pc, #680]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c6:	4aa9      	ldr	r2, [pc, #676]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80030ce:	e011      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80030d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80030d4:	3308      	adds	r3, #8
 80030d6:	2102      	movs	r1, #2
 80030d8:	4618      	mov	r0, r3
 80030da:	f001 faa9 	bl	8004630 <RCCEx_PLL2_Config>
 80030de:	4603      	mov	r3, r0
 80030e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80030e4:	e006      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80030ec:	e002      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80030ee:	bf00      	nop
 80030f0:	e000      	b.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80030f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d10a      	bne.n	8003112 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80030fc:	4b9b      	ldr	r3, [pc, #620]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80030fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003100:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800310a:	4a98      	ldr	r2, [pc, #608]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800310c:	430b      	orrs	r3, r1
 800310e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003110:	e003      	b.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003112:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003116:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800311a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003122:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003126:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800312a:	2300      	movs	r3, #0
 800312c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003130:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003134:	460b      	mov	r3, r1
 8003136:	4313      	orrs	r3, r2
 8003138:	d051      	beq.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800313a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800313e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003140:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003144:	d035      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003146:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800314a:	d82e      	bhi.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800314c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003150:	d031      	beq.n	80031b6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8003152:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003156:	d828      	bhi.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003158:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800315c:	d01a      	beq.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800315e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003162:	d822      	bhi.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003164:	2b00      	cmp	r3, #0
 8003166:	d003      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800316c:	d007      	beq.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800316e:	e01c      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003170:	4b7e      	ldr	r3, [pc, #504]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003174:	4a7d      	ldr	r2, [pc, #500]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003176:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800317a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800317c:	e01c      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800317e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003182:	3308      	adds	r3, #8
 8003184:	2100      	movs	r1, #0
 8003186:	4618      	mov	r0, r3
 8003188:	f001 fa52 	bl	8004630 <RCCEx_PLL2_Config>
 800318c:	4603      	mov	r3, r0
 800318e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003192:	e011      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003198:	3328      	adds	r3, #40	@ 0x28
 800319a:	2100      	movs	r1, #0
 800319c:	4618      	mov	r0, r3
 800319e:	f001 faf9 	bl	8004794 <RCCEx_PLL3_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80031a8:	e006      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80031b0:	e002      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80031b2:	bf00      	nop
 80031b4:	e000      	b.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80031b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d10a      	bne.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80031c0:	4b6a      	ldr	r3, [pc, #424]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80031c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031c4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80031c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ce:	4a67      	ldr	r2, [pc, #412]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80031d0:	430b      	orrs	r3, r1
 80031d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80031d4:	e003      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80031da:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80031de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80031ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80031ee:	2300      	movs	r3, #0
 80031f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80031f4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4313      	orrs	r3, r2
 80031fc:	d053      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80031fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003202:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003208:	d033      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800320a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800320e:	d82c      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003210:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003214:	d02f      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003216:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800321a:	d826      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800321c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003220:	d02b      	beq.n	800327a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003222:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003226:	d820      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003228:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800322c:	d012      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800322e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003232:	d81a      	bhi.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d022      	beq.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323c:	d115      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800323e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003242:	3308      	adds	r3, #8
 8003244:	2101      	movs	r1, #1
 8003246:	4618      	mov	r0, r3
 8003248:	f001 f9f2 	bl	8004630 <RCCEx_PLL2_Config>
 800324c:	4603      	mov	r3, r0
 800324e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003252:	e015      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003258:	3328      	adds	r3, #40	@ 0x28
 800325a:	2101      	movs	r1, #1
 800325c:	4618      	mov	r0, r3
 800325e:	f001 fa99 	bl	8004794 <RCCEx_PLL3_Config>
 8003262:	4603      	mov	r3, r0
 8003264:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003268:	e00a      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003270:	e006      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003272:	bf00      	nop
 8003274:	e004      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003276:	bf00      	nop
 8003278:	e002      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800327a:	bf00      	nop
 800327c:	e000      	b.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800327e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003280:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003288:	4b38      	ldr	r3, [pc, #224]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800328a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800328c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003294:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003296:	4a35      	ldr	r2, [pc, #212]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003298:	430b      	orrs	r3, r1
 800329a:	6513      	str	r3, [r2, #80]	@ 0x50
 800329c:	e003      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800329e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80032a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80032a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ae:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80032b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80032b6:	2300      	movs	r3, #0
 80032b8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80032bc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80032c0:	460b      	mov	r3, r1
 80032c2:	4313      	orrs	r3, r2
 80032c4:	d058      	beq.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80032c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80032ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80032ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d2:	d033      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80032d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d8:	d82c      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80032da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032de:	d02f      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80032e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032e4:	d826      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80032e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032ea:	d02b      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80032ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80032f0:	d820      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80032f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032f6:	d012      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80032f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032fc:	d81a      	bhi.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d022      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003302:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003306:	d115      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003308:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800330c:	3308      	adds	r3, #8
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f001 f98d 	bl	8004630 <RCCEx_PLL2_Config>
 8003316:	4603      	mov	r3, r0
 8003318:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800331c:	e015      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800331e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003322:	3328      	adds	r3, #40	@ 0x28
 8003324:	2101      	movs	r1, #1
 8003326:	4618      	mov	r0, r3
 8003328:	f001 fa34 	bl	8004794 <RCCEx_PLL3_Config>
 800332c:	4603      	mov	r3, r0
 800332e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003332:	e00a      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800333a:	e006      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800333c:	bf00      	nop
 800333e:	e004      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003340:	bf00      	nop
 8003342:	e002      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003344:	bf00      	nop
 8003346:	e000      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800334a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10e      	bne.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003352:	4b06      	ldr	r3, [pc, #24]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003356:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800335a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800335e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003362:	4a02      	ldr	r2, [pc, #8]	@ (800336c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003364:	430b      	orrs	r3, r1
 8003366:	6593      	str	r3, [r2, #88]	@ 0x58
 8003368:	e006      	b.n	8003378 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800336a:	bf00      	nop
 800336c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003370:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003374:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003378:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800337c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003380:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003384:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003388:	2300      	movs	r3, #0
 800338a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800338e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003392:	460b      	mov	r3, r1
 8003394:	4313      	orrs	r3, r2
 8003396:	d037      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800339c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800339e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033a2:	d00e      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80033a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033a8:	d816      	bhi.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d018      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80033ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033b2:	d111      	bne.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033b4:	4bc4      	ldr	r3, [pc, #784]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	4ac3      	ldr	r2, [pc, #780]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80033c0:	e00f      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033c6:	3308      	adds	r3, #8
 80033c8:	2101      	movs	r1, #1
 80033ca:	4618      	mov	r0, r3
 80033cc:	f001 f930 	bl	8004630 <RCCEx_PLL2_Config>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80033d6:	e004      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80033de:	e000      	b.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80033e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10a      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80033ea:	4bb7      	ldr	r3, [pc, #732]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033ee:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80033f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80033f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f8:	4ab3      	ldr	r2, [pc, #716]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80033fa:	430b      	orrs	r3, r1
 80033fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80033fe:	e003      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003400:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003404:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800340c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003410:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003414:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003418:	2300      	movs	r3, #0
 800341a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800341e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003422:	460b      	mov	r3, r1
 8003424:	4313      	orrs	r3, r2
 8003426:	d039      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003428:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800342c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800342e:	2b03      	cmp	r3, #3
 8003430:	d81c      	bhi.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003432:	a201      	add	r2, pc, #4	@ (adr r2, 8003438 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003438:	08003475 	.word	0x08003475
 800343c:	08003449 	.word	0x08003449
 8003440:	08003457 	.word	0x08003457
 8003444:	08003475 	.word	0x08003475
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003448:	4b9f      	ldr	r3, [pc, #636]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800344a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344c:	4a9e      	ldr	r2, [pc, #632]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800344e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003454:	e00f      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800345a:	3308      	adds	r3, #8
 800345c:	2102      	movs	r1, #2
 800345e:	4618      	mov	r0, r3
 8003460:	f001 f8e6 	bl	8004630 <RCCEx_PLL2_Config>
 8003464:	4603      	mov	r3, r0
 8003466:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800346a:	e004      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003472:	e000      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003474:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003476:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10a      	bne.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800347e:	4b92      	ldr	r3, [pc, #584]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003482:	f023 0103 	bic.w	r1, r3, #3
 8003486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800348a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800348c:	4a8e      	ldr	r2, [pc, #568]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800348e:	430b      	orrs	r3, r1
 8003490:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003492:	e003      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003494:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003498:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800349c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80034a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80034a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80034ac:	2300      	movs	r3, #0
 80034ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80034b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80034b6:	460b      	mov	r3, r1
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f000 8099 	beq.w	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034be:	4b83      	ldr	r3, [pc, #524]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a82      	ldr	r2, [pc, #520]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80034c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034ca:	f7fe f8f9 	bl	80016c0 <HAL_GetTick>
 80034ce:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034d2:	e00b      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034d4:	f7fe f8f4 	bl	80016c0 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b64      	cmp	r3, #100	@ 0x64
 80034e2:	d903      	bls.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80034ea:	e005      	b.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034ec:	4b77      	ldr	r3, [pc, #476]	@ (80036cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d0ed      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80034f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d173      	bne.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003500:	4b71      	ldr	r3, [pc, #452]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003502:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003508:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800350c:	4053      	eors	r3, r2
 800350e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003512:	2b00      	cmp	r3, #0
 8003514:	d015      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003516:	4b6c      	ldr	r3, [pc, #432]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003518:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800351e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003522:	4b69      	ldr	r3, [pc, #420]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003526:	4a68      	ldr	r2, [pc, #416]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003528:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352e:	4b66      	ldr	r3, [pc, #408]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003532:	4a65      	ldr	r2, [pc, #404]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003534:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003538:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800353a:	4a63      	ldr	r2, [pc, #396]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800353c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003540:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003546:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800354a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800354e:	d118      	bne.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003550:	f7fe f8b6 	bl	80016c0 <HAL_GetTick>
 8003554:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003558:	e00d      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800355a:	f7fe f8b1 	bl	80016c0 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003564:	1ad2      	subs	r2, r2, r3
 8003566:	f241 3388 	movw	r3, #5000	@ 0x1388
 800356a:	429a      	cmp	r2, r3
 800356c:	d903      	bls.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003574:	e005      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003576:	4b54      	ldr	r3, [pc, #336]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d0eb      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003582:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003586:	2b00      	cmp	r3, #0
 8003588:	d129      	bne.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800358a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800358e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003596:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800359a:	d10e      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x846>
 800359c:	4b4a      	ldr	r3, [pc, #296]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80035a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80035ac:	091a      	lsrs	r2, r3, #4
 80035ae:	4b48      	ldr	r3, [pc, #288]	@ (80036d0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80035b0:	4013      	ands	r3, r2
 80035b2:	4a45      	ldr	r2, [pc, #276]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035b4:	430b      	orrs	r3, r1
 80035b6:	6113      	str	r3, [r2, #16]
 80035b8:	e005      	b.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80035ba:	4b43      	ldr	r3, [pc, #268]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	4a42      	ldr	r2, [pc, #264]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035c0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80035c4:	6113      	str	r3, [r2, #16]
 80035c6:	4b40      	ldr	r3, [pc, #256]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035c8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80035ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80035d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035d6:	4a3c      	ldr	r2, [pc, #240]	@ (80036c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80035d8:	430b      	orrs	r3, r1
 80035da:	6713      	str	r3, [r2, #112]	@ 0x70
 80035dc:	e008      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80035e6:	e003      	b.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80035ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80035f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80035f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f8:	f002 0301 	and.w	r3, r2, #1
 80035fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003600:	2300      	movs	r3, #0
 8003602:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003606:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800360a:	460b      	mov	r3, r1
 800360c:	4313      	orrs	r3, r2
 800360e:	f000 808f 	beq.w	8003730 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003612:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003616:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003618:	2b28      	cmp	r3, #40	@ 0x28
 800361a:	d871      	bhi.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800361c:	a201      	add	r2, pc, #4	@ (adr r2, 8003624 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800361e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003622:	bf00      	nop
 8003624:	08003709 	.word	0x08003709
 8003628:	08003701 	.word	0x08003701
 800362c:	08003701 	.word	0x08003701
 8003630:	08003701 	.word	0x08003701
 8003634:	08003701 	.word	0x08003701
 8003638:	08003701 	.word	0x08003701
 800363c:	08003701 	.word	0x08003701
 8003640:	08003701 	.word	0x08003701
 8003644:	080036d5 	.word	0x080036d5
 8003648:	08003701 	.word	0x08003701
 800364c:	08003701 	.word	0x08003701
 8003650:	08003701 	.word	0x08003701
 8003654:	08003701 	.word	0x08003701
 8003658:	08003701 	.word	0x08003701
 800365c:	08003701 	.word	0x08003701
 8003660:	08003701 	.word	0x08003701
 8003664:	080036eb 	.word	0x080036eb
 8003668:	08003701 	.word	0x08003701
 800366c:	08003701 	.word	0x08003701
 8003670:	08003701 	.word	0x08003701
 8003674:	08003701 	.word	0x08003701
 8003678:	08003701 	.word	0x08003701
 800367c:	08003701 	.word	0x08003701
 8003680:	08003701 	.word	0x08003701
 8003684:	08003709 	.word	0x08003709
 8003688:	08003701 	.word	0x08003701
 800368c:	08003701 	.word	0x08003701
 8003690:	08003701 	.word	0x08003701
 8003694:	08003701 	.word	0x08003701
 8003698:	08003701 	.word	0x08003701
 800369c:	08003701 	.word	0x08003701
 80036a0:	08003701 	.word	0x08003701
 80036a4:	08003709 	.word	0x08003709
 80036a8:	08003701 	.word	0x08003701
 80036ac:	08003701 	.word	0x08003701
 80036b0:	08003701 	.word	0x08003701
 80036b4:	08003701 	.word	0x08003701
 80036b8:	08003701 	.word	0x08003701
 80036bc:	08003701 	.word	0x08003701
 80036c0:	08003701 	.word	0x08003701
 80036c4:	08003709 	.word	0x08003709
 80036c8:	58024400 	.word	0x58024400
 80036cc:	58024800 	.word	0x58024800
 80036d0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036d8:	3308      	adds	r3, #8
 80036da:	2101      	movs	r1, #1
 80036dc:	4618      	mov	r0, r3
 80036de:	f000 ffa7 	bl	8004630 <RCCEx_PLL2_Config>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80036e8:	e00f      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80036ee:	3328      	adds	r3, #40	@ 0x28
 80036f0:	2101      	movs	r1, #1
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f84e 	bl	8004794 <RCCEx_PLL3_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80036fe:	e004      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003706:	e000      	b.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8003708:	bf00      	nop
    }

    if (ret == HAL_OK)
 800370a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10a      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003712:	4bbf      	ldr	r3, [pc, #764]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003716:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800371a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800371e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003720:	4abb      	ldr	r2, [pc, #748]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003722:	430b      	orrs	r3, r1
 8003724:	6553      	str	r3, [r2, #84]	@ 0x54
 8003726:	e003      	b.n	8003730 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003728:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800372c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003730:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003738:	f002 0302 	and.w	r3, r2, #2
 800373c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003740:	2300      	movs	r3, #0
 8003742:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003746:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800374a:	460b      	mov	r3, r1
 800374c:	4313      	orrs	r3, r2
 800374e:	d041      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003756:	2b05      	cmp	r3, #5
 8003758:	d824      	bhi.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800375a:	a201      	add	r2, pc, #4	@ (adr r2, 8003760 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800375c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003760:	080037ad 	.word	0x080037ad
 8003764:	08003779 	.word	0x08003779
 8003768:	0800378f 	.word	0x0800378f
 800376c:	080037ad 	.word	0x080037ad
 8003770:	080037ad 	.word	0x080037ad
 8003774:	080037ad 	.word	0x080037ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800377c:	3308      	adds	r3, #8
 800377e:	2101      	movs	r1, #1
 8003780:	4618      	mov	r0, r3
 8003782:	f000 ff55 	bl	8004630 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800378c:	e00f      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800378e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003792:	3328      	adds	r3, #40	@ 0x28
 8003794:	2101      	movs	r1, #1
 8003796:	4618      	mov	r0, r3
 8003798:	f000 fffc 	bl	8004794 <RCCEx_PLL3_Config>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80037a2:	e004      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80037aa:	e000      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80037ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10a      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80037b6:	4b96      	ldr	r3, [pc, #600]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ba:	f023 0107 	bic.w	r1, r3, #7
 80037be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80037c4:	4a92      	ldr	r2, [pc, #584]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80037c6:	430b      	orrs	r3, r1
 80037c8:	6553      	str	r3, [r2, #84]	@ 0x54
 80037ca:	e003      	b.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80037d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037dc:	f002 0304 	and.w	r3, r2, #4
 80037e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037e4:	2300      	movs	r3, #0
 80037e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80037ea:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037ee:	460b      	mov	r3, r1
 80037f0:	4313      	orrs	r3, r2
 80037f2:	d044      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80037f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fc:	2b05      	cmp	r3, #5
 80037fe:	d825      	bhi.n	800384c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8003800:	a201      	add	r2, pc, #4	@ (adr r2, 8003808 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8003802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003806:	bf00      	nop
 8003808:	08003855 	.word	0x08003855
 800380c:	08003821 	.word	0x08003821
 8003810:	08003837 	.word	0x08003837
 8003814:	08003855 	.word	0x08003855
 8003818:	08003855 	.word	0x08003855
 800381c:	08003855 	.word	0x08003855
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003824:	3308      	adds	r3, #8
 8003826:	2101      	movs	r1, #1
 8003828:	4618      	mov	r0, r3
 800382a:	f000 ff01 	bl	8004630 <RCCEx_PLL2_Config>
 800382e:	4603      	mov	r3, r0
 8003830:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003834:	e00f      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800383a:	3328      	adds	r3, #40	@ 0x28
 800383c:	2101      	movs	r1, #1
 800383e:	4618      	mov	r0, r3
 8003840:	f000 ffa8 	bl	8004794 <RCCEx_PLL3_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800384a:	e004      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003852:	e000      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8003854:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003856:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10b      	bne.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800385e:	4b6c      	ldr	r3, [pc, #432]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003862:	f023 0107 	bic.w	r1, r3, #7
 8003866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386e:	4a68      	ldr	r2, [pc, #416]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003870:	430b      	orrs	r3, r1
 8003872:	6593      	str	r3, [r2, #88]	@ 0x58
 8003874:	e003      	b.n	800387e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003876:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800387a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800387e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003886:	f002 0320 	and.w	r3, r2, #32
 800388a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800388e:	2300      	movs	r3, #0
 8003890:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003894:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003898:	460b      	mov	r3, r1
 800389a:	4313      	orrs	r3, r2
 800389c:	d055      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800389e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038aa:	d033      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80038ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038b0:	d82c      	bhi.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80038b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b6:	d02f      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80038b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038bc:	d826      	bhi.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80038be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038c2:	d02b      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80038c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038c8:	d820      	bhi.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80038ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038ce:	d012      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80038d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038d4:	d81a      	bhi.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d022      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80038da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038de:	d115      	bne.n	800390c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038e4:	3308      	adds	r3, #8
 80038e6:	2100      	movs	r1, #0
 80038e8:	4618      	mov	r0, r3
 80038ea:	f000 fea1 	bl	8004630 <RCCEx_PLL2_Config>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80038f4:	e015      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80038f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038fa:	3328      	adds	r3, #40	@ 0x28
 80038fc:	2102      	movs	r1, #2
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 ff48 	bl	8004794 <RCCEx_PLL3_Config>
 8003904:	4603      	mov	r3, r0
 8003906:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800390a:	e00a      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003912:	e006      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003914:	bf00      	nop
 8003916:	e004      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003918:	bf00      	nop
 800391a:	e002      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800391c:	bf00      	nop
 800391e:	e000      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8003920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003922:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10b      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800392a:	4b39      	ldr	r3, [pc, #228]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800392c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003936:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800393a:	4a35      	ldr	r2, [pc, #212]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800393c:	430b      	orrs	r3, r1
 800393e:	6553      	str	r3, [r2, #84]	@ 0x54
 8003940:	e003      	b.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003942:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003946:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800394a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800394e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003952:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003956:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800395a:	2300      	movs	r3, #0
 800395c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003960:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003964:	460b      	mov	r3, r1
 8003966:	4313      	orrs	r3, r2
 8003968:	d058      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800396a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800396e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003972:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003976:	d033      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003978:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800397c:	d82c      	bhi.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800397e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003982:	d02f      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8003984:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003988:	d826      	bhi.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800398a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800398e:	d02b      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003990:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003994:	d820      	bhi.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8003996:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800399a:	d012      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800399c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039a0:	d81a      	bhi.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d022      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80039a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039aa:	d115      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039b0:	3308      	adds	r3, #8
 80039b2:	2100      	movs	r1, #0
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 fe3b 	bl	8004630 <RCCEx_PLL2_Config>
 80039ba:	4603      	mov	r3, r0
 80039bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80039c0:	e015      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039c6:	3328      	adds	r3, #40	@ 0x28
 80039c8:	2102      	movs	r1, #2
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fee2 	bl	8004794 <RCCEx_PLL3_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80039d6:	e00a      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039de:	e006      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80039e0:	bf00      	nop
 80039e2:	e004      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80039e4:	bf00      	nop
 80039e6:	e002      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80039e8:	bf00      	nop
 80039ea:	e000      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80039ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d10e      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80039f6:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80039f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039fa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80039fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a06:	4a02      	ldr	r2, [pc, #8]	@ (8003a10 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8003a08:	430b      	orrs	r3, r1
 8003a0a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a0c:	e006      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8003a0e:	bf00      	nop
 8003a10:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a24:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003a28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003a32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003a36:	460b      	mov	r3, r1
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	d055      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a44:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003a48:	d033      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8003a4a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003a4e:	d82c      	bhi.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003a50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a54:	d02f      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8003a56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a5a:	d826      	bhi.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003a5c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003a60:	d02b      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8003a62:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003a66:	d820      	bhi.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003a68:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a6c:	d012      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8003a6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a72:	d81a      	bhi.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d022      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8003a78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a7c:	d115      	bne.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a82:	3308      	adds	r3, #8
 8003a84:	2100      	movs	r1, #0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f000 fdd2 	bl	8004630 <RCCEx_PLL2_Config>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003a92:	e015      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a98:	3328      	adds	r3, #40	@ 0x28
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f000 fe79 	bl	8004794 <RCCEx_PLL3_Config>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003aa8:	e00a      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ab0:	e006      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003ab2:	bf00      	nop
 8003ab4:	e004      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003ab6:	bf00      	nop
 8003ab8:	e002      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003aba:	bf00      	nop
 8003abc:	e000      	b.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8003abe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ac8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003ad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ad4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ad8:	4a9c      	ldr	r2, [pc, #624]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ada:	430b      	orrs	r3, r1
 8003adc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ade:	e003      	b.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ae4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8003ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003af0:	f002 0308 	and.w	r3, r2, #8
 8003af4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003af8:	2300      	movs	r3, #0
 8003afa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003afe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003b02:	460b      	mov	r3, r1
 8003b04:	4313      	orrs	r3, r2
 8003b06:	d01e      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8003b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b14:	d10c      	bne.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b1a:	3328      	adds	r3, #40	@ 0x28
 8003b1c:	2102      	movs	r1, #2
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f000 fe38 	bl	8004794 <RCCEx_PLL3_Config>
 8003b24:	4603      	mov	r3, r0
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8003b30:	4b86      	ldr	r3, [pc, #536]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b34:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b40:	4a82      	ldr	r2, [pc, #520]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b42:	430b      	orrs	r3, r1
 8003b44:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4e:	f002 0310 	and.w	r3, r2, #16
 8003b52:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b56:	2300      	movs	r3, #0
 8003b58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b5c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003b60:	460b      	mov	r3, r1
 8003b62:	4313      	orrs	r3, r2
 8003b64:	d01e      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003b66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b72:	d10c      	bne.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b78:	3328      	adds	r3, #40	@ 0x28
 8003b7a:	2102      	movs	r1, #2
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f000 fe09 	bl	8004794 <RCCEx_PLL3_Config>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d002      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b8e:	4b6f      	ldr	r3, [pc, #444]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b92:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b9e:	4a6b      	ldr	r2, [pc, #428]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bac:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003bb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003bb6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003bba:	460b      	mov	r3, r1
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	d03e      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bc4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003bc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bcc:	d022      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8003bce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bd2:	d81b      	bhi.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d003      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8003bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bdc:	d00b      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8003bde:	e015      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003be4:	3308      	adds	r3, #8
 8003be6:	2100      	movs	r1, #0
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 fd21 	bl	8004630 <RCCEx_PLL2_Config>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003bf4:	e00f      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003bf6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bfa:	3328      	adds	r3, #40	@ 0x28
 8003bfc:	2102      	movs	r1, #2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fdc8 	bl	8004794 <RCCEx_PLL3_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003c0a:	e004      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c12:	e000      	b.n	8003c16 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8003c14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10b      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c1e:	4b4b      	ldr	r3, [pc, #300]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c22:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003c2e:	4a47      	ldr	r2, [pc, #284]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c30:	430b      	orrs	r3, r1
 8003c32:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c34:	e003      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c46:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003c4a:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c50:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003c54:	460b      	mov	r3, r1
 8003c56:	4313      	orrs	r3, r2
 8003c58:	d03b      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003c5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c62:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c66:	d01f      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8003c68:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c6c:	d818      	bhi.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8003c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c72:	d003      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8003c74:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c78:	d007      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8003c7a:	e011      	b.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c7c:	4b33      	ldr	r3, [pc, #204]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c80:	4a32      	ldr	r2, [pc, #200]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003c82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003c88:	e00f      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c8e:	3328      	adds	r3, #40	@ 0x28
 8003c90:	2101      	movs	r1, #1
 8003c92:	4618      	mov	r0, r3
 8003c94:	f000 fd7e 	bl	8004794 <RCCEx_PLL3_Config>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8003c9e:	e004      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ca6:	e000      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8003ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003caa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cb2:	4b26      	ldr	r3, [pc, #152]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003cba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc2:	4a22      	ldr	r2, [pc, #136]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003cc4:	430b      	orrs	r3, r1
 8003cc6:	6553      	str	r3, [r2, #84]	@ 0x54
 8003cc8:	e003      	b.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003cd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cda:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003cde:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ce4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4313      	orrs	r3, r2
 8003cec:	d034      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8003cf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cfc:	d007      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8003cfe:	e011      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d00:	4b12      	ldr	r3, [pc, #72]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d04:	4a11      	ldr	r2, [pc, #68]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003d0c:	e00e      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d12:	3308      	adds	r3, #8
 8003d14:	2102      	movs	r1, #2
 8003d16:	4618      	mov	r0, r3
 8003d18:	f000 fc8a 	bl	8004630 <RCCEx_PLL2_Config>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003d22:	e003      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10d      	bne.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003d34:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d42:	4a02      	ldr	r2, [pc, #8]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8003d44:	430b      	orrs	r3, r1
 8003d46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d48:	e006      	b.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8003d4a:	bf00      	nop
 8003d4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d54:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003d64:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d66:	2300      	movs	r3, #0
 8003d68:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d6a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4313      	orrs	r3, r2
 8003d72:	d00c      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d78:	3328      	adds	r3, #40	@ 0x28
 8003d7a:	2102      	movs	r1, #2
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fd09 	bl	8004794 <RCCEx_PLL3_Config>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d96:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003d9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003da0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003da4:	460b      	mov	r3, r1
 8003da6:	4313      	orrs	r3, r2
 8003da8:	d036      	beq.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003daa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003db0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003db4:	d018      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8003db6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dba:	d811      	bhi.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dc0:	d014      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8003dc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dc6:	d80b      	bhi.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d011      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8003dcc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dd0:	d106      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dd2:	4bb7      	ldr	r3, [pc, #732]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dd6:	4ab6      	ldr	r2, [pc, #728]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003dd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003dde:	e008      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003de6:	e004      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003de8:	bf00      	nop
 8003dea:	e002      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003dec:	bf00      	nop
 8003dee:	e000      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8003df0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003df2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10a      	bne.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003dfa:	4bad      	ldr	r3, [pc, #692]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dfe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e06:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e08:	4aa9      	ldr	r2, [pc, #676]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e0a:	430b      	orrs	r3, r1
 8003e0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e0e:	e003      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003e24:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e26:	2300      	movs	r3, #0
 8003e28:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e2a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4313      	orrs	r3, r2
 8003e32:	d009      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e34:	4b9e      	ldr	r3, [pc, #632]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e42:	4a9b      	ldr	r2, [pc, #620]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e44:	430b      	orrs	r3, r1
 8003e46:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e50:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003e54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e56:	2300      	movs	r3, #0
 8003e58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e5a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003e5e:	460b      	mov	r3, r1
 8003e60:	4313      	orrs	r3, r2
 8003e62:	d009      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003e64:	4b92      	ldr	r3, [pc, #584]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e68:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003e6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e70:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e72:	4a8f      	ldr	r2, [pc, #572]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e80:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003e84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e86:	2300      	movs	r3, #0
 8003e88:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e8a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003e8e:	460b      	mov	r3, r1
 8003e90:	4313      	orrs	r3, r2
 8003e92:	d00e      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e94:	4b86      	ldr	r3, [pc, #536]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	4a85      	ldr	r2, [pc, #532]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003e9a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003e9e:	6113      	str	r3, [r2, #16]
 8003ea0:	4b83      	ldr	r3, [pc, #524]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ea2:	6919      	ldr	r1, [r3, #16]
 8003ea4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ea8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003eac:	4a80      	ldr	r2, [pc, #512]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003eae:	430b      	orrs	r3, r1
 8003eb0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eba:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ec4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	d009      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003ece:	4b78      	ldr	r3, [pc, #480]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003ed6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003edc:	4a74      	ldr	r2, [pc, #464]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003ede:	430b      	orrs	r3, r1
 8003ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eea:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ef4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003ef8:	460b      	mov	r3, r1
 8003efa:	4313      	orrs	r3, r2
 8003efc:	d00a      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003efe:	4b6c      	ldr	r3, [pc, #432]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f02:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0e:	4a68      	ldr	r2, [pc, #416]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003f20:	f003 0301 	and.w	r3, r3, #1
 8003f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f26:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	d011      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f34:	3308      	adds	r3, #8
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fb79 	bl	8004630 <RCCEx_PLL2_Config>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003f44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	6239      	str	r1, [r7, #32]
 8003f60:	f003 0302 	and.w	r3, r3, #2
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	d011      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f74:	3308      	adds	r3, #8
 8003f76:	2101      	movs	r1, #1
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f000 fb59 	bl	8004630 <RCCEx_PLL2_Config>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003f84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d003      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f90:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003f94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f9c:	2100      	movs	r1, #0
 8003f9e:	61b9      	str	r1, [r7, #24]
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	61fb      	str	r3, [r7, #28]
 8003fa6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003faa:	460b      	mov	r3, r1
 8003fac:	4313      	orrs	r3, r2
 8003fae:	d011      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	2102      	movs	r1, #2
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 fb39 	bl	8004630 <RCCEx_PLL2_Config>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8003fc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003fd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fdc:	2100      	movs	r1, #0
 8003fde:	6139      	str	r1, [r7, #16]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003fea:	460b      	mov	r3, r1
 8003fec:	4313      	orrs	r3, r2
 8003fee:	d011      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ff4:	3328      	adds	r3, #40	@ 0x28
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fbcb 	bl	8004794 <RCCEx_PLL3_Config>
 8003ffe:	4603      	mov	r3, r0
 8004000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004004:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800400c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004010:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401c:	2100      	movs	r1, #0
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	f003 0310 	and.w	r3, r3, #16
 8004024:	60fb      	str	r3, [r7, #12]
 8004026:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800402a:	460b      	mov	r3, r1
 800402c:	4313      	orrs	r3, r2
 800402e:	d011      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004034:	3328      	adds	r3, #40	@ 0x28
 8004036:	2101      	movs	r1, #1
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fbab 	bl	8004794 <RCCEx_PLL3_Config>
 800403e:	4603      	mov	r3, r0
 8004040:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800404c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004050:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405c:	2100      	movs	r1, #0
 800405e:	6039      	str	r1, [r7, #0]
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	607b      	str	r3, [r7, #4]
 8004066:	e9d7 1200 	ldrd	r1, r2, [r7]
 800406a:	460b      	mov	r3, r1
 800406c:	4313      	orrs	r3, r2
 800406e:	d011      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004074:	3328      	adds	r3, #40	@ 0x28
 8004076:	2102      	movs	r1, #2
 8004078:	4618      	mov	r0, r3
 800407a:	f000 fb8b 	bl	8004794 <RCCEx_PLL3_Config>
 800407e:	4603      	mov	r3, r0
 8004080:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004084:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004088:	2b00      	cmp	r3, #0
 800408a:	d003      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800408c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004090:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004094:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800409c:	2300      	movs	r3, #0
 800409e:	e000      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80040a8:	46bd      	mov	sp, r7
 80040aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040ae:	bf00      	nop
 80040b0:	58024400 	.word	0x58024400

080040b4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80040b8:	f7fe fe00 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 80040bc:	4602      	mov	r2, r0
 80040be:	4b06      	ldr	r3, [pc, #24]	@ (80040d8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	091b      	lsrs	r3, r3, #4
 80040c4:	f003 0307 	and.w	r3, r3, #7
 80040c8:	4904      	ldr	r1, [pc, #16]	@ (80040dc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80040ca:	5ccb      	ldrb	r3, [r1, r3]
 80040cc:	f003 031f 	and.w	r3, r3, #31
 80040d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	bd80      	pop	{r7, pc}
 80040d8:	58024400 	.word	0x58024400
 80040dc:	08007008 	.word	0x08007008

080040e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b089      	sub	sp, #36	@ 0x24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80040e8:	4ba1      	ldr	r3, [pc, #644]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ec:	f003 0303 	and.w	r3, r3, #3
 80040f0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80040f2:	4b9f      	ldr	r3, [pc, #636]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040f6:	0b1b      	lsrs	r3, r3, #12
 80040f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040fc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80040fe:	4b9c      	ldr	r3, [pc, #624]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004102:	091b      	lsrs	r3, r3, #4
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800410a:	4b99      	ldr	r3, [pc, #612]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800410c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800410e:	08db      	lsrs	r3, r3, #3
 8004110:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004114:	693a      	ldr	r2, [r7, #16]
 8004116:	fb02 f303 	mul.w	r3, r2, r3
 800411a:	ee07 3a90 	vmov	s15, r3
 800411e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004122:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	2b00      	cmp	r3, #0
 800412a:	f000 8111 	beq.w	8004350 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	2b02      	cmp	r3, #2
 8004132:	f000 8083 	beq.w	800423c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	2b02      	cmp	r3, #2
 800413a:	f200 80a1 	bhi.w	8004280 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d003      	beq.n	800414c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d056      	beq.n	80041f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800414a:	e099      	b.n	8004280 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800414c:	4b88      	ldr	r3, [pc, #544]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0320 	and.w	r3, r3, #32
 8004154:	2b00      	cmp	r3, #0
 8004156:	d02d      	beq.n	80041b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004158:	4b85      	ldr	r3, [pc, #532]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	08db      	lsrs	r3, r3, #3
 800415e:	f003 0303 	and.w	r3, r3, #3
 8004162:	4a84      	ldr	r2, [pc, #528]	@ (8004374 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004164:	fa22 f303 	lsr.w	r3, r2, r3
 8004168:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	ee07 3a90 	vmov	s15, r3
 8004170:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	ee07 3a90 	vmov	s15, r3
 800417a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800417e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004182:	4b7b      	ldr	r3, [pc, #492]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800418a:	ee07 3a90 	vmov	s15, r3
 800418e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004192:	ed97 6a03 	vldr	s12, [r7, #12]
 8004196:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800419a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800419e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80041b2:	e087      	b.n	80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	ee07 3a90 	vmov	s15, r3
 80041ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800437c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80041c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ce:	ee07 3a90 	vmov	s15, r3
 80041d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80041da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80041f6:	e065      	b.n	80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	ee07 3a90 	vmov	s15, r3
 80041fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004202:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004380 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004206:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800420a:	4b59      	ldr	r3, [pc, #356]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800420c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004212:	ee07 3a90 	vmov	s15, r3
 8004216:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800421a:	ed97 6a03 	vldr	s12, [r7, #12]
 800421e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004222:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004226:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800422a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800422e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004236:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800423a:	e043      	b.n	80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	ee07 3a90 	vmov	s15, r3
 8004242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004246:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004384 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800424a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800424e:	4b48      	ldr	r3, [pc, #288]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004256:	ee07 3a90 	vmov	s15, r3
 800425a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800425e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004262:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004266:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800426a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800426e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004272:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800427a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800427e:	e021      	b.n	80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	ee07 3a90 	vmov	s15, r3
 8004286:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800428a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004380 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800428e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004292:	4b37      	ldr	r3, [pc, #220]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800429a:	ee07 3a90 	vmov	s15, r3
 800429e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80042a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004378 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80042c4:	4b2a      	ldr	r3, [pc, #168]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c8:	0a5b      	lsrs	r3, r3, #9
 80042ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042da:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042de:	edd7 6a07 	vldr	s13, [r7, #28]
 80042e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042ea:	ee17 2a90 	vmov	r2, s15
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80042f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f6:	0c1b      	lsrs	r3, r3, #16
 80042f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042fc:	ee07 3a90 	vmov	s15, r3
 8004300:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004304:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004308:	ee37 7a87 	vadd.f32	s14, s15, s14
 800430c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004318:	ee17 2a90 	vmov	r2, s15
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004320:	4b13      	ldr	r3, [pc, #76]	@ (8004370 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004324:	0e1b      	lsrs	r3, r3, #24
 8004326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800432a:	ee07 3a90 	vmov	s15, r3
 800432e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004336:	ee37 7a87 	vadd.f32	s14, s15, s14
 800433a:	edd7 6a07 	vldr	s13, [r7, #28]
 800433e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004342:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004346:	ee17 2a90 	vmov	r2, s15
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800434e:	e008      	b.n	8004362 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	609a      	str	r2, [r3, #8]
}
 8004362:	bf00      	nop
 8004364:	3724      	adds	r7, #36	@ 0x24
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	58024400 	.word	0x58024400
 8004374:	03d09000 	.word	0x03d09000
 8004378:	46000000 	.word	0x46000000
 800437c:	4c742400 	.word	0x4c742400
 8004380:	4a742400 	.word	0x4a742400
 8004384:	4af42400 	.word	0x4af42400

08004388 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004388:	b480      	push	{r7}
 800438a:	b089      	sub	sp, #36	@ 0x24
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004390:	4ba1      	ldr	r3, [pc, #644]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004394:	f003 0303 	and.w	r3, r3, #3
 8004398:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800439a:	4b9f      	ldr	r3, [pc, #636]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800439c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439e:	0d1b      	lsrs	r3, r3, #20
 80043a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80043a6:	4b9c      	ldr	r3, [pc, #624]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	0a1b      	lsrs	r3, r3, #8
 80043ac:	f003 0301 	and.w	r3, r3, #1
 80043b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80043b2:	4b99      	ldr	r3, [pc, #612]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b6:	08db      	lsrs	r3, r3, #3
 80043b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	fb02 f303 	mul.w	r3, r2, r3
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	f000 8111 	beq.w	80045f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	f000 8083 	beq.w	80044e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	2b02      	cmp	r3, #2
 80043e2:	f200 80a1 	bhi.w	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80043ec:	69bb      	ldr	r3, [r7, #24]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d056      	beq.n	80044a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80043f2:	e099      	b.n	8004528 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043f4:	4b88      	ldr	r3, [pc, #544]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d02d      	beq.n	800445c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004400:	4b85      	ldr	r3, [pc, #532]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	08db      	lsrs	r3, r3, #3
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	4a84      	ldr	r2, [pc, #528]	@ (800461c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800440c:	fa22 f303 	lsr.w	r3, r2, r3
 8004410:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	ee07 3a90 	vmov	s15, r3
 8004418:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	ee07 3a90 	vmov	s15, r3
 8004422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800442a:	4b7b      	ldr	r3, [pc, #492]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800442c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800443a:	ed97 6a03 	vldr	s12, [r7, #12]
 800443e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004442:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004446:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800444a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800444e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004456:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800445a:	e087      	b.n	800456c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	ee07 3a90 	vmov	s15, r3
 8004462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004466:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004624 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800446a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800446e:	4b6a      	ldr	r3, [pc, #424]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004476:	ee07 3a90 	vmov	s15, r3
 800447a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800447e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004482:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800448a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800448e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800449e:	e065      	b.n	800456c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	ee07 3a90 	vmov	s15, r3
 80044a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004628 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80044ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044b2:	4b59      	ldr	r3, [pc, #356]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044ba:	ee07 3a90 	vmov	s15, r3
 80044be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80044c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044e2:	e043      	b.n	800456c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	ee07 3a90 	vmov	s15, r3
 80044ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800462c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80044f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044f6:	4b48      	ldr	r3, [pc, #288]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044fe:	ee07 3a90 	vmov	s15, r3
 8004502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004506:	ed97 6a03 	vldr	s12, [r7, #12]
 800450a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800450e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800451a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800451e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004522:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004526:	e021      	b.n	800456c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	ee07 3a90 	vmov	s15, r3
 800452e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004532:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004628 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800453a:	4b37      	ldr	r3, [pc, #220]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004542:	ee07 3a90 	vmov	s15, r3
 8004546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800454a:	ed97 6a03 	vldr	s12, [r7, #12]
 800454e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004620 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800455a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800455e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004566:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800456a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800456c:	4b2a      	ldr	r3, [pc, #168]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800456e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004570:	0a5b      	lsrs	r3, r3, #9
 8004572:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800457e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004582:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004586:	edd7 6a07 	vldr	s13, [r7, #28]
 800458a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800458e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004592:	ee17 2a90 	vmov	r2, s15
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800459a:	4b1f      	ldr	r3, [pc, #124]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800459c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459e:	0c1b      	lsrs	r3, r3, #16
 80045a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045a4:	ee07 3a90 	vmov	s15, r3
 80045a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80045b4:	edd7 6a07 	vldr	s13, [r7, #28]
 80045b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045c0:	ee17 2a90 	vmov	r2, s15
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80045c8:	4b13      	ldr	r3, [pc, #76]	@ (8004618 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	0e1b      	lsrs	r3, r3, #24
 80045ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045d2:	ee07 3a90 	vmov	s15, r3
 80045d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045de:	ee37 7a87 	vadd.f32	s14, s15, s14
 80045e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80045e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045ee:	ee17 2a90 	vmov	r2, s15
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80045f6:	e008      	b.n	800460a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	609a      	str	r2, [r3, #8]
}
 800460a:	bf00      	nop
 800460c:	3724      	adds	r7, #36	@ 0x24
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	58024400 	.word	0x58024400
 800461c:	03d09000 	.word	0x03d09000
 8004620:	46000000 	.word	0x46000000
 8004624:	4c742400 	.word	0x4c742400
 8004628:	4a742400 	.word	0x4a742400
 800462c:	4af42400 	.word	0x4af42400

08004630 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800463a:	2300      	movs	r3, #0
 800463c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800463e:	4b53      	ldr	r3, [pc, #332]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	2b03      	cmp	r3, #3
 8004648:	d101      	bne.n	800464e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e099      	b.n	8004782 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800464e:	4b4f      	ldr	r3, [pc, #316]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a4e      	ldr	r2, [pc, #312]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004654:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004658:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800465a:	f7fd f831 	bl	80016c0 <HAL_GetTick>
 800465e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004660:	e008      	b.n	8004674 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004662:	f7fd f82d 	bl	80016c0 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e086      	b.n	8004782 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004674:	4b45      	ldr	r3, [pc, #276]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f0      	bne.n	8004662 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004680:	4b42      	ldr	r3, [pc, #264]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004684:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	031b      	lsls	r3, r3, #12
 800468e:	493f      	ldr	r1, [pc, #252]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004690:	4313      	orrs	r3, r2
 8004692:	628b      	str	r3, [r1, #40]	@ 0x28
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	3b01      	subs	r3, #1
 800469a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	3b01      	subs	r3, #1
 80046a4:	025b      	lsls	r3, r3, #9
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	431a      	orrs	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	68db      	ldr	r3, [r3, #12]
 80046ae:	3b01      	subs	r3, #1
 80046b0:	041b      	lsls	r3, r3, #16
 80046b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	3b01      	subs	r3, #1
 80046be:	061b      	lsls	r3, r3, #24
 80046c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80046c4:	4931      	ldr	r1, [pc, #196]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80046ca:	4b30      	ldr	r3, [pc, #192]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	695b      	ldr	r3, [r3, #20]
 80046d6:	492d      	ldr	r1, [pc, #180]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80046dc:	4b2b      	ldr	r3, [pc, #172]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e0:	f023 0220 	bic.w	r2, r3, #32
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	4928      	ldr	r1, [pc, #160]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80046ee:	4b27      	ldr	r3, [pc, #156]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f2:	4a26      	ldr	r2, [pc, #152]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046f4:	f023 0310 	bic.w	r3, r3, #16
 80046f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80046fa:	4b24      	ldr	r3, [pc, #144]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 80046fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046fe:	4b24      	ldr	r3, [pc, #144]	@ (8004790 <RCCEx_PLL2_Config+0x160>)
 8004700:	4013      	ands	r3, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	69d2      	ldr	r2, [r2, #28]
 8004706:	00d2      	lsls	r2, r2, #3
 8004708:	4920      	ldr	r1, [pc, #128]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 800470a:	4313      	orrs	r3, r2
 800470c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800470e:	4b1f      	ldr	r3, [pc, #124]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004712:	4a1e      	ldr	r2, [pc, #120]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004714:	f043 0310 	orr.w	r3, r3, #16
 8004718:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d106      	bne.n	800472e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004720:	4b1a      	ldr	r3, [pc, #104]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004724:	4a19      	ldr	r2, [pc, #100]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004726:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800472a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800472c:	e00f      	b.n	800474e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2b01      	cmp	r3, #1
 8004732:	d106      	bne.n	8004742 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004734:	4b15      	ldr	r3, [pc, #84]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	4a14      	ldr	r2, [pc, #80]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 800473a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800473e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004740:	e005      	b.n	800474e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004742:	4b12      	ldr	r3, [pc, #72]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004746:	4a11      	ldr	r2, [pc, #68]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004748:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800474c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800474e:	4b0f      	ldr	r3, [pc, #60]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a0e      	ldr	r2, [pc, #56]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004754:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800475a:	f7fc ffb1 	bl	80016c0 <HAL_GetTick>
 800475e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004760:	e008      	b.n	8004774 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004762:	f7fc ffad 	bl	80016c0 <HAL_GetTick>
 8004766:	4602      	mov	r2, r0
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	1ad3      	subs	r3, r2, r3
 800476c:	2b02      	cmp	r3, #2
 800476e:	d901      	bls.n	8004774 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e006      	b.n	8004782 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004774:	4b05      	ldr	r3, [pc, #20]	@ (800478c <RCCEx_PLL2_Config+0x15c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0f0      	beq.n	8004762 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004780:	7bfb      	ldrb	r3, [r7, #15]
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	58024400 	.word	0x58024400
 8004790:	ffff0007 	.word	0xffff0007

08004794 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80047a2:	4b53      	ldr	r3, [pc, #332]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d101      	bne.n	80047b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e099      	b.n	80048e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80047b2:	4b4f      	ldr	r3, [pc, #316]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a4e      	ldr	r2, [pc, #312]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047be:	f7fc ff7f 	bl	80016c0 <HAL_GetTick>
 80047c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80047c4:	e008      	b.n	80047d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80047c6:	f7fc ff7b 	bl	80016c0 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d901      	bls.n	80047d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e086      	b.n	80048e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80047d8:	4b45      	ldr	r3, [pc, #276]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1f0      	bne.n	80047c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80047e4:	4b42      	ldr	r3, [pc, #264]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	051b      	lsls	r3, r3, #20
 80047f2:	493f      	ldr	r1, [pc, #252]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	3b01      	subs	r3, #1
 80047fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	3b01      	subs	r3, #1
 8004808:	025b      	lsls	r3, r3, #9
 800480a:	b29b      	uxth	r3, r3
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	3b01      	subs	r3, #1
 8004814:	041b      	lsls	r3, r3, #16
 8004816:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	691b      	ldr	r3, [r3, #16]
 8004820:	3b01      	subs	r3, #1
 8004822:	061b      	lsls	r3, r3, #24
 8004824:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004828:	4931      	ldr	r1, [pc, #196]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800482a:	4313      	orrs	r3, r2
 800482c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800482e:	4b30      	ldr	r3, [pc, #192]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004832:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	695b      	ldr	r3, [r3, #20]
 800483a:	492d      	ldr	r1, [pc, #180]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800483c:	4313      	orrs	r3, r2
 800483e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004840:	4b2b      	ldr	r3, [pc, #172]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	4928      	ldr	r1, [pc, #160]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800484e:	4313      	orrs	r3, r2
 8004850:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004852:	4b27      	ldr	r3, [pc, #156]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	4a26      	ldr	r2, [pc, #152]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004858:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800485c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800485e:	4b24      	ldr	r3, [pc, #144]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004860:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004862:	4b24      	ldr	r3, [pc, #144]	@ (80048f4 <RCCEx_PLL3_Config+0x160>)
 8004864:	4013      	ands	r3, r2
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	69d2      	ldr	r2, [r2, #28]
 800486a:	00d2      	lsls	r2, r2, #3
 800486c:	4920      	ldr	r1, [pc, #128]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800486e:	4313      	orrs	r3, r2
 8004870:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004872:	4b1f      	ldr	r3, [pc, #124]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004876:	4a1e      	ldr	r2, [pc, #120]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800487c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d106      	bne.n	8004892 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004884:	4b1a      	ldr	r3, [pc, #104]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 8004886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004888:	4a19      	ldr	r2, [pc, #100]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800488a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800488e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004890:	e00f      	b.n	80048b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d106      	bne.n	80048a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004898:	4b15      	ldr	r3, [pc, #84]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800489a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489c:	4a14      	ldr	r2, [pc, #80]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 800489e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048a4:	e005      	b.n	80048b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80048a6:	4b12      	ldr	r3, [pc, #72]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80048a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048aa:	4a11      	ldr	r2, [pc, #68]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80048ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80048b2:	4b0f      	ldr	r3, [pc, #60]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a0e      	ldr	r2, [pc, #56]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80048b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048be:	f7fc feff 	bl	80016c0 <HAL_GetTick>
 80048c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80048c4:	e008      	b.n	80048d8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80048c6:	f7fc fefb 	bl	80016c0 <HAL_GetTick>
 80048ca:	4602      	mov	r2, r0
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	1ad3      	subs	r3, r2, r3
 80048d0:	2b02      	cmp	r3, #2
 80048d2:	d901      	bls.n	80048d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80048d4:	2303      	movs	r3, #3
 80048d6:	e006      	b.n	80048e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80048d8:	4b05      	ldr	r3, [pc, #20]	@ (80048f0 <RCCEx_PLL3_Config+0x15c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d0f0      	beq.n	80048c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80048e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	58024400 	.word	0x58024400
 80048f4:	ffff0007 	.word	0xffff0007

080048f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e042      	b.n	8004990 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004910:	2b00      	cmp	r3, #0
 8004912:	d106      	bne.n	8004922 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f7fc fb03 	bl	8000f28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2224      	movs	r2, #36	@ 0x24
 8004926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 ff22 	bl	800578c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f8b3 	bl	8004ab4 <UART_SetConfig>
 800494e:	4603      	mov	r3, r0
 8004950:	2b01      	cmp	r3, #1
 8004952:	d101      	bne.n	8004958 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e01b      	b.n	8004990 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004966:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	689a      	ldr	r2, [r3, #8]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004976:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004988:	6878      	ldr	r0, [r7, #4]
 800498a:	f000 ffa1 	bl	80058d0 <UART_CheckIdleState>
 800498e:	4603      	mov	r3, r0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b08a      	sub	sp, #40	@ 0x28
 800499c:	af02      	add	r7, sp, #8
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	603b      	str	r3, [r7, #0]
 80049a4:	4613      	mov	r3, r2
 80049a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d17b      	bne.n	8004aaa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <HAL_UART_Transmit+0x26>
 80049b8:	88fb      	ldrh	r3, [r7, #6]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e074      	b.n	8004aac <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2221      	movs	r2, #33	@ 0x21
 80049ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049d2:	f7fc fe75 	bl	80016c0 <HAL_GetTick>
 80049d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	88fa      	ldrh	r2, [r7, #6]
 80049dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	88fa      	ldrh	r2, [r7, #6]
 80049e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f0:	d108      	bne.n	8004a04 <HAL_UART_Transmit+0x6c>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d104      	bne.n	8004a04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80049fa:	2300      	movs	r3, #0
 80049fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	61bb      	str	r3, [r7, #24]
 8004a02:	e003      	b.n	8004a0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a0c:	e030      	b.n	8004a70 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	2200      	movs	r2, #0
 8004a16:	2180      	movs	r1, #128	@ 0x80
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f001 f803 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d005      	beq.n	8004a30 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e03d      	b.n	8004aac <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004a30:	69fb      	ldr	r3, [r7, #28]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10b      	bne.n	8004a4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	881b      	ldrh	r3, [r3, #0]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	3302      	adds	r3, #2
 8004a4a:	61bb      	str	r3, [r7, #24]
 8004a4c:	e007      	b.n	8004a5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	781a      	ldrb	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	3b01      	subs	r3, #1
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d1c8      	bne.n	8004a0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	9300      	str	r3, [sp, #0]
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	2200      	movs	r2, #0
 8004a84:	2140      	movs	r1, #64	@ 0x40
 8004a86:	68f8      	ldr	r0, [r7, #12]
 8004a88:	f000 ffcc 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e006      	b.n	8004aac <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004aaa:	2302      	movs	r3, #2
  }
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3720      	adds	r7, #32
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab8:	b092      	sub	sp, #72	@ 0x48
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	431a      	orrs	r2, r3
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4bbe      	ldr	r3, [pc, #760]	@ (8004ddc <UART_SetConfig+0x328>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004aec:	430b      	orrs	r3, r1
 8004aee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	68da      	ldr	r2, [r3, #12]
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	699b      	ldr	r3, [r3, #24]
 8004b0a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4ab3      	ldr	r2, [pc, #716]	@ (8004de0 <UART_SetConfig+0x32c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d004      	beq.n	8004b20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	689a      	ldr	r2, [r3, #8]
 8004b26:	4baf      	ldr	r3, [pc, #700]	@ (8004de4 <UART_SetConfig+0x330>)
 8004b28:	4013      	ands	r3, r2
 8004b2a:	697a      	ldr	r2, [r7, #20]
 8004b2c:	6812      	ldr	r2, [r2, #0]
 8004b2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004b30:	430b      	orrs	r3, r1
 8004b32:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3a:	f023 010f 	bic.w	r1, r3, #15
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4aa6      	ldr	r2, [pc, #664]	@ (8004de8 <UART_SetConfig+0x334>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d177      	bne.n	8004c44 <UART_SetConfig+0x190>
 8004b54:	4ba5      	ldr	r3, [pc, #660]	@ (8004dec <UART_SetConfig+0x338>)
 8004b56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b5c:	2b28      	cmp	r3, #40	@ 0x28
 8004b5e:	d86d      	bhi.n	8004c3c <UART_SetConfig+0x188>
 8004b60:	a201      	add	r2, pc, #4	@ (adr r2, 8004b68 <UART_SetConfig+0xb4>)
 8004b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b66:	bf00      	nop
 8004b68:	08004c0d 	.word	0x08004c0d
 8004b6c:	08004c3d 	.word	0x08004c3d
 8004b70:	08004c3d 	.word	0x08004c3d
 8004b74:	08004c3d 	.word	0x08004c3d
 8004b78:	08004c3d 	.word	0x08004c3d
 8004b7c:	08004c3d 	.word	0x08004c3d
 8004b80:	08004c3d 	.word	0x08004c3d
 8004b84:	08004c3d 	.word	0x08004c3d
 8004b88:	08004c15 	.word	0x08004c15
 8004b8c:	08004c3d 	.word	0x08004c3d
 8004b90:	08004c3d 	.word	0x08004c3d
 8004b94:	08004c3d 	.word	0x08004c3d
 8004b98:	08004c3d 	.word	0x08004c3d
 8004b9c:	08004c3d 	.word	0x08004c3d
 8004ba0:	08004c3d 	.word	0x08004c3d
 8004ba4:	08004c3d 	.word	0x08004c3d
 8004ba8:	08004c1d 	.word	0x08004c1d
 8004bac:	08004c3d 	.word	0x08004c3d
 8004bb0:	08004c3d 	.word	0x08004c3d
 8004bb4:	08004c3d 	.word	0x08004c3d
 8004bb8:	08004c3d 	.word	0x08004c3d
 8004bbc:	08004c3d 	.word	0x08004c3d
 8004bc0:	08004c3d 	.word	0x08004c3d
 8004bc4:	08004c3d 	.word	0x08004c3d
 8004bc8:	08004c25 	.word	0x08004c25
 8004bcc:	08004c3d 	.word	0x08004c3d
 8004bd0:	08004c3d 	.word	0x08004c3d
 8004bd4:	08004c3d 	.word	0x08004c3d
 8004bd8:	08004c3d 	.word	0x08004c3d
 8004bdc:	08004c3d 	.word	0x08004c3d
 8004be0:	08004c3d 	.word	0x08004c3d
 8004be4:	08004c3d 	.word	0x08004c3d
 8004be8:	08004c2d 	.word	0x08004c2d
 8004bec:	08004c3d 	.word	0x08004c3d
 8004bf0:	08004c3d 	.word	0x08004c3d
 8004bf4:	08004c3d 	.word	0x08004c3d
 8004bf8:	08004c3d 	.word	0x08004c3d
 8004bfc:	08004c3d 	.word	0x08004c3d
 8004c00:	08004c3d 	.word	0x08004c3d
 8004c04:	08004c3d 	.word	0x08004c3d
 8004c08:	08004c35 	.word	0x08004c35
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c12:	e326      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c14:	2304      	movs	r3, #4
 8004c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c1a:	e322      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c1c:	2308      	movs	r3, #8
 8004c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c22:	e31e      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c24:	2310      	movs	r3, #16
 8004c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c2a:	e31a      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c2c:	2320      	movs	r3, #32
 8004c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c32:	e316      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c34:	2340      	movs	r3, #64	@ 0x40
 8004c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c3a:	e312      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c3c:	2380      	movs	r3, #128	@ 0x80
 8004c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c42:	e30e      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a69      	ldr	r2, [pc, #420]	@ (8004df0 <UART_SetConfig+0x33c>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d130      	bne.n	8004cb0 <UART_SetConfig+0x1fc>
 8004c4e:	4b67      	ldr	r3, [pc, #412]	@ (8004dec <UART_SetConfig+0x338>)
 8004c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	2b05      	cmp	r3, #5
 8004c58:	d826      	bhi.n	8004ca8 <UART_SetConfig+0x1f4>
 8004c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <UART_SetConfig+0x1ac>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004c79 	.word	0x08004c79
 8004c64:	08004c81 	.word	0x08004c81
 8004c68:	08004c89 	.word	0x08004c89
 8004c6c:	08004c91 	.word	0x08004c91
 8004c70:	08004c99 	.word	0x08004c99
 8004c74:	08004ca1 	.word	0x08004ca1
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c7e:	e2f0      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c80:	2304      	movs	r3, #4
 8004c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c86:	e2ec      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c88:	2308      	movs	r3, #8
 8004c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c8e:	e2e8      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c90:	2310      	movs	r3, #16
 8004c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c96:	e2e4      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004c98:	2320      	movs	r3, #32
 8004c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c9e:	e2e0      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ca0:	2340      	movs	r3, #64	@ 0x40
 8004ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ca6:	e2dc      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ca8:	2380      	movs	r3, #128	@ 0x80
 8004caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cae:	e2d8      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a4f      	ldr	r2, [pc, #316]	@ (8004df4 <UART_SetConfig+0x340>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d130      	bne.n	8004d1c <UART_SetConfig+0x268>
 8004cba:	4b4c      	ldr	r3, [pc, #304]	@ (8004dec <UART_SetConfig+0x338>)
 8004cbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	2b05      	cmp	r3, #5
 8004cc4:	d826      	bhi.n	8004d14 <UART_SetConfig+0x260>
 8004cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8004ccc <UART_SetConfig+0x218>)
 8004cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ccc:	08004ce5 	.word	0x08004ce5
 8004cd0:	08004ced 	.word	0x08004ced
 8004cd4:	08004cf5 	.word	0x08004cf5
 8004cd8:	08004cfd 	.word	0x08004cfd
 8004cdc:	08004d05 	.word	0x08004d05
 8004ce0:	08004d0d 	.word	0x08004d0d
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cea:	e2ba      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004cec:	2304      	movs	r3, #4
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cf2:	e2b6      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004cf4:	2308      	movs	r3, #8
 8004cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cfa:	e2b2      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004cfc:	2310      	movs	r3, #16
 8004cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d02:	e2ae      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d04:	2320      	movs	r3, #32
 8004d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d0a:	e2aa      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d0c:	2340      	movs	r3, #64	@ 0x40
 8004d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d12:	e2a6      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d14:	2380      	movs	r3, #128	@ 0x80
 8004d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d1a:	e2a2      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a35      	ldr	r2, [pc, #212]	@ (8004df8 <UART_SetConfig+0x344>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d130      	bne.n	8004d88 <UART_SetConfig+0x2d4>
 8004d26:	4b31      	ldr	r3, [pc, #196]	@ (8004dec <UART_SetConfig+0x338>)
 8004d28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d2a:	f003 0307 	and.w	r3, r3, #7
 8004d2e:	2b05      	cmp	r3, #5
 8004d30:	d826      	bhi.n	8004d80 <UART_SetConfig+0x2cc>
 8004d32:	a201      	add	r2, pc, #4	@ (adr r2, 8004d38 <UART_SetConfig+0x284>)
 8004d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d38:	08004d51 	.word	0x08004d51
 8004d3c:	08004d59 	.word	0x08004d59
 8004d40:	08004d61 	.word	0x08004d61
 8004d44:	08004d69 	.word	0x08004d69
 8004d48:	08004d71 	.word	0x08004d71
 8004d4c:	08004d79 	.word	0x08004d79
 8004d50:	2300      	movs	r3, #0
 8004d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d56:	e284      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d58:	2304      	movs	r3, #4
 8004d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d5e:	e280      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d60:	2308      	movs	r3, #8
 8004d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d66:	e27c      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d68:	2310      	movs	r3, #16
 8004d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d6e:	e278      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d70:	2320      	movs	r3, #32
 8004d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d76:	e274      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d78:	2340      	movs	r3, #64	@ 0x40
 8004d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d7e:	e270      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d80:	2380      	movs	r3, #128	@ 0x80
 8004d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d86:	e26c      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1b      	ldr	r2, [pc, #108]	@ (8004dfc <UART_SetConfig+0x348>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d142      	bne.n	8004e18 <UART_SetConfig+0x364>
 8004d92:	4b16      	ldr	r3, [pc, #88]	@ (8004dec <UART_SetConfig+0x338>)
 8004d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d96:	f003 0307 	and.w	r3, r3, #7
 8004d9a:	2b05      	cmp	r3, #5
 8004d9c:	d838      	bhi.n	8004e10 <UART_SetConfig+0x35c>
 8004d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8004da4 <UART_SetConfig+0x2f0>)
 8004da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da4:	08004dbd 	.word	0x08004dbd
 8004da8:	08004dc5 	.word	0x08004dc5
 8004dac:	08004dcd 	.word	0x08004dcd
 8004db0:	08004dd5 	.word	0x08004dd5
 8004db4:	08004e01 	.word	0x08004e01
 8004db8:	08004e09 	.word	0x08004e09
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dc2:	e24e      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004dc4:	2304      	movs	r3, #4
 8004dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dca:	e24a      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004dcc:	2308      	movs	r3, #8
 8004dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dd2:	e246      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004dd4:	2310      	movs	r3, #16
 8004dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dda:	e242      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ddc:	cfff69f3 	.word	0xcfff69f3
 8004de0:	58000c00 	.word	0x58000c00
 8004de4:	11fff4ff 	.word	0x11fff4ff
 8004de8:	40011000 	.word	0x40011000
 8004dec:	58024400 	.word	0x58024400
 8004df0:	40004400 	.word	0x40004400
 8004df4:	40004800 	.word	0x40004800
 8004df8:	40004c00 	.word	0x40004c00
 8004dfc:	40005000 	.word	0x40005000
 8004e00:	2320      	movs	r3, #32
 8004e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e06:	e22c      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004e08:	2340      	movs	r3, #64	@ 0x40
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e0e:	e228      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004e10:	2380      	movs	r3, #128	@ 0x80
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e16:	e224      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4ab1      	ldr	r2, [pc, #708]	@ (80050e4 <UART_SetConfig+0x630>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d176      	bne.n	8004f10 <UART_SetConfig+0x45c>
 8004e22:	4bb1      	ldr	r3, [pc, #708]	@ (80050e8 <UART_SetConfig+0x634>)
 8004e24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e2a:	2b28      	cmp	r3, #40	@ 0x28
 8004e2c:	d86c      	bhi.n	8004f08 <UART_SetConfig+0x454>
 8004e2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e34 <UART_SetConfig+0x380>)
 8004e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e34:	08004ed9 	.word	0x08004ed9
 8004e38:	08004f09 	.word	0x08004f09
 8004e3c:	08004f09 	.word	0x08004f09
 8004e40:	08004f09 	.word	0x08004f09
 8004e44:	08004f09 	.word	0x08004f09
 8004e48:	08004f09 	.word	0x08004f09
 8004e4c:	08004f09 	.word	0x08004f09
 8004e50:	08004f09 	.word	0x08004f09
 8004e54:	08004ee1 	.word	0x08004ee1
 8004e58:	08004f09 	.word	0x08004f09
 8004e5c:	08004f09 	.word	0x08004f09
 8004e60:	08004f09 	.word	0x08004f09
 8004e64:	08004f09 	.word	0x08004f09
 8004e68:	08004f09 	.word	0x08004f09
 8004e6c:	08004f09 	.word	0x08004f09
 8004e70:	08004f09 	.word	0x08004f09
 8004e74:	08004ee9 	.word	0x08004ee9
 8004e78:	08004f09 	.word	0x08004f09
 8004e7c:	08004f09 	.word	0x08004f09
 8004e80:	08004f09 	.word	0x08004f09
 8004e84:	08004f09 	.word	0x08004f09
 8004e88:	08004f09 	.word	0x08004f09
 8004e8c:	08004f09 	.word	0x08004f09
 8004e90:	08004f09 	.word	0x08004f09
 8004e94:	08004ef1 	.word	0x08004ef1
 8004e98:	08004f09 	.word	0x08004f09
 8004e9c:	08004f09 	.word	0x08004f09
 8004ea0:	08004f09 	.word	0x08004f09
 8004ea4:	08004f09 	.word	0x08004f09
 8004ea8:	08004f09 	.word	0x08004f09
 8004eac:	08004f09 	.word	0x08004f09
 8004eb0:	08004f09 	.word	0x08004f09
 8004eb4:	08004ef9 	.word	0x08004ef9
 8004eb8:	08004f09 	.word	0x08004f09
 8004ebc:	08004f09 	.word	0x08004f09
 8004ec0:	08004f09 	.word	0x08004f09
 8004ec4:	08004f09 	.word	0x08004f09
 8004ec8:	08004f09 	.word	0x08004f09
 8004ecc:	08004f09 	.word	0x08004f09
 8004ed0:	08004f09 	.word	0x08004f09
 8004ed4:	08004f01 	.word	0x08004f01
 8004ed8:	2301      	movs	r3, #1
 8004eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ede:	e1c0      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee6:	e1bc      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ee8:	2308      	movs	r3, #8
 8004eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eee:	e1b8      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ef6:	e1b4      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004ef8:	2320      	movs	r3, #32
 8004efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004efe:	e1b0      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f00:	2340      	movs	r3, #64	@ 0x40
 8004f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f06:	e1ac      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f08:	2380      	movs	r3, #128	@ 0x80
 8004f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f0e:	e1a8      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a75      	ldr	r2, [pc, #468]	@ (80050ec <UART_SetConfig+0x638>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d130      	bne.n	8004f7c <UART_SetConfig+0x4c8>
 8004f1a:	4b73      	ldr	r3, [pc, #460]	@ (80050e8 <UART_SetConfig+0x634>)
 8004f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	2b05      	cmp	r3, #5
 8004f24:	d826      	bhi.n	8004f74 <UART_SetConfig+0x4c0>
 8004f26:	a201      	add	r2, pc, #4	@ (adr r2, 8004f2c <UART_SetConfig+0x478>)
 8004f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2c:	08004f45 	.word	0x08004f45
 8004f30:	08004f4d 	.word	0x08004f4d
 8004f34:	08004f55 	.word	0x08004f55
 8004f38:	08004f5d 	.word	0x08004f5d
 8004f3c:	08004f65 	.word	0x08004f65
 8004f40:	08004f6d 	.word	0x08004f6d
 8004f44:	2300      	movs	r3, #0
 8004f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f4a:	e18a      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f4c:	2304      	movs	r3, #4
 8004f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f52:	e186      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f54:	2308      	movs	r3, #8
 8004f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f5a:	e182      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f62:	e17e      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f64:	2320      	movs	r3, #32
 8004f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f6a:	e17a      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f6c:	2340      	movs	r3, #64	@ 0x40
 8004f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f72:	e176      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f74:	2380      	movs	r3, #128	@ 0x80
 8004f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f7a:	e172      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a5b      	ldr	r2, [pc, #364]	@ (80050f0 <UART_SetConfig+0x63c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d130      	bne.n	8004fe8 <UART_SetConfig+0x534>
 8004f86:	4b58      	ldr	r3, [pc, #352]	@ (80050e8 <UART_SetConfig+0x634>)
 8004f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	2b05      	cmp	r3, #5
 8004f90:	d826      	bhi.n	8004fe0 <UART_SetConfig+0x52c>
 8004f92:	a201      	add	r2, pc, #4	@ (adr r2, 8004f98 <UART_SetConfig+0x4e4>)
 8004f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f98:	08004fb1 	.word	0x08004fb1
 8004f9c:	08004fb9 	.word	0x08004fb9
 8004fa0:	08004fc1 	.word	0x08004fc1
 8004fa4:	08004fc9 	.word	0x08004fc9
 8004fa8:	08004fd1 	.word	0x08004fd1
 8004fac:	08004fd9 	.word	0x08004fd9
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb6:	e154      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fb8:	2304      	movs	r3, #4
 8004fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fbe:	e150      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fc0:	2308      	movs	r3, #8
 8004fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc6:	e14c      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fc8:	2310      	movs	r3, #16
 8004fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fce:	e148      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fd0:	2320      	movs	r3, #32
 8004fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fd6:	e144      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fd8:	2340      	movs	r3, #64	@ 0x40
 8004fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fde:	e140      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fe0:	2380      	movs	r3, #128	@ 0x80
 8004fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fe6:	e13c      	b.n	8005262 <UART_SetConfig+0x7ae>
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a41      	ldr	r2, [pc, #260]	@ (80050f4 <UART_SetConfig+0x640>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	f040 8082 	bne.w	80050f8 <UART_SetConfig+0x644>
 8004ff4:	4b3c      	ldr	r3, [pc, #240]	@ (80050e8 <UART_SetConfig+0x634>)
 8004ff6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ff8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ffc:	2b28      	cmp	r3, #40	@ 0x28
 8004ffe:	d86d      	bhi.n	80050dc <UART_SetConfig+0x628>
 8005000:	a201      	add	r2, pc, #4	@ (adr r2, 8005008 <UART_SetConfig+0x554>)
 8005002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005006:	bf00      	nop
 8005008:	080050ad 	.word	0x080050ad
 800500c:	080050dd 	.word	0x080050dd
 8005010:	080050dd 	.word	0x080050dd
 8005014:	080050dd 	.word	0x080050dd
 8005018:	080050dd 	.word	0x080050dd
 800501c:	080050dd 	.word	0x080050dd
 8005020:	080050dd 	.word	0x080050dd
 8005024:	080050dd 	.word	0x080050dd
 8005028:	080050b5 	.word	0x080050b5
 800502c:	080050dd 	.word	0x080050dd
 8005030:	080050dd 	.word	0x080050dd
 8005034:	080050dd 	.word	0x080050dd
 8005038:	080050dd 	.word	0x080050dd
 800503c:	080050dd 	.word	0x080050dd
 8005040:	080050dd 	.word	0x080050dd
 8005044:	080050dd 	.word	0x080050dd
 8005048:	080050bd 	.word	0x080050bd
 800504c:	080050dd 	.word	0x080050dd
 8005050:	080050dd 	.word	0x080050dd
 8005054:	080050dd 	.word	0x080050dd
 8005058:	080050dd 	.word	0x080050dd
 800505c:	080050dd 	.word	0x080050dd
 8005060:	080050dd 	.word	0x080050dd
 8005064:	080050dd 	.word	0x080050dd
 8005068:	080050c5 	.word	0x080050c5
 800506c:	080050dd 	.word	0x080050dd
 8005070:	080050dd 	.word	0x080050dd
 8005074:	080050dd 	.word	0x080050dd
 8005078:	080050dd 	.word	0x080050dd
 800507c:	080050dd 	.word	0x080050dd
 8005080:	080050dd 	.word	0x080050dd
 8005084:	080050dd 	.word	0x080050dd
 8005088:	080050cd 	.word	0x080050cd
 800508c:	080050dd 	.word	0x080050dd
 8005090:	080050dd 	.word	0x080050dd
 8005094:	080050dd 	.word	0x080050dd
 8005098:	080050dd 	.word	0x080050dd
 800509c:	080050dd 	.word	0x080050dd
 80050a0:	080050dd 	.word	0x080050dd
 80050a4:	080050dd 	.word	0x080050dd
 80050a8:	080050d5 	.word	0x080050d5
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050b2:	e0d6      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050b4:	2304      	movs	r3, #4
 80050b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ba:	e0d2      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050bc:	2308      	movs	r3, #8
 80050be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050c2:	e0ce      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050c4:	2310      	movs	r3, #16
 80050c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ca:	e0ca      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050cc:	2320      	movs	r3, #32
 80050ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d2:	e0c6      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050d4:	2340      	movs	r3, #64	@ 0x40
 80050d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050da:	e0c2      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050dc:	2380      	movs	r3, #128	@ 0x80
 80050de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e2:	e0be      	b.n	8005262 <UART_SetConfig+0x7ae>
 80050e4:	40011400 	.word	0x40011400
 80050e8:	58024400 	.word	0x58024400
 80050ec:	40007800 	.word	0x40007800
 80050f0:	40007c00 	.word	0x40007c00
 80050f4:	40011800 	.word	0x40011800
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4aad      	ldr	r2, [pc, #692]	@ (80053b4 <UART_SetConfig+0x900>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d176      	bne.n	80051f0 <UART_SetConfig+0x73c>
 8005102:	4bad      	ldr	r3, [pc, #692]	@ (80053b8 <UART_SetConfig+0x904>)
 8005104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005106:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800510a:	2b28      	cmp	r3, #40	@ 0x28
 800510c:	d86c      	bhi.n	80051e8 <UART_SetConfig+0x734>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <UART_SetConfig+0x660>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	080051b9 	.word	0x080051b9
 8005118:	080051e9 	.word	0x080051e9
 800511c:	080051e9 	.word	0x080051e9
 8005120:	080051e9 	.word	0x080051e9
 8005124:	080051e9 	.word	0x080051e9
 8005128:	080051e9 	.word	0x080051e9
 800512c:	080051e9 	.word	0x080051e9
 8005130:	080051e9 	.word	0x080051e9
 8005134:	080051c1 	.word	0x080051c1
 8005138:	080051e9 	.word	0x080051e9
 800513c:	080051e9 	.word	0x080051e9
 8005140:	080051e9 	.word	0x080051e9
 8005144:	080051e9 	.word	0x080051e9
 8005148:	080051e9 	.word	0x080051e9
 800514c:	080051e9 	.word	0x080051e9
 8005150:	080051e9 	.word	0x080051e9
 8005154:	080051c9 	.word	0x080051c9
 8005158:	080051e9 	.word	0x080051e9
 800515c:	080051e9 	.word	0x080051e9
 8005160:	080051e9 	.word	0x080051e9
 8005164:	080051e9 	.word	0x080051e9
 8005168:	080051e9 	.word	0x080051e9
 800516c:	080051e9 	.word	0x080051e9
 8005170:	080051e9 	.word	0x080051e9
 8005174:	080051d1 	.word	0x080051d1
 8005178:	080051e9 	.word	0x080051e9
 800517c:	080051e9 	.word	0x080051e9
 8005180:	080051e9 	.word	0x080051e9
 8005184:	080051e9 	.word	0x080051e9
 8005188:	080051e9 	.word	0x080051e9
 800518c:	080051e9 	.word	0x080051e9
 8005190:	080051e9 	.word	0x080051e9
 8005194:	080051d9 	.word	0x080051d9
 8005198:	080051e9 	.word	0x080051e9
 800519c:	080051e9 	.word	0x080051e9
 80051a0:	080051e9 	.word	0x080051e9
 80051a4:	080051e9 	.word	0x080051e9
 80051a8:	080051e9 	.word	0x080051e9
 80051ac:	080051e9 	.word	0x080051e9
 80051b0:	080051e9 	.word	0x080051e9
 80051b4:	080051e1 	.word	0x080051e1
 80051b8:	2301      	movs	r3, #1
 80051ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051be:	e050      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051c0:	2304      	movs	r3, #4
 80051c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051c6:	e04c      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051c8:	2308      	movs	r3, #8
 80051ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ce:	e048      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051d0:	2310      	movs	r3, #16
 80051d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051d6:	e044      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051d8:	2320      	movs	r3, #32
 80051da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051de:	e040      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051e0:	2340      	movs	r3, #64	@ 0x40
 80051e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051e6:	e03c      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051e8:	2380      	movs	r3, #128	@ 0x80
 80051ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ee:	e038      	b.n	8005262 <UART_SetConfig+0x7ae>
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a71      	ldr	r2, [pc, #452]	@ (80053bc <UART_SetConfig+0x908>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d130      	bne.n	800525c <UART_SetConfig+0x7a8>
 80051fa:	4b6f      	ldr	r3, [pc, #444]	@ (80053b8 <UART_SetConfig+0x904>)
 80051fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051fe:	f003 0307 	and.w	r3, r3, #7
 8005202:	2b05      	cmp	r3, #5
 8005204:	d826      	bhi.n	8005254 <UART_SetConfig+0x7a0>
 8005206:	a201      	add	r2, pc, #4	@ (adr r2, 800520c <UART_SetConfig+0x758>)
 8005208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520c:	08005225 	.word	0x08005225
 8005210:	0800522d 	.word	0x0800522d
 8005214:	08005235 	.word	0x08005235
 8005218:	0800523d 	.word	0x0800523d
 800521c:	08005245 	.word	0x08005245
 8005220:	0800524d 	.word	0x0800524d
 8005224:	2302      	movs	r3, #2
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522a:	e01a      	b.n	8005262 <UART_SetConfig+0x7ae>
 800522c:	2304      	movs	r3, #4
 800522e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005232:	e016      	b.n	8005262 <UART_SetConfig+0x7ae>
 8005234:	2308      	movs	r3, #8
 8005236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523a:	e012      	b.n	8005262 <UART_SetConfig+0x7ae>
 800523c:	2310      	movs	r3, #16
 800523e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005242:	e00e      	b.n	8005262 <UART_SetConfig+0x7ae>
 8005244:	2320      	movs	r3, #32
 8005246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800524a:	e00a      	b.n	8005262 <UART_SetConfig+0x7ae>
 800524c:	2340      	movs	r3, #64	@ 0x40
 800524e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005252:	e006      	b.n	8005262 <UART_SetConfig+0x7ae>
 8005254:	2380      	movs	r3, #128	@ 0x80
 8005256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800525a:	e002      	b.n	8005262 <UART_SetConfig+0x7ae>
 800525c:	2380      	movs	r3, #128	@ 0x80
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a55      	ldr	r2, [pc, #340]	@ (80053bc <UART_SetConfig+0x908>)
 8005268:	4293      	cmp	r3, r2
 800526a:	f040 80f8 	bne.w	800545e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800526e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005272:	2b20      	cmp	r3, #32
 8005274:	dc46      	bgt.n	8005304 <UART_SetConfig+0x850>
 8005276:	2b02      	cmp	r3, #2
 8005278:	db75      	blt.n	8005366 <UART_SetConfig+0x8b2>
 800527a:	3b02      	subs	r3, #2
 800527c:	2b1e      	cmp	r3, #30
 800527e:	d872      	bhi.n	8005366 <UART_SetConfig+0x8b2>
 8005280:	a201      	add	r2, pc, #4	@ (adr r2, 8005288 <UART_SetConfig+0x7d4>)
 8005282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005286:	bf00      	nop
 8005288:	0800530b 	.word	0x0800530b
 800528c:	08005367 	.word	0x08005367
 8005290:	08005313 	.word	0x08005313
 8005294:	08005367 	.word	0x08005367
 8005298:	08005367 	.word	0x08005367
 800529c:	08005367 	.word	0x08005367
 80052a0:	08005323 	.word	0x08005323
 80052a4:	08005367 	.word	0x08005367
 80052a8:	08005367 	.word	0x08005367
 80052ac:	08005367 	.word	0x08005367
 80052b0:	08005367 	.word	0x08005367
 80052b4:	08005367 	.word	0x08005367
 80052b8:	08005367 	.word	0x08005367
 80052bc:	08005367 	.word	0x08005367
 80052c0:	08005333 	.word	0x08005333
 80052c4:	08005367 	.word	0x08005367
 80052c8:	08005367 	.word	0x08005367
 80052cc:	08005367 	.word	0x08005367
 80052d0:	08005367 	.word	0x08005367
 80052d4:	08005367 	.word	0x08005367
 80052d8:	08005367 	.word	0x08005367
 80052dc:	08005367 	.word	0x08005367
 80052e0:	08005367 	.word	0x08005367
 80052e4:	08005367 	.word	0x08005367
 80052e8:	08005367 	.word	0x08005367
 80052ec:	08005367 	.word	0x08005367
 80052f0:	08005367 	.word	0x08005367
 80052f4:	08005367 	.word	0x08005367
 80052f8:	08005367 	.word	0x08005367
 80052fc:	08005367 	.word	0x08005367
 8005300:	08005359 	.word	0x08005359
 8005304:	2b40      	cmp	r3, #64	@ 0x40
 8005306:	d02a      	beq.n	800535e <UART_SetConfig+0x8aa>
 8005308:	e02d      	b.n	8005366 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800530a:	f7fe fed3 	bl	80040b4 <HAL_RCCEx_GetD3PCLK1Freq>
 800530e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005310:	e02f      	b.n	8005372 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005312:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005316:	4618      	mov	r0, r3
 8005318:	f7fe fee2 	bl	80040e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800531c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800531e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005320:	e027      	b.n	8005372 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005322:	f107 0318 	add.w	r3, r7, #24
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff f82e 	bl	8004388 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005330:	e01f      	b.n	8005372 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005332:	4b21      	ldr	r3, [pc, #132]	@ (80053b8 <UART_SetConfig+0x904>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0320 	and.w	r3, r3, #32
 800533a:	2b00      	cmp	r3, #0
 800533c:	d009      	beq.n	8005352 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800533e:	4b1e      	ldr	r3, [pc, #120]	@ (80053b8 <UART_SetConfig+0x904>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	08db      	lsrs	r3, r3, #3
 8005344:	f003 0303 	and.w	r3, r3, #3
 8005348:	4a1d      	ldr	r2, [pc, #116]	@ (80053c0 <UART_SetConfig+0x90c>)
 800534a:	fa22 f303 	lsr.w	r3, r2, r3
 800534e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005350:	e00f      	b.n	8005372 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005352:	4b1b      	ldr	r3, [pc, #108]	@ (80053c0 <UART_SetConfig+0x90c>)
 8005354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005356:	e00c      	b.n	8005372 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005358:	4b1a      	ldr	r3, [pc, #104]	@ (80053c4 <UART_SetConfig+0x910>)
 800535a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800535c:	e009      	b.n	8005372 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800535e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005364:	e005      	b.n	8005372 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005366:	2300      	movs	r3, #0
 8005368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005370:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 81ee 	beq.w	8005756 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	4a12      	ldr	r2, [pc, #72]	@ (80053c8 <UART_SetConfig+0x914>)
 8005380:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005384:	461a      	mov	r2, r3
 8005386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005388:	fbb3 f3f2 	udiv	r3, r3, r2
 800538c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	4613      	mov	r3, r2
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	4413      	add	r3, r2
 8005398:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800539a:	429a      	cmp	r2, r3
 800539c:	d305      	bcc.n	80053aa <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a6:	429a      	cmp	r2, r3
 80053a8:	d910      	bls.n	80053cc <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80053b0:	e1d1      	b.n	8005756 <UART_SetConfig+0xca2>
 80053b2:	bf00      	nop
 80053b4:	40011c00 	.word	0x40011c00
 80053b8:	58024400 	.word	0x58024400
 80053bc:	58000c00 	.word	0x58000c00
 80053c0:	03d09000 	.word	0x03d09000
 80053c4:	003d0900 	.word	0x003d0900
 80053c8:	08007024 	.word	0x08007024
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ce:	2200      	movs	r2, #0
 80053d0:	60bb      	str	r3, [r7, #8]
 80053d2:	60fa      	str	r2, [r7, #12]
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d8:	4ac0      	ldr	r2, [pc, #768]	@ (80056dc <UART_SetConfig+0xc28>)
 80053da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	2200      	movs	r2, #0
 80053e2:	603b      	str	r3, [r7, #0]
 80053e4:	607a      	str	r2, [r7, #4]
 80053e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053ea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053ee:	f7fa ffdf 	bl	80003b0 <__aeabi_uldivmod>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4610      	mov	r0, r2
 80053f8:	4619      	mov	r1, r3
 80053fa:	f04f 0200 	mov.w	r2, #0
 80053fe:	f04f 0300 	mov.w	r3, #0
 8005402:	020b      	lsls	r3, r1, #8
 8005404:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005408:	0202      	lsls	r2, r0, #8
 800540a:	6979      	ldr	r1, [r7, #20]
 800540c:	6849      	ldr	r1, [r1, #4]
 800540e:	0849      	lsrs	r1, r1, #1
 8005410:	2000      	movs	r0, #0
 8005412:	460c      	mov	r4, r1
 8005414:	4605      	mov	r5, r0
 8005416:	eb12 0804 	adds.w	r8, r2, r4
 800541a:	eb43 0905 	adc.w	r9, r3, r5
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	469a      	mov	sl, r3
 8005426:	4693      	mov	fp, r2
 8005428:	4652      	mov	r2, sl
 800542a:	465b      	mov	r3, fp
 800542c:	4640      	mov	r0, r8
 800542e:	4649      	mov	r1, r9
 8005430:	f7fa ffbe 	bl	80003b0 <__aeabi_uldivmod>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	4613      	mov	r3, r2
 800543a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800543c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005442:	d308      	bcc.n	8005456 <UART_SetConfig+0x9a2>
 8005444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005446:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800544a:	d204      	bcs.n	8005456 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005452:	60da      	str	r2, [r3, #12]
 8005454:	e17f      	b.n	8005756 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800545c:	e17b      	b.n	8005756 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005466:	f040 80bd 	bne.w	80055e4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800546a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800546e:	2b20      	cmp	r3, #32
 8005470:	dc48      	bgt.n	8005504 <UART_SetConfig+0xa50>
 8005472:	2b00      	cmp	r3, #0
 8005474:	db7b      	blt.n	800556e <UART_SetConfig+0xaba>
 8005476:	2b20      	cmp	r3, #32
 8005478:	d879      	bhi.n	800556e <UART_SetConfig+0xaba>
 800547a:	a201      	add	r2, pc, #4	@ (adr r2, 8005480 <UART_SetConfig+0x9cc>)
 800547c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005480:	0800550b 	.word	0x0800550b
 8005484:	08005513 	.word	0x08005513
 8005488:	0800556f 	.word	0x0800556f
 800548c:	0800556f 	.word	0x0800556f
 8005490:	0800551b 	.word	0x0800551b
 8005494:	0800556f 	.word	0x0800556f
 8005498:	0800556f 	.word	0x0800556f
 800549c:	0800556f 	.word	0x0800556f
 80054a0:	0800552b 	.word	0x0800552b
 80054a4:	0800556f 	.word	0x0800556f
 80054a8:	0800556f 	.word	0x0800556f
 80054ac:	0800556f 	.word	0x0800556f
 80054b0:	0800556f 	.word	0x0800556f
 80054b4:	0800556f 	.word	0x0800556f
 80054b8:	0800556f 	.word	0x0800556f
 80054bc:	0800556f 	.word	0x0800556f
 80054c0:	0800553b 	.word	0x0800553b
 80054c4:	0800556f 	.word	0x0800556f
 80054c8:	0800556f 	.word	0x0800556f
 80054cc:	0800556f 	.word	0x0800556f
 80054d0:	0800556f 	.word	0x0800556f
 80054d4:	0800556f 	.word	0x0800556f
 80054d8:	0800556f 	.word	0x0800556f
 80054dc:	0800556f 	.word	0x0800556f
 80054e0:	0800556f 	.word	0x0800556f
 80054e4:	0800556f 	.word	0x0800556f
 80054e8:	0800556f 	.word	0x0800556f
 80054ec:	0800556f 	.word	0x0800556f
 80054f0:	0800556f 	.word	0x0800556f
 80054f4:	0800556f 	.word	0x0800556f
 80054f8:	0800556f 	.word	0x0800556f
 80054fc:	0800556f 	.word	0x0800556f
 8005500:	08005561 	.word	0x08005561
 8005504:	2b40      	cmp	r3, #64	@ 0x40
 8005506:	d02e      	beq.n	8005566 <UART_SetConfig+0xab2>
 8005508:	e031      	b.n	800556e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800550a:	f7fd fc07 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 800550e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005510:	e033      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005512:	f7fd fc19 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
 8005516:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005518:	e02f      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800551a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800551e:	4618      	mov	r0, r3
 8005520:	f7fe fdde 	bl	80040e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005528:	e027      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800552a:	f107 0318 	add.w	r3, r7, #24
 800552e:	4618      	mov	r0, r3
 8005530:	f7fe ff2a 	bl	8004388 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005538:	e01f      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800553a:	4b69      	ldr	r3, [pc, #420]	@ (80056e0 <UART_SetConfig+0xc2c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0320 	and.w	r3, r3, #32
 8005542:	2b00      	cmp	r3, #0
 8005544:	d009      	beq.n	800555a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005546:	4b66      	ldr	r3, [pc, #408]	@ (80056e0 <UART_SetConfig+0xc2c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	08db      	lsrs	r3, r3, #3
 800554c:	f003 0303 	and.w	r3, r3, #3
 8005550:	4a64      	ldr	r2, [pc, #400]	@ (80056e4 <UART_SetConfig+0xc30>)
 8005552:	fa22 f303 	lsr.w	r3, r2, r3
 8005556:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005558:	e00f      	b.n	800557a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800555a:	4b62      	ldr	r3, [pc, #392]	@ (80056e4 <UART_SetConfig+0xc30>)
 800555c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800555e:	e00c      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005560:	4b61      	ldr	r3, [pc, #388]	@ (80056e8 <UART_SetConfig+0xc34>)
 8005562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005564:	e009      	b.n	800557a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800556a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800556c:	e005      	b.n	800557a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005578:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800557a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 80ea 	beq.w	8005756 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005586:	4a55      	ldr	r2, [pc, #340]	@ (80056dc <UART_SetConfig+0xc28>)
 8005588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800558c:	461a      	mov	r2, r3
 800558e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005590:	fbb3 f3f2 	udiv	r3, r3, r2
 8005594:	005a      	lsls	r2, r3, #1
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	085b      	lsrs	r3, r3, #1
 800559c:	441a      	add	r2, r3
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055aa:	2b0f      	cmp	r3, #15
 80055ac:	d916      	bls.n	80055dc <UART_SetConfig+0xb28>
 80055ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055b4:	d212      	bcs.n	80055dc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	f023 030f 	bic.w	r3, r3, #15
 80055be:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c2:	085b      	lsrs	r3, r3, #1
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	f003 0307 	and.w	r3, r3, #7
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80055ce:	4313      	orrs	r3, r2
 80055d0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80055d8:	60da      	str	r2, [r3, #12]
 80055da:	e0bc      	b.n	8005756 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80055e2:	e0b8      	b.n	8005756 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055e4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	dc4b      	bgt.n	8005684 <UART_SetConfig+0xbd0>
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f2c0 8087 	blt.w	8005700 <UART_SetConfig+0xc4c>
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	f200 8084 	bhi.w	8005700 <UART_SetConfig+0xc4c>
 80055f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005600 <UART_SetConfig+0xb4c>)
 80055fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fe:	bf00      	nop
 8005600:	0800568b 	.word	0x0800568b
 8005604:	08005693 	.word	0x08005693
 8005608:	08005701 	.word	0x08005701
 800560c:	08005701 	.word	0x08005701
 8005610:	0800569b 	.word	0x0800569b
 8005614:	08005701 	.word	0x08005701
 8005618:	08005701 	.word	0x08005701
 800561c:	08005701 	.word	0x08005701
 8005620:	080056ab 	.word	0x080056ab
 8005624:	08005701 	.word	0x08005701
 8005628:	08005701 	.word	0x08005701
 800562c:	08005701 	.word	0x08005701
 8005630:	08005701 	.word	0x08005701
 8005634:	08005701 	.word	0x08005701
 8005638:	08005701 	.word	0x08005701
 800563c:	08005701 	.word	0x08005701
 8005640:	080056bb 	.word	0x080056bb
 8005644:	08005701 	.word	0x08005701
 8005648:	08005701 	.word	0x08005701
 800564c:	08005701 	.word	0x08005701
 8005650:	08005701 	.word	0x08005701
 8005654:	08005701 	.word	0x08005701
 8005658:	08005701 	.word	0x08005701
 800565c:	08005701 	.word	0x08005701
 8005660:	08005701 	.word	0x08005701
 8005664:	08005701 	.word	0x08005701
 8005668:	08005701 	.word	0x08005701
 800566c:	08005701 	.word	0x08005701
 8005670:	08005701 	.word	0x08005701
 8005674:	08005701 	.word	0x08005701
 8005678:	08005701 	.word	0x08005701
 800567c:	08005701 	.word	0x08005701
 8005680:	080056f3 	.word	0x080056f3
 8005684:	2b40      	cmp	r3, #64	@ 0x40
 8005686:	d037      	beq.n	80056f8 <UART_SetConfig+0xc44>
 8005688:	e03a      	b.n	8005700 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800568a:	f7fd fb47 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 800568e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005690:	e03c      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005692:	f7fd fb59 	bl	8002d48 <HAL_RCC_GetPCLK2Freq>
 8005696:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005698:	e038      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800569a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fe fd1e 	bl	80040e0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056a8:	e030      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80056aa:	f107 0318 	add.w	r3, r7, #24
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fe fe6a 	bl	8004388 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056b8:	e028      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056ba:	4b09      	ldr	r3, [pc, #36]	@ (80056e0 <UART_SetConfig+0xc2c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d012      	beq.n	80056ec <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056c6:	4b06      	ldr	r3, [pc, #24]	@ (80056e0 <UART_SetConfig+0xc2c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	08db      	lsrs	r3, r3, #3
 80056cc:	f003 0303 	and.w	r3, r3, #3
 80056d0:	4a04      	ldr	r2, [pc, #16]	@ (80056e4 <UART_SetConfig+0xc30>)
 80056d2:	fa22 f303 	lsr.w	r3, r2, r3
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056d8:	e018      	b.n	800570c <UART_SetConfig+0xc58>
 80056da:	bf00      	nop
 80056dc:	08007024 	.word	0x08007024
 80056e0:	58024400 	.word	0x58024400
 80056e4:	03d09000 	.word	0x03d09000
 80056e8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80056ec:	4b24      	ldr	r3, [pc, #144]	@ (8005780 <UART_SetConfig+0xccc>)
 80056ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056f0:	e00c      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80056f2:	4b24      	ldr	r3, [pc, #144]	@ (8005784 <UART_SetConfig+0xcd0>)
 80056f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056f6:	e009      	b.n	800570c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056fe:	e005      	b.n	800570c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800570a:	bf00      	nop
    }

    if (pclk != 0U)
 800570c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800570e:	2b00      	cmp	r3, #0
 8005710:	d021      	beq.n	8005756 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005716:	4a1c      	ldr	r2, [pc, #112]	@ (8005788 <UART_SetConfig+0xcd4>)
 8005718:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800571c:	461a      	mov	r2, r3
 800571e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005720:	fbb3 f2f2 	udiv	r2, r3, r2
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	085b      	lsrs	r3, r3, #1
 800572a:	441a      	add	r2, r3
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	fbb2 f3f3 	udiv	r3, r2, r3
 8005734:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005738:	2b0f      	cmp	r3, #15
 800573a:	d909      	bls.n	8005750 <UART_SetConfig+0xc9c>
 800573c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800573e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005742:	d205      	bcs.n	8005750 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005746:	b29a      	uxth	r2, r3
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	60da      	str	r2, [r3, #12]
 800574e:	e002      	b.n	8005756 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	2201      	movs	r2, #1
 800575a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	2201      	movs	r2, #1
 8005762:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2200      	movs	r2, #0
 800576a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	2200      	movs	r2, #0
 8005770:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005772:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005776:	4618      	mov	r0, r3
 8005778:	3748      	adds	r7, #72	@ 0x48
 800577a:	46bd      	mov	sp, r7
 800577c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005780:	03d09000 	.word	0x03d09000
 8005784:	003d0900 	.word	0x003d0900
 8005788:	08007024 	.word	0x08007024

0800578c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	f003 0308 	and.w	r3, r3, #8
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00a      	beq.n	80057fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057fe:	f003 0304 	and.w	r3, r3, #4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00a      	beq.n	800581c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	430a      	orrs	r2, r1
 800581a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005820:	f003 0310 	and.w	r3, r3, #16
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00a      	beq.n	800583e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	430a      	orrs	r2, r1
 800583c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00a      	beq.n	8005860 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005868:	2b00      	cmp	r3, #0
 800586a:	d01a      	beq.n	80058a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005886:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800588a:	d10a      	bne.n	80058a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	430a      	orrs	r2, r1
 80058a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00a      	beq.n	80058c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	430a      	orrs	r2, r1
 80058c2:	605a      	str	r2, [r3, #4]
  }
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b098      	sub	sp, #96	@ 0x60
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058e0:	f7fb feee 	bl	80016c0 <HAL_GetTick>
 80058e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0308 	and.w	r3, r3, #8
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d12f      	bne.n	8005954 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058f8:	9300      	str	r3, [sp, #0]
 80058fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058fc:	2200      	movs	r2, #0
 80058fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f88e 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d022      	beq.n	8005954 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800591c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800591e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005922:	653b      	str	r3, [r7, #80]	@ 0x50
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800592c:	647b      	str	r3, [r7, #68]	@ 0x44
 800592e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800593a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2220      	movs	r2, #32
 8005944:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e063      	b.n	8005a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	2b04      	cmp	r3, #4
 8005960:	d149      	bne.n	80059f6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005962:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800596a:	2200      	movs	r2, #0
 800596c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f857 	bl	8005a24 <UART_WaitOnFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d03c      	beq.n	80059f6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005984:	e853 3f00 	ldrex	r3, [r3]
 8005988:	623b      	str	r3, [r7, #32]
   return(result);
 800598a:	6a3b      	ldr	r3, [r7, #32]
 800598c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005990:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800599a:	633b      	str	r3, [r7, #48]	@ 0x30
 800599c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059a2:	e841 2300 	strex	r3, r2, [r1]
 80059a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80059a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e6      	bne.n	800597c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	3308      	adds	r3, #8
 80059b4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	e853 3f00 	ldrex	r3, [r3]
 80059bc:	60fb      	str	r3, [r7, #12]
   return(result);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f023 0301 	bic.w	r3, r3, #1
 80059c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3308      	adds	r3, #8
 80059cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059ce:	61fa      	str	r2, [r7, #28]
 80059d0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d2:	69b9      	ldr	r1, [r7, #24]
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	e841 2300 	strex	r3, r2, [r1]
 80059da:	617b      	str	r3, [r7, #20]
   return(result);
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d1e5      	bne.n	80059ae <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2220      	movs	r2, #32
 80059e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e012      	b.n	8005a1c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2220      	movs	r2, #32
 80059fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3758      	adds	r7, #88	@ 0x58
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	60f8      	str	r0, [r7, #12]
 8005a2c:	60b9      	str	r1, [r7, #8]
 8005a2e:	603b      	str	r3, [r7, #0]
 8005a30:	4613      	mov	r3, r2
 8005a32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a34:	e04f      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a36:	69bb      	ldr	r3, [r7, #24]
 8005a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a3c:	d04b      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3e:	f7fb fe3f 	bl	80016c0 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d302      	bcc.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d101      	bne.n	8005a58 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	e04e      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f003 0304 	and.w	r3, r3, #4
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d037      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b80      	cmp	r3, #128	@ 0x80
 8005a6a:	d034      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	2b40      	cmp	r3, #64	@ 0x40
 8005a70:	d031      	beq.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	f003 0308 	and.w	r3, r3, #8
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d110      	bne.n	8005aa2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2208      	movs	r2, #8
 8005a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a88:	68f8      	ldr	r0, [r7, #12]
 8005a8a:	f000 f839 	bl	8005b00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2208      	movs	r2, #8
 8005a92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e029      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	69db      	ldr	r3, [r3, #28]
 8005aa8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ab0:	d111      	bne.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005aba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f81f 	bl	8005b00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e00f      	b.n	8005af6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	bf0c      	ite	eq
 8005ae6:	2301      	moveq	r3, #1
 8005ae8:	2300      	movne	r3, #0
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	461a      	mov	r2, r3
 8005aee:	79fb      	ldrb	r3, [r7, #7]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d0a0      	beq.n	8005a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
	...

08005b00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b00:	b480      	push	{r7}
 8005b02:	b095      	sub	sp, #84	@ 0x54
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b10:	e853 3f00 	ldrex	r3, [r3]
 8005b14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b26:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b28:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b2e:	e841 2300 	strex	r3, r2, [r1]
 8005b32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1e6      	bne.n	8005b08 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	3308      	adds	r3, #8
 8005b40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b42:	6a3b      	ldr	r3, [r7, #32]
 8005b44:	e853 3f00 	ldrex	r3, [r3]
 8005b48:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b4a:	69fa      	ldr	r2, [r7, #28]
 8005b4c:	4b1e      	ldr	r3, [pc, #120]	@ (8005bc8 <UART_EndRxTransfer+0xc8>)
 8005b4e:	4013      	ands	r3, r2
 8005b50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3308      	adds	r3, #8
 8005b58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b62:	e841 2300 	strex	r3, r2, [r1]
 8005b66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d1e5      	bne.n	8005b3a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d118      	bne.n	8005ba8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	e853 3f00 	ldrex	r3, [r3]
 8005b82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f023 0310 	bic.w	r3, r3, #16
 8005b8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	461a      	mov	r2, r3
 8005b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b98:	6979      	ldr	r1, [r7, #20]
 8005b9a:	69ba      	ldr	r2, [r7, #24]
 8005b9c:	e841 2300 	strex	r3, r2, [r1]
 8005ba0:	613b      	str	r3, [r7, #16]
   return(result);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d1e6      	bne.n	8005b76 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2220      	movs	r2, #32
 8005bac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005bbc:	bf00      	nop
 8005bbe:	3754      	adds	r7, #84	@ 0x54
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	effffffe 	.word	0xeffffffe

08005bcc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d101      	bne.n	8005be2 <HAL_UARTEx_DisableFifoMode+0x16>
 8005bde:	2302      	movs	r3, #2
 8005be0:	e027      	b.n	8005c32 <HAL_UARTEx_DisableFifoMode+0x66>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2224      	movs	r2, #36	@ 0x24
 8005bee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f022 0201 	bic.w	r2, r2, #1
 8005c08:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005c10:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c30:	2300      	movs	r3, #0
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr

08005c3e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c3e:	b580      	push	{r7, lr}
 8005c40:	b084      	sub	sp, #16
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
 8005c46:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c52:	2302      	movs	r3, #2
 8005c54:	e02d      	b.n	8005cb2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2224      	movs	r2, #36	@ 0x24
 8005c62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0201 	bic.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	683a      	ldr	r2, [r7, #0]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f850 	bl	8005d38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2220      	movs	r2, #32
 8005ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}

08005cba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005cba:	b580      	push	{r7, lr}
 8005cbc:	b084      	sub	sp, #16
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d101      	bne.n	8005cd2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005cce:	2302      	movs	r3, #2
 8005cd0:	e02d      	b.n	8005d2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2224      	movs	r2, #36	@ 0x24
 8005cde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f812 	bl	8005d38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3710      	adds	r7, #16
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}
	...

08005d38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d108      	bne.n	8005d5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d58:	e031      	b.n	8005dbe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d5e:	2310      	movs	r3, #16
 8005d60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	0e5b      	lsrs	r3, r3, #25
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	0f5b      	lsrs	r3, r3, #29
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	f003 0307 	and.w	r3, r3, #7
 8005d80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d82:	7bbb      	ldrb	r3, [r7, #14]
 8005d84:	7b3a      	ldrb	r2, [r7, #12]
 8005d86:	4911      	ldr	r1, [pc, #68]	@ (8005dcc <UARTEx_SetNbDataToProcess+0x94>)
 8005d88:	5c8a      	ldrb	r2, [r1, r2]
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d8e:	7b3a      	ldrb	r2, [r7, #12]
 8005d90:	490f      	ldr	r1, [pc, #60]	@ (8005dd0 <UARTEx_SetNbDataToProcess+0x98>)
 8005d92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d94:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	7b7a      	ldrb	r2, [r7, #13]
 8005da4:	4909      	ldr	r1, [pc, #36]	@ (8005dcc <UARTEx_SetNbDataToProcess+0x94>)
 8005da6:	5c8a      	ldrb	r2, [r1, r2]
 8005da8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005dac:	7b7a      	ldrb	r2, [r7, #13]
 8005dae:	4908      	ldr	r1, [pc, #32]	@ (8005dd0 <UARTEx_SetNbDataToProcess+0x98>)
 8005db0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005db2:	fb93 f3f2 	sdiv	r3, r3, r2
 8005db6:	b29a      	uxth	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005dbe:	bf00      	nop
 8005dc0:	3714      	adds	r7, #20
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc8:	4770      	bx	lr
 8005dca:	bf00      	nop
 8005dcc:	0800703c 	.word	0x0800703c
 8005dd0:	08007044 	.word	0x08007044

08005dd4 <rand>:
 8005dd4:	4b16      	ldr	r3, [pc, #88]	@ (8005e30 <rand+0x5c>)
 8005dd6:	b510      	push	{r4, lr}
 8005dd8:	681c      	ldr	r4, [r3, #0]
 8005dda:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005ddc:	b9b3      	cbnz	r3, 8005e0c <rand+0x38>
 8005dde:	2018      	movs	r0, #24
 8005de0:	f000 fb24 	bl	800642c <malloc>
 8005de4:	4602      	mov	r2, r0
 8005de6:	6320      	str	r0, [r4, #48]	@ 0x30
 8005de8:	b920      	cbnz	r0, 8005df4 <rand+0x20>
 8005dea:	4b12      	ldr	r3, [pc, #72]	@ (8005e34 <rand+0x60>)
 8005dec:	4812      	ldr	r0, [pc, #72]	@ (8005e38 <rand+0x64>)
 8005dee:	2152      	movs	r1, #82	@ 0x52
 8005df0:	f000 fab4 	bl	800635c <__assert_func>
 8005df4:	4911      	ldr	r1, [pc, #68]	@ (8005e3c <rand+0x68>)
 8005df6:	4b12      	ldr	r3, [pc, #72]	@ (8005e40 <rand+0x6c>)
 8005df8:	e9c0 1300 	strd	r1, r3, [r0]
 8005dfc:	4b11      	ldr	r3, [pc, #68]	@ (8005e44 <rand+0x70>)
 8005dfe:	6083      	str	r3, [r0, #8]
 8005e00:	230b      	movs	r3, #11
 8005e02:	8183      	strh	r3, [r0, #12]
 8005e04:	2100      	movs	r1, #0
 8005e06:	2001      	movs	r0, #1
 8005e08:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005e0c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005e0e:	480e      	ldr	r0, [pc, #56]	@ (8005e48 <rand+0x74>)
 8005e10:	690b      	ldr	r3, [r1, #16]
 8005e12:	694c      	ldr	r4, [r1, #20]
 8005e14:	4a0d      	ldr	r2, [pc, #52]	@ (8005e4c <rand+0x78>)
 8005e16:	4358      	muls	r0, r3
 8005e18:	fb02 0004 	mla	r0, r2, r4, r0
 8005e1c:	fba3 3202 	umull	r3, r2, r3, r2
 8005e20:	3301      	adds	r3, #1
 8005e22:	eb40 0002 	adc.w	r0, r0, r2
 8005e26:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8005e2a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8005e2e:	bd10      	pop	{r4, pc}
 8005e30:	24000034 	.word	0x24000034
 8005e34:	0800704c 	.word	0x0800704c
 8005e38:	08007063 	.word	0x08007063
 8005e3c:	abcd330e 	.word	0xabcd330e
 8005e40:	e66d1234 	.word	0xe66d1234
 8005e44:	0005deec 	.word	0x0005deec
 8005e48:	5851f42d 	.word	0x5851f42d
 8005e4c:	4c957f2d 	.word	0x4c957f2d

08005e50 <std>:
 8005e50:	2300      	movs	r3, #0
 8005e52:	b510      	push	{r4, lr}
 8005e54:	4604      	mov	r4, r0
 8005e56:	e9c0 3300 	strd	r3, r3, [r0]
 8005e5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e5e:	6083      	str	r3, [r0, #8]
 8005e60:	8181      	strh	r1, [r0, #12]
 8005e62:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e64:	81c2      	strh	r2, [r0, #14]
 8005e66:	6183      	str	r3, [r0, #24]
 8005e68:	4619      	mov	r1, r3
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	305c      	adds	r0, #92	@ 0x5c
 8005e6e:	f000 f9f9 	bl	8006264 <memset>
 8005e72:	4b0d      	ldr	r3, [pc, #52]	@ (8005ea8 <std+0x58>)
 8005e74:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e76:	4b0d      	ldr	r3, [pc, #52]	@ (8005eac <std+0x5c>)
 8005e78:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb0 <std+0x60>)
 8005e7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb4 <std+0x64>)
 8005e80:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e82:	4b0d      	ldr	r3, [pc, #52]	@ (8005eb8 <std+0x68>)
 8005e84:	6224      	str	r4, [r4, #32]
 8005e86:	429c      	cmp	r4, r3
 8005e88:	d006      	beq.n	8005e98 <std+0x48>
 8005e8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e8e:	4294      	cmp	r4, r2
 8005e90:	d002      	beq.n	8005e98 <std+0x48>
 8005e92:	33d0      	adds	r3, #208	@ 0xd0
 8005e94:	429c      	cmp	r4, r3
 8005e96:	d105      	bne.n	8005ea4 <std+0x54>
 8005e98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ea0:	f000 ba58 	b.w	8006354 <__retarget_lock_init_recursive>
 8005ea4:	bd10      	pop	{r4, pc}
 8005ea6:	bf00      	nop
 8005ea8:	080060b5 	.word	0x080060b5
 8005eac:	080060d7 	.word	0x080060d7
 8005eb0:	0800610f 	.word	0x0800610f
 8005eb4:	08006133 	.word	0x08006133
 8005eb8:	24000144 	.word	0x24000144

08005ebc <stdio_exit_handler>:
 8005ebc:	4a02      	ldr	r2, [pc, #8]	@ (8005ec8 <stdio_exit_handler+0xc>)
 8005ebe:	4903      	ldr	r1, [pc, #12]	@ (8005ecc <stdio_exit_handler+0x10>)
 8005ec0:	4803      	ldr	r0, [pc, #12]	@ (8005ed0 <stdio_exit_handler+0x14>)
 8005ec2:	f000 b869 	b.w	8005f98 <_fwalk_sglue>
 8005ec6:	bf00      	nop
 8005ec8:	24000028 	.word	0x24000028
 8005ecc:	08006c3d 	.word	0x08006c3d
 8005ed0:	24000038 	.word	0x24000038

08005ed4 <cleanup_stdio>:
 8005ed4:	6841      	ldr	r1, [r0, #4]
 8005ed6:	4b0c      	ldr	r3, [pc, #48]	@ (8005f08 <cleanup_stdio+0x34>)
 8005ed8:	4299      	cmp	r1, r3
 8005eda:	b510      	push	{r4, lr}
 8005edc:	4604      	mov	r4, r0
 8005ede:	d001      	beq.n	8005ee4 <cleanup_stdio+0x10>
 8005ee0:	f000 feac 	bl	8006c3c <_fflush_r>
 8005ee4:	68a1      	ldr	r1, [r4, #8]
 8005ee6:	4b09      	ldr	r3, [pc, #36]	@ (8005f0c <cleanup_stdio+0x38>)
 8005ee8:	4299      	cmp	r1, r3
 8005eea:	d002      	beq.n	8005ef2 <cleanup_stdio+0x1e>
 8005eec:	4620      	mov	r0, r4
 8005eee:	f000 fea5 	bl	8006c3c <_fflush_r>
 8005ef2:	68e1      	ldr	r1, [r4, #12]
 8005ef4:	4b06      	ldr	r3, [pc, #24]	@ (8005f10 <cleanup_stdio+0x3c>)
 8005ef6:	4299      	cmp	r1, r3
 8005ef8:	d004      	beq.n	8005f04 <cleanup_stdio+0x30>
 8005efa:	4620      	mov	r0, r4
 8005efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f00:	f000 be9c 	b.w	8006c3c <_fflush_r>
 8005f04:	bd10      	pop	{r4, pc}
 8005f06:	bf00      	nop
 8005f08:	24000144 	.word	0x24000144
 8005f0c:	240001ac 	.word	0x240001ac
 8005f10:	24000214 	.word	0x24000214

08005f14 <global_stdio_init.part.0>:
 8005f14:	b510      	push	{r4, lr}
 8005f16:	4b0b      	ldr	r3, [pc, #44]	@ (8005f44 <global_stdio_init.part.0+0x30>)
 8005f18:	4c0b      	ldr	r4, [pc, #44]	@ (8005f48 <global_stdio_init.part.0+0x34>)
 8005f1a:	4a0c      	ldr	r2, [pc, #48]	@ (8005f4c <global_stdio_init.part.0+0x38>)
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	4620      	mov	r0, r4
 8005f20:	2200      	movs	r2, #0
 8005f22:	2104      	movs	r1, #4
 8005f24:	f7ff ff94 	bl	8005e50 <std>
 8005f28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	2109      	movs	r1, #9
 8005f30:	f7ff ff8e 	bl	8005e50 <std>
 8005f34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f38:	2202      	movs	r2, #2
 8005f3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f3e:	2112      	movs	r1, #18
 8005f40:	f7ff bf86 	b.w	8005e50 <std>
 8005f44:	2400027c 	.word	0x2400027c
 8005f48:	24000144 	.word	0x24000144
 8005f4c:	08005ebd 	.word	0x08005ebd

08005f50 <__sfp_lock_acquire>:
 8005f50:	4801      	ldr	r0, [pc, #4]	@ (8005f58 <__sfp_lock_acquire+0x8>)
 8005f52:	f000 ba00 	b.w	8006356 <__retarget_lock_acquire_recursive>
 8005f56:	bf00      	nop
 8005f58:	24000285 	.word	0x24000285

08005f5c <__sfp_lock_release>:
 8005f5c:	4801      	ldr	r0, [pc, #4]	@ (8005f64 <__sfp_lock_release+0x8>)
 8005f5e:	f000 b9fb 	b.w	8006358 <__retarget_lock_release_recursive>
 8005f62:	bf00      	nop
 8005f64:	24000285 	.word	0x24000285

08005f68 <__sinit>:
 8005f68:	b510      	push	{r4, lr}
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	f7ff fff0 	bl	8005f50 <__sfp_lock_acquire>
 8005f70:	6a23      	ldr	r3, [r4, #32]
 8005f72:	b11b      	cbz	r3, 8005f7c <__sinit+0x14>
 8005f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f78:	f7ff bff0 	b.w	8005f5c <__sfp_lock_release>
 8005f7c:	4b04      	ldr	r3, [pc, #16]	@ (8005f90 <__sinit+0x28>)
 8005f7e:	6223      	str	r3, [r4, #32]
 8005f80:	4b04      	ldr	r3, [pc, #16]	@ (8005f94 <__sinit+0x2c>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1f5      	bne.n	8005f74 <__sinit+0xc>
 8005f88:	f7ff ffc4 	bl	8005f14 <global_stdio_init.part.0>
 8005f8c:	e7f2      	b.n	8005f74 <__sinit+0xc>
 8005f8e:	bf00      	nop
 8005f90:	08005ed5 	.word	0x08005ed5
 8005f94:	2400027c 	.word	0x2400027c

08005f98 <_fwalk_sglue>:
 8005f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f9c:	4607      	mov	r7, r0
 8005f9e:	4688      	mov	r8, r1
 8005fa0:	4614      	mov	r4, r2
 8005fa2:	2600      	movs	r6, #0
 8005fa4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fa8:	f1b9 0901 	subs.w	r9, r9, #1
 8005fac:	d505      	bpl.n	8005fba <_fwalk_sglue+0x22>
 8005fae:	6824      	ldr	r4, [r4, #0]
 8005fb0:	2c00      	cmp	r4, #0
 8005fb2:	d1f7      	bne.n	8005fa4 <_fwalk_sglue+0xc>
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fba:	89ab      	ldrh	r3, [r5, #12]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d907      	bls.n	8005fd0 <_fwalk_sglue+0x38>
 8005fc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	d003      	beq.n	8005fd0 <_fwalk_sglue+0x38>
 8005fc8:	4629      	mov	r1, r5
 8005fca:	4638      	mov	r0, r7
 8005fcc:	47c0      	blx	r8
 8005fce:	4306      	orrs	r6, r0
 8005fd0:	3568      	adds	r5, #104	@ 0x68
 8005fd2:	e7e9      	b.n	8005fa8 <_fwalk_sglue+0x10>

08005fd4 <iprintf>:
 8005fd4:	b40f      	push	{r0, r1, r2, r3}
 8005fd6:	b507      	push	{r0, r1, r2, lr}
 8005fd8:	4906      	ldr	r1, [pc, #24]	@ (8005ff4 <iprintf+0x20>)
 8005fda:	ab04      	add	r3, sp, #16
 8005fdc:	6808      	ldr	r0, [r1, #0]
 8005fde:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fe2:	6881      	ldr	r1, [r0, #8]
 8005fe4:	9301      	str	r3, [sp, #4]
 8005fe6:	f000 fb01 	bl	80065ec <_vfiprintf_r>
 8005fea:	b003      	add	sp, #12
 8005fec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ff0:	b004      	add	sp, #16
 8005ff2:	4770      	bx	lr
 8005ff4:	24000034 	.word	0x24000034

08005ff8 <_puts_r>:
 8005ff8:	6a03      	ldr	r3, [r0, #32]
 8005ffa:	b570      	push	{r4, r5, r6, lr}
 8005ffc:	6884      	ldr	r4, [r0, #8]
 8005ffe:	4605      	mov	r5, r0
 8006000:	460e      	mov	r6, r1
 8006002:	b90b      	cbnz	r3, 8006008 <_puts_r+0x10>
 8006004:	f7ff ffb0 	bl	8005f68 <__sinit>
 8006008:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800600a:	07db      	lsls	r3, r3, #31
 800600c:	d405      	bmi.n	800601a <_puts_r+0x22>
 800600e:	89a3      	ldrh	r3, [r4, #12]
 8006010:	0598      	lsls	r0, r3, #22
 8006012:	d402      	bmi.n	800601a <_puts_r+0x22>
 8006014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006016:	f000 f99e 	bl	8006356 <__retarget_lock_acquire_recursive>
 800601a:	89a3      	ldrh	r3, [r4, #12]
 800601c:	0719      	lsls	r1, r3, #28
 800601e:	d502      	bpl.n	8006026 <_puts_r+0x2e>
 8006020:	6923      	ldr	r3, [r4, #16]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d135      	bne.n	8006092 <_puts_r+0x9a>
 8006026:	4621      	mov	r1, r4
 8006028:	4628      	mov	r0, r5
 800602a:	f000 f8c5 	bl	80061b8 <__swsetup_r>
 800602e:	b380      	cbz	r0, 8006092 <_puts_r+0x9a>
 8006030:	f04f 35ff 	mov.w	r5, #4294967295
 8006034:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006036:	07da      	lsls	r2, r3, #31
 8006038:	d405      	bmi.n	8006046 <_puts_r+0x4e>
 800603a:	89a3      	ldrh	r3, [r4, #12]
 800603c:	059b      	lsls	r3, r3, #22
 800603e:	d402      	bmi.n	8006046 <_puts_r+0x4e>
 8006040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006042:	f000 f989 	bl	8006358 <__retarget_lock_release_recursive>
 8006046:	4628      	mov	r0, r5
 8006048:	bd70      	pop	{r4, r5, r6, pc}
 800604a:	2b00      	cmp	r3, #0
 800604c:	da04      	bge.n	8006058 <_puts_r+0x60>
 800604e:	69a2      	ldr	r2, [r4, #24]
 8006050:	429a      	cmp	r2, r3
 8006052:	dc17      	bgt.n	8006084 <_puts_r+0x8c>
 8006054:	290a      	cmp	r1, #10
 8006056:	d015      	beq.n	8006084 <_puts_r+0x8c>
 8006058:	6823      	ldr	r3, [r4, #0]
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	6022      	str	r2, [r4, #0]
 800605e:	7019      	strb	r1, [r3, #0]
 8006060:	68a3      	ldr	r3, [r4, #8]
 8006062:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006066:	3b01      	subs	r3, #1
 8006068:	60a3      	str	r3, [r4, #8]
 800606a:	2900      	cmp	r1, #0
 800606c:	d1ed      	bne.n	800604a <_puts_r+0x52>
 800606e:	2b00      	cmp	r3, #0
 8006070:	da11      	bge.n	8006096 <_puts_r+0x9e>
 8006072:	4622      	mov	r2, r4
 8006074:	210a      	movs	r1, #10
 8006076:	4628      	mov	r0, r5
 8006078:	f000 f85f 	bl	800613a <__swbuf_r>
 800607c:	3001      	adds	r0, #1
 800607e:	d0d7      	beq.n	8006030 <_puts_r+0x38>
 8006080:	250a      	movs	r5, #10
 8006082:	e7d7      	b.n	8006034 <_puts_r+0x3c>
 8006084:	4622      	mov	r2, r4
 8006086:	4628      	mov	r0, r5
 8006088:	f000 f857 	bl	800613a <__swbuf_r>
 800608c:	3001      	adds	r0, #1
 800608e:	d1e7      	bne.n	8006060 <_puts_r+0x68>
 8006090:	e7ce      	b.n	8006030 <_puts_r+0x38>
 8006092:	3e01      	subs	r6, #1
 8006094:	e7e4      	b.n	8006060 <_puts_r+0x68>
 8006096:	6823      	ldr	r3, [r4, #0]
 8006098:	1c5a      	adds	r2, r3, #1
 800609a:	6022      	str	r2, [r4, #0]
 800609c:	220a      	movs	r2, #10
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e7ee      	b.n	8006080 <_puts_r+0x88>
	...

080060a4 <puts>:
 80060a4:	4b02      	ldr	r3, [pc, #8]	@ (80060b0 <puts+0xc>)
 80060a6:	4601      	mov	r1, r0
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	f7ff bfa5 	b.w	8005ff8 <_puts_r>
 80060ae:	bf00      	nop
 80060b0:	24000034 	.word	0x24000034

080060b4 <__sread>:
 80060b4:	b510      	push	{r4, lr}
 80060b6:	460c      	mov	r4, r1
 80060b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060bc:	f000 f8fc 	bl	80062b8 <_read_r>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	bfab      	itete	ge
 80060c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060c6:	89a3      	ldrhlt	r3, [r4, #12]
 80060c8:	181b      	addge	r3, r3, r0
 80060ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060ce:	bfac      	ite	ge
 80060d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060d2:	81a3      	strhlt	r3, [r4, #12]
 80060d4:	bd10      	pop	{r4, pc}

080060d6 <__swrite>:
 80060d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060da:	461f      	mov	r7, r3
 80060dc:	898b      	ldrh	r3, [r1, #12]
 80060de:	05db      	lsls	r3, r3, #23
 80060e0:	4605      	mov	r5, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	4616      	mov	r6, r2
 80060e6:	d505      	bpl.n	80060f4 <__swrite+0x1e>
 80060e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ec:	2302      	movs	r3, #2
 80060ee:	2200      	movs	r2, #0
 80060f0:	f000 f8d0 	bl	8006294 <_lseek_r>
 80060f4:	89a3      	ldrh	r3, [r4, #12]
 80060f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060fe:	81a3      	strh	r3, [r4, #12]
 8006100:	4632      	mov	r2, r6
 8006102:	463b      	mov	r3, r7
 8006104:	4628      	mov	r0, r5
 8006106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800610a:	f000 b8e7 	b.w	80062dc <_write_r>

0800610e <__sseek>:
 800610e:	b510      	push	{r4, lr}
 8006110:	460c      	mov	r4, r1
 8006112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006116:	f000 f8bd 	bl	8006294 <_lseek_r>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	bf15      	itete	ne
 8006120:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006122:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006126:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800612a:	81a3      	strheq	r3, [r4, #12]
 800612c:	bf18      	it	ne
 800612e:	81a3      	strhne	r3, [r4, #12]
 8006130:	bd10      	pop	{r4, pc}

08006132 <__sclose>:
 8006132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006136:	f000 b89d 	b.w	8006274 <_close_r>

0800613a <__swbuf_r>:
 800613a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613c:	460e      	mov	r6, r1
 800613e:	4614      	mov	r4, r2
 8006140:	4605      	mov	r5, r0
 8006142:	b118      	cbz	r0, 800614c <__swbuf_r+0x12>
 8006144:	6a03      	ldr	r3, [r0, #32]
 8006146:	b90b      	cbnz	r3, 800614c <__swbuf_r+0x12>
 8006148:	f7ff ff0e 	bl	8005f68 <__sinit>
 800614c:	69a3      	ldr	r3, [r4, #24]
 800614e:	60a3      	str	r3, [r4, #8]
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	071a      	lsls	r2, r3, #28
 8006154:	d501      	bpl.n	800615a <__swbuf_r+0x20>
 8006156:	6923      	ldr	r3, [r4, #16]
 8006158:	b943      	cbnz	r3, 800616c <__swbuf_r+0x32>
 800615a:	4621      	mov	r1, r4
 800615c:	4628      	mov	r0, r5
 800615e:	f000 f82b 	bl	80061b8 <__swsetup_r>
 8006162:	b118      	cbz	r0, 800616c <__swbuf_r+0x32>
 8006164:	f04f 37ff 	mov.w	r7, #4294967295
 8006168:	4638      	mov	r0, r7
 800616a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800616c:	6823      	ldr	r3, [r4, #0]
 800616e:	6922      	ldr	r2, [r4, #16]
 8006170:	1a98      	subs	r0, r3, r2
 8006172:	6963      	ldr	r3, [r4, #20]
 8006174:	b2f6      	uxtb	r6, r6
 8006176:	4283      	cmp	r3, r0
 8006178:	4637      	mov	r7, r6
 800617a:	dc05      	bgt.n	8006188 <__swbuf_r+0x4e>
 800617c:	4621      	mov	r1, r4
 800617e:	4628      	mov	r0, r5
 8006180:	f000 fd5c 	bl	8006c3c <_fflush_r>
 8006184:	2800      	cmp	r0, #0
 8006186:	d1ed      	bne.n	8006164 <__swbuf_r+0x2a>
 8006188:	68a3      	ldr	r3, [r4, #8]
 800618a:	3b01      	subs	r3, #1
 800618c:	60a3      	str	r3, [r4, #8]
 800618e:	6823      	ldr	r3, [r4, #0]
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	6022      	str	r2, [r4, #0]
 8006194:	701e      	strb	r6, [r3, #0]
 8006196:	6962      	ldr	r2, [r4, #20]
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	429a      	cmp	r2, r3
 800619c:	d004      	beq.n	80061a8 <__swbuf_r+0x6e>
 800619e:	89a3      	ldrh	r3, [r4, #12]
 80061a0:	07db      	lsls	r3, r3, #31
 80061a2:	d5e1      	bpl.n	8006168 <__swbuf_r+0x2e>
 80061a4:	2e0a      	cmp	r6, #10
 80061a6:	d1df      	bne.n	8006168 <__swbuf_r+0x2e>
 80061a8:	4621      	mov	r1, r4
 80061aa:	4628      	mov	r0, r5
 80061ac:	f000 fd46 	bl	8006c3c <_fflush_r>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	d0d9      	beq.n	8006168 <__swbuf_r+0x2e>
 80061b4:	e7d6      	b.n	8006164 <__swbuf_r+0x2a>
	...

080061b8 <__swsetup_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4b29      	ldr	r3, [pc, #164]	@ (8006260 <__swsetup_r+0xa8>)
 80061bc:	4605      	mov	r5, r0
 80061be:	6818      	ldr	r0, [r3, #0]
 80061c0:	460c      	mov	r4, r1
 80061c2:	b118      	cbz	r0, 80061cc <__swsetup_r+0x14>
 80061c4:	6a03      	ldr	r3, [r0, #32]
 80061c6:	b90b      	cbnz	r3, 80061cc <__swsetup_r+0x14>
 80061c8:	f7ff fece 	bl	8005f68 <__sinit>
 80061cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d0:	0719      	lsls	r1, r3, #28
 80061d2:	d422      	bmi.n	800621a <__swsetup_r+0x62>
 80061d4:	06da      	lsls	r2, r3, #27
 80061d6:	d407      	bmi.n	80061e8 <__swsetup_r+0x30>
 80061d8:	2209      	movs	r2, #9
 80061da:	602a      	str	r2, [r5, #0]
 80061dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061e0:	81a3      	strh	r3, [r4, #12]
 80061e2:	f04f 30ff 	mov.w	r0, #4294967295
 80061e6:	e033      	b.n	8006250 <__swsetup_r+0x98>
 80061e8:	0758      	lsls	r0, r3, #29
 80061ea:	d512      	bpl.n	8006212 <__swsetup_r+0x5a>
 80061ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061ee:	b141      	cbz	r1, 8006202 <__swsetup_r+0x4a>
 80061f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061f4:	4299      	cmp	r1, r3
 80061f6:	d002      	beq.n	80061fe <__swsetup_r+0x46>
 80061f8:	4628      	mov	r0, r5
 80061fa:	f000 f8cd 	bl	8006398 <_free_r>
 80061fe:	2300      	movs	r3, #0
 8006200:	6363      	str	r3, [r4, #52]	@ 0x34
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006208:	81a3      	strh	r3, [r4, #12]
 800620a:	2300      	movs	r3, #0
 800620c:	6063      	str	r3, [r4, #4]
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	89a3      	ldrh	r3, [r4, #12]
 8006214:	f043 0308 	orr.w	r3, r3, #8
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	6923      	ldr	r3, [r4, #16]
 800621c:	b94b      	cbnz	r3, 8006232 <__swsetup_r+0x7a>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006228:	d003      	beq.n	8006232 <__swsetup_r+0x7a>
 800622a:	4621      	mov	r1, r4
 800622c:	4628      	mov	r0, r5
 800622e:	f000 fd65 	bl	8006cfc <__smakebuf_r>
 8006232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006236:	f013 0201 	ands.w	r2, r3, #1
 800623a:	d00a      	beq.n	8006252 <__swsetup_r+0x9a>
 800623c:	2200      	movs	r2, #0
 800623e:	60a2      	str	r2, [r4, #8]
 8006240:	6962      	ldr	r2, [r4, #20]
 8006242:	4252      	negs	r2, r2
 8006244:	61a2      	str	r2, [r4, #24]
 8006246:	6922      	ldr	r2, [r4, #16]
 8006248:	b942      	cbnz	r2, 800625c <__swsetup_r+0xa4>
 800624a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800624e:	d1c5      	bne.n	80061dc <__swsetup_r+0x24>
 8006250:	bd38      	pop	{r3, r4, r5, pc}
 8006252:	0799      	lsls	r1, r3, #30
 8006254:	bf58      	it	pl
 8006256:	6962      	ldrpl	r2, [r4, #20]
 8006258:	60a2      	str	r2, [r4, #8]
 800625a:	e7f4      	b.n	8006246 <__swsetup_r+0x8e>
 800625c:	2000      	movs	r0, #0
 800625e:	e7f7      	b.n	8006250 <__swsetup_r+0x98>
 8006260:	24000034 	.word	0x24000034

08006264 <memset>:
 8006264:	4402      	add	r2, r0
 8006266:	4603      	mov	r3, r0
 8006268:	4293      	cmp	r3, r2
 800626a:	d100      	bne.n	800626e <memset+0xa>
 800626c:	4770      	bx	lr
 800626e:	f803 1b01 	strb.w	r1, [r3], #1
 8006272:	e7f9      	b.n	8006268 <memset+0x4>

08006274 <_close_r>:
 8006274:	b538      	push	{r3, r4, r5, lr}
 8006276:	4d06      	ldr	r5, [pc, #24]	@ (8006290 <_close_r+0x1c>)
 8006278:	2300      	movs	r3, #0
 800627a:	4604      	mov	r4, r0
 800627c:	4608      	mov	r0, r1
 800627e:	602b      	str	r3, [r5, #0]
 8006280:	f7fa ff4e 	bl	8001120 <_close>
 8006284:	1c43      	adds	r3, r0, #1
 8006286:	d102      	bne.n	800628e <_close_r+0x1a>
 8006288:	682b      	ldr	r3, [r5, #0]
 800628a:	b103      	cbz	r3, 800628e <_close_r+0x1a>
 800628c:	6023      	str	r3, [r4, #0]
 800628e:	bd38      	pop	{r3, r4, r5, pc}
 8006290:	24000280 	.word	0x24000280

08006294 <_lseek_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	4d07      	ldr	r5, [pc, #28]	@ (80062b4 <_lseek_r+0x20>)
 8006298:	4604      	mov	r4, r0
 800629a:	4608      	mov	r0, r1
 800629c:	4611      	mov	r1, r2
 800629e:	2200      	movs	r2, #0
 80062a0:	602a      	str	r2, [r5, #0]
 80062a2:	461a      	mov	r2, r3
 80062a4:	f7fa ff63 	bl	800116e <_lseek>
 80062a8:	1c43      	adds	r3, r0, #1
 80062aa:	d102      	bne.n	80062b2 <_lseek_r+0x1e>
 80062ac:	682b      	ldr	r3, [r5, #0]
 80062ae:	b103      	cbz	r3, 80062b2 <_lseek_r+0x1e>
 80062b0:	6023      	str	r3, [r4, #0]
 80062b2:	bd38      	pop	{r3, r4, r5, pc}
 80062b4:	24000280 	.word	0x24000280

080062b8 <_read_r>:
 80062b8:	b538      	push	{r3, r4, r5, lr}
 80062ba:	4d07      	ldr	r5, [pc, #28]	@ (80062d8 <_read_r+0x20>)
 80062bc:	4604      	mov	r4, r0
 80062be:	4608      	mov	r0, r1
 80062c0:	4611      	mov	r1, r2
 80062c2:	2200      	movs	r2, #0
 80062c4:	602a      	str	r2, [r5, #0]
 80062c6:	461a      	mov	r2, r3
 80062c8:	f7fa fef1 	bl	80010ae <_read>
 80062cc:	1c43      	adds	r3, r0, #1
 80062ce:	d102      	bne.n	80062d6 <_read_r+0x1e>
 80062d0:	682b      	ldr	r3, [r5, #0]
 80062d2:	b103      	cbz	r3, 80062d6 <_read_r+0x1e>
 80062d4:	6023      	str	r3, [r4, #0]
 80062d6:	bd38      	pop	{r3, r4, r5, pc}
 80062d8:	24000280 	.word	0x24000280

080062dc <_write_r>:
 80062dc:	b538      	push	{r3, r4, r5, lr}
 80062de:	4d07      	ldr	r5, [pc, #28]	@ (80062fc <_write_r+0x20>)
 80062e0:	4604      	mov	r4, r0
 80062e2:	4608      	mov	r0, r1
 80062e4:	4611      	mov	r1, r2
 80062e6:	2200      	movs	r2, #0
 80062e8:	602a      	str	r2, [r5, #0]
 80062ea:	461a      	mov	r2, r3
 80062ec:	f7fa fefc 	bl	80010e8 <_write>
 80062f0:	1c43      	adds	r3, r0, #1
 80062f2:	d102      	bne.n	80062fa <_write_r+0x1e>
 80062f4:	682b      	ldr	r3, [r5, #0]
 80062f6:	b103      	cbz	r3, 80062fa <_write_r+0x1e>
 80062f8:	6023      	str	r3, [r4, #0]
 80062fa:	bd38      	pop	{r3, r4, r5, pc}
 80062fc:	24000280 	.word	0x24000280

08006300 <__errno>:
 8006300:	4b01      	ldr	r3, [pc, #4]	@ (8006308 <__errno+0x8>)
 8006302:	6818      	ldr	r0, [r3, #0]
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	24000034 	.word	0x24000034

0800630c <__libc_init_array>:
 800630c:	b570      	push	{r4, r5, r6, lr}
 800630e:	4d0d      	ldr	r5, [pc, #52]	@ (8006344 <__libc_init_array+0x38>)
 8006310:	4c0d      	ldr	r4, [pc, #52]	@ (8006348 <__libc_init_array+0x3c>)
 8006312:	1b64      	subs	r4, r4, r5
 8006314:	10a4      	asrs	r4, r4, #2
 8006316:	2600      	movs	r6, #0
 8006318:	42a6      	cmp	r6, r4
 800631a:	d109      	bne.n	8006330 <__libc_init_array+0x24>
 800631c:	4d0b      	ldr	r5, [pc, #44]	@ (800634c <__libc_init_array+0x40>)
 800631e:	4c0c      	ldr	r4, [pc, #48]	@ (8006350 <__libc_init_array+0x44>)
 8006320:	f000 fda6 	bl	8006e70 <_init>
 8006324:	1b64      	subs	r4, r4, r5
 8006326:	10a4      	asrs	r4, r4, #2
 8006328:	2600      	movs	r6, #0
 800632a:	42a6      	cmp	r6, r4
 800632c:	d105      	bne.n	800633a <__libc_init_array+0x2e>
 800632e:	bd70      	pop	{r4, r5, r6, pc}
 8006330:	f855 3b04 	ldr.w	r3, [r5], #4
 8006334:	4798      	blx	r3
 8006336:	3601      	adds	r6, #1
 8006338:	e7ee      	b.n	8006318 <__libc_init_array+0xc>
 800633a:	f855 3b04 	ldr.w	r3, [r5], #4
 800633e:	4798      	blx	r3
 8006340:	3601      	adds	r6, #1
 8006342:	e7f2      	b.n	800632a <__libc_init_array+0x1e>
 8006344:	08007134 	.word	0x08007134
 8006348:	08007134 	.word	0x08007134
 800634c:	08007134 	.word	0x08007134
 8006350:	08007138 	.word	0x08007138

08006354 <__retarget_lock_init_recursive>:
 8006354:	4770      	bx	lr

08006356 <__retarget_lock_acquire_recursive>:
 8006356:	4770      	bx	lr

08006358 <__retarget_lock_release_recursive>:
 8006358:	4770      	bx	lr
	...

0800635c <__assert_func>:
 800635c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800635e:	4614      	mov	r4, r2
 8006360:	461a      	mov	r2, r3
 8006362:	4b09      	ldr	r3, [pc, #36]	@ (8006388 <__assert_func+0x2c>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4605      	mov	r5, r0
 8006368:	68d8      	ldr	r0, [r3, #12]
 800636a:	b14c      	cbz	r4, 8006380 <__assert_func+0x24>
 800636c:	4b07      	ldr	r3, [pc, #28]	@ (800638c <__assert_func+0x30>)
 800636e:	9100      	str	r1, [sp, #0]
 8006370:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006374:	4906      	ldr	r1, [pc, #24]	@ (8006390 <__assert_func+0x34>)
 8006376:	462b      	mov	r3, r5
 8006378:	f000 fc88 	bl	8006c8c <fiprintf>
 800637c:	f000 fd2c 	bl	8006dd8 <abort>
 8006380:	4b04      	ldr	r3, [pc, #16]	@ (8006394 <__assert_func+0x38>)
 8006382:	461c      	mov	r4, r3
 8006384:	e7f3      	b.n	800636e <__assert_func+0x12>
 8006386:	bf00      	nop
 8006388:	24000034 	.word	0x24000034
 800638c:	080070bb 	.word	0x080070bb
 8006390:	080070c8 	.word	0x080070c8
 8006394:	080070f6 	.word	0x080070f6

08006398 <_free_r>:
 8006398:	b538      	push	{r3, r4, r5, lr}
 800639a:	4605      	mov	r5, r0
 800639c:	2900      	cmp	r1, #0
 800639e:	d041      	beq.n	8006424 <_free_r+0x8c>
 80063a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063a4:	1f0c      	subs	r4, r1, #4
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	bfb8      	it	lt
 80063aa:	18e4      	addlt	r4, r4, r3
 80063ac:	f000 f8e8 	bl	8006580 <__malloc_lock>
 80063b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006428 <_free_r+0x90>)
 80063b2:	6813      	ldr	r3, [r2, #0]
 80063b4:	b933      	cbnz	r3, 80063c4 <_free_r+0x2c>
 80063b6:	6063      	str	r3, [r4, #4]
 80063b8:	6014      	str	r4, [r2, #0]
 80063ba:	4628      	mov	r0, r5
 80063bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063c0:	f000 b8e4 	b.w	800658c <__malloc_unlock>
 80063c4:	42a3      	cmp	r3, r4
 80063c6:	d908      	bls.n	80063da <_free_r+0x42>
 80063c8:	6820      	ldr	r0, [r4, #0]
 80063ca:	1821      	adds	r1, r4, r0
 80063cc:	428b      	cmp	r3, r1
 80063ce:	bf01      	itttt	eq
 80063d0:	6819      	ldreq	r1, [r3, #0]
 80063d2:	685b      	ldreq	r3, [r3, #4]
 80063d4:	1809      	addeq	r1, r1, r0
 80063d6:	6021      	streq	r1, [r4, #0]
 80063d8:	e7ed      	b.n	80063b6 <_free_r+0x1e>
 80063da:	461a      	mov	r2, r3
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	b10b      	cbz	r3, 80063e4 <_free_r+0x4c>
 80063e0:	42a3      	cmp	r3, r4
 80063e2:	d9fa      	bls.n	80063da <_free_r+0x42>
 80063e4:	6811      	ldr	r1, [r2, #0]
 80063e6:	1850      	adds	r0, r2, r1
 80063e8:	42a0      	cmp	r0, r4
 80063ea:	d10b      	bne.n	8006404 <_free_r+0x6c>
 80063ec:	6820      	ldr	r0, [r4, #0]
 80063ee:	4401      	add	r1, r0
 80063f0:	1850      	adds	r0, r2, r1
 80063f2:	4283      	cmp	r3, r0
 80063f4:	6011      	str	r1, [r2, #0]
 80063f6:	d1e0      	bne.n	80063ba <_free_r+0x22>
 80063f8:	6818      	ldr	r0, [r3, #0]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	6053      	str	r3, [r2, #4]
 80063fe:	4408      	add	r0, r1
 8006400:	6010      	str	r0, [r2, #0]
 8006402:	e7da      	b.n	80063ba <_free_r+0x22>
 8006404:	d902      	bls.n	800640c <_free_r+0x74>
 8006406:	230c      	movs	r3, #12
 8006408:	602b      	str	r3, [r5, #0]
 800640a:	e7d6      	b.n	80063ba <_free_r+0x22>
 800640c:	6820      	ldr	r0, [r4, #0]
 800640e:	1821      	adds	r1, r4, r0
 8006410:	428b      	cmp	r3, r1
 8006412:	bf04      	itt	eq
 8006414:	6819      	ldreq	r1, [r3, #0]
 8006416:	685b      	ldreq	r3, [r3, #4]
 8006418:	6063      	str	r3, [r4, #4]
 800641a:	bf04      	itt	eq
 800641c:	1809      	addeq	r1, r1, r0
 800641e:	6021      	streq	r1, [r4, #0]
 8006420:	6054      	str	r4, [r2, #4]
 8006422:	e7ca      	b.n	80063ba <_free_r+0x22>
 8006424:	bd38      	pop	{r3, r4, r5, pc}
 8006426:	bf00      	nop
 8006428:	2400028c 	.word	0x2400028c

0800642c <malloc>:
 800642c:	4b02      	ldr	r3, [pc, #8]	@ (8006438 <malloc+0xc>)
 800642e:	4601      	mov	r1, r0
 8006430:	6818      	ldr	r0, [r3, #0]
 8006432:	f000 b825 	b.w	8006480 <_malloc_r>
 8006436:	bf00      	nop
 8006438:	24000034 	.word	0x24000034

0800643c <sbrk_aligned>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	4e0f      	ldr	r6, [pc, #60]	@ (800647c <sbrk_aligned+0x40>)
 8006440:	460c      	mov	r4, r1
 8006442:	6831      	ldr	r1, [r6, #0]
 8006444:	4605      	mov	r5, r0
 8006446:	b911      	cbnz	r1, 800644e <sbrk_aligned+0x12>
 8006448:	f000 fcb6 	bl	8006db8 <_sbrk_r>
 800644c:	6030      	str	r0, [r6, #0]
 800644e:	4621      	mov	r1, r4
 8006450:	4628      	mov	r0, r5
 8006452:	f000 fcb1 	bl	8006db8 <_sbrk_r>
 8006456:	1c43      	adds	r3, r0, #1
 8006458:	d103      	bne.n	8006462 <sbrk_aligned+0x26>
 800645a:	f04f 34ff 	mov.w	r4, #4294967295
 800645e:	4620      	mov	r0, r4
 8006460:	bd70      	pop	{r4, r5, r6, pc}
 8006462:	1cc4      	adds	r4, r0, #3
 8006464:	f024 0403 	bic.w	r4, r4, #3
 8006468:	42a0      	cmp	r0, r4
 800646a:	d0f8      	beq.n	800645e <sbrk_aligned+0x22>
 800646c:	1a21      	subs	r1, r4, r0
 800646e:	4628      	mov	r0, r5
 8006470:	f000 fca2 	bl	8006db8 <_sbrk_r>
 8006474:	3001      	adds	r0, #1
 8006476:	d1f2      	bne.n	800645e <sbrk_aligned+0x22>
 8006478:	e7ef      	b.n	800645a <sbrk_aligned+0x1e>
 800647a:	bf00      	nop
 800647c:	24000288 	.word	0x24000288

08006480 <_malloc_r>:
 8006480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006484:	1ccd      	adds	r5, r1, #3
 8006486:	f025 0503 	bic.w	r5, r5, #3
 800648a:	3508      	adds	r5, #8
 800648c:	2d0c      	cmp	r5, #12
 800648e:	bf38      	it	cc
 8006490:	250c      	movcc	r5, #12
 8006492:	2d00      	cmp	r5, #0
 8006494:	4606      	mov	r6, r0
 8006496:	db01      	blt.n	800649c <_malloc_r+0x1c>
 8006498:	42a9      	cmp	r1, r5
 800649a:	d904      	bls.n	80064a6 <_malloc_r+0x26>
 800649c:	230c      	movs	r3, #12
 800649e:	6033      	str	r3, [r6, #0]
 80064a0:	2000      	movs	r0, #0
 80064a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800657c <_malloc_r+0xfc>
 80064aa:	f000 f869 	bl	8006580 <__malloc_lock>
 80064ae:	f8d8 3000 	ldr.w	r3, [r8]
 80064b2:	461c      	mov	r4, r3
 80064b4:	bb44      	cbnz	r4, 8006508 <_malloc_r+0x88>
 80064b6:	4629      	mov	r1, r5
 80064b8:	4630      	mov	r0, r6
 80064ba:	f7ff ffbf 	bl	800643c <sbrk_aligned>
 80064be:	1c43      	adds	r3, r0, #1
 80064c0:	4604      	mov	r4, r0
 80064c2:	d158      	bne.n	8006576 <_malloc_r+0xf6>
 80064c4:	f8d8 4000 	ldr.w	r4, [r8]
 80064c8:	4627      	mov	r7, r4
 80064ca:	2f00      	cmp	r7, #0
 80064cc:	d143      	bne.n	8006556 <_malloc_r+0xd6>
 80064ce:	2c00      	cmp	r4, #0
 80064d0:	d04b      	beq.n	800656a <_malloc_r+0xea>
 80064d2:	6823      	ldr	r3, [r4, #0]
 80064d4:	4639      	mov	r1, r7
 80064d6:	4630      	mov	r0, r6
 80064d8:	eb04 0903 	add.w	r9, r4, r3
 80064dc:	f000 fc6c 	bl	8006db8 <_sbrk_r>
 80064e0:	4581      	cmp	r9, r0
 80064e2:	d142      	bne.n	800656a <_malloc_r+0xea>
 80064e4:	6821      	ldr	r1, [r4, #0]
 80064e6:	1a6d      	subs	r5, r5, r1
 80064e8:	4629      	mov	r1, r5
 80064ea:	4630      	mov	r0, r6
 80064ec:	f7ff ffa6 	bl	800643c <sbrk_aligned>
 80064f0:	3001      	adds	r0, #1
 80064f2:	d03a      	beq.n	800656a <_malloc_r+0xea>
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	442b      	add	r3, r5
 80064f8:	6023      	str	r3, [r4, #0]
 80064fa:	f8d8 3000 	ldr.w	r3, [r8]
 80064fe:	685a      	ldr	r2, [r3, #4]
 8006500:	bb62      	cbnz	r2, 800655c <_malloc_r+0xdc>
 8006502:	f8c8 7000 	str.w	r7, [r8]
 8006506:	e00f      	b.n	8006528 <_malloc_r+0xa8>
 8006508:	6822      	ldr	r2, [r4, #0]
 800650a:	1b52      	subs	r2, r2, r5
 800650c:	d420      	bmi.n	8006550 <_malloc_r+0xd0>
 800650e:	2a0b      	cmp	r2, #11
 8006510:	d917      	bls.n	8006542 <_malloc_r+0xc2>
 8006512:	1961      	adds	r1, r4, r5
 8006514:	42a3      	cmp	r3, r4
 8006516:	6025      	str	r5, [r4, #0]
 8006518:	bf18      	it	ne
 800651a:	6059      	strne	r1, [r3, #4]
 800651c:	6863      	ldr	r3, [r4, #4]
 800651e:	bf08      	it	eq
 8006520:	f8c8 1000 	streq.w	r1, [r8]
 8006524:	5162      	str	r2, [r4, r5]
 8006526:	604b      	str	r3, [r1, #4]
 8006528:	4630      	mov	r0, r6
 800652a:	f000 f82f 	bl	800658c <__malloc_unlock>
 800652e:	f104 000b 	add.w	r0, r4, #11
 8006532:	1d23      	adds	r3, r4, #4
 8006534:	f020 0007 	bic.w	r0, r0, #7
 8006538:	1ac2      	subs	r2, r0, r3
 800653a:	bf1c      	itt	ne
 800653c:	1a1b      	subne	r3, r3, r0
 800653e:	50a3      	strne	r3, [r4, r2]
 8006540:	e7af      	b.n	80064a2 <_malloc_r+0x22>
 8006542:	6862      	ldr	r2, [r4, #4]
 8006544:	42a3      	cmp	r3, r4
 8006546:	bf0c      	ite	eq
 8006548:	f8c8 2000 	streq.w	r2, [r8]
 800654c:	605a      	strne	r2, [r3, #4]
 800654e:	e7eb      	b.n	8006528 <_malloc_r+0xa8>
 8006550:	4623      	mov	r3, r4
 8006552:	6864      	ldr	r4, [r4, #4]
 8006554:	e7ae      	b.n	80064b4 <_malloc_r+0x34>
 8006556:	463c      	mov	r4, r7
 8006558:	687f      	ldr	r7, [r7, #4]
 800655a:	e7b6      	b.n	80064ca <_malloc_r+0x4a>
 800655c:	461a      	mov	r2, r3
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	42a3      	cmp	r3, r4
 8006562:	d1fb      	bne.n	800655c <_malloc_r+0xdc>
 8006564:	2300      	movs	r3, #0
 8006566:	6053      	str	r3, [r2, #4]
 8006568:	e7de      	b.n	8006528 <_malloc_r+0xa8>
 800656a:	230c      	movs	r3, #12
 800656c:	6033      	str	r3, [r6, #0]
 800656e:	4630      	mov	r0, r6
 8006570:	f000 f80c 	bl	800658c <__malloc_unlock>
 8006574:	e794      	b.n	80064a0 <_malloc_r+0x20>
 8006576:	6005      	str	r5, [r0, #0]
 8006578:	e7d6      	b.n	8006528 <_malloc_r+0xa8>
 800657a:	bf00      	nop
 800657c:	2400028c 	.word	0x2400028c

08006580 <__malloc_lock>:
 8006580:	4801      	ldr	r0, [pc, #4]	@ (8006588 <__malloc_lock+0x8>)
 8006582:	f7ff bee8 	b.w	8006356 <__retarget_lock_acquire_recursive>
 8006586:	bf00      	nop
 8006588:	24000284 	.word	0x24000284

0800658c <__malloc_unlock>:
 800658c:	4801      	ldr	r0, [pc, #4]	@ (8006594 <__malloc_unlock+0x8>)
 800658e:	f7ff bee3 	b.w	8006358 <__retarget_lock_release_recursive>
 8006592:	bf00      	nop
 8006594:	24000284 	.word	0x24000284

08006598 <__sfputc_r>:
 8006598:	6893      	ldr	r3, [r2, #8]
 800659a:	3b01      	subs	r3, #1
 800659c:	2b00      	cmp	r3, #0
 800659e:	b410      	push	{r4}
 80065a0:	6093      	str	r3, [r2, #8]
 80065a2:	da08      	bge.n	80065b6 <__sfputc_r+0x1e>
 80065a4:	6994      	ldr	r4, [r2, #24]
 80065a6:	42a3      	cmp	r3, r4
 80065a8:	db01      	blt.n	80065ae <__sfputc_r+0x16>
 80065aa:	290a      	cmp	r1, #10
 80065ac:	d103      	bne.n	80065b6 <__sfputc_r+0x1e>
 80065ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065b2:	f7ff bdc2 	b.w	800613a <__swbuf_r>
 80065b6:	6813      	ldr	r3, [r2, #0]
 80065b8:	1c58      	adds	r0, r3, #1
 80065ba:	6010      	str	r0, [r2, #0]
 80065bc:	7019      	strb	r1, [r3, #0]
 80065be:	4608      	mov	r0, r1
 80065c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065c4:	4770      	bx	lr

080065c6 <__sfputs_r>:
 80065c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065c8:	4606      	mov	r6, r0
 80065ca:	460f      	mov	r7, r1
 80065cc:	4614      	mov	r4, r2
 80065ce:	18d5      	adds	r5, r2, r3
 80065d0:	42ac      	cmp	r4, r5
 80065d2:	d101      	bne.n	80065d8 <__sfputs_r+0x12>
 80065d4:	2000      	movs	r0, #0
 80065d6:	e007      	b.n	80065e8 <__sfputs_r+0x22>
 80065d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065dc:	463a      	mov	r2, r7
 80065de:	4630      	mov	r0, r6
 80065e0:	f7ff ffda 	bl	8006598 <__sfputc_r>
 80065e4:	1c43      	adds	r3, r0, #1
 80065e6:	d1f3      	bne.n	80065d0 <__sfputs_r+0xa>
 80065e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080065ec <_vfiprintf_r>:
 80065ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f0:	460d      	mov	r5, r1
 80065f2:	b09d      	sub	sp, #116	@ 0x74
 80065f4:	4614      	mov	r4, r2
 80065f6:	4698      	mov	r8, r3
 80065f8:	4606      	mov	r6, r0
 80065fa:	b118      	cbz	r0, 8006604 <_vfiprintf_r+0x18>
 80065fc:	6a03      	ldr	r3, [r0, #32]
 80065fe:	b90b      	cbnz	r3, 8006604 <_vfiprintf_r+0x18>
 8006600:	f7ff fcb2 	bl	8005f68 <__sinit>
 8006604:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006606:	07d9      	lsls	r1, r3, #31
 8006608:	d405      	bmi.n	8006616 <_vfiprintf_r+0x2a>
 800660a:	89ab      	ldrh	r3, [r5, #12]
 800660c:	059a      	lsls	r2, r3, #22
 800660e:	d402      	bmi.n	8006616 <_vfiprintf_r+0x2a>
 8006610:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006612:	f7ff fea0 	bl	8006356 <__retarget_lock_acquire_recursive>
 8006616:	89ab      	ldrh	r3, [r5, #12]
 8006618:	071b      	lsls	r3, r3, #28
 800661a:	d501      	bpl.n	8006620 <_vfiprintf_r+0x34>
 800661c:	692b      	ldr	r3, [r5, #16]
 800661e:	b99b      	cbnz	r3, 8006648 <_vfiprintf_r+0x5c>
 8006620:	4629      	mov	r1, r5
 8006622:	4630      	mov	r0, r6
 8006624:	f7ff fdc8 	bl	80061b8 <__swsetup_r>
 8006628:	b170      	cbz	r0, 8006648 <_vfiprintf_r+0x5c>
 800662a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800662c:	07dc      	lsls	r4, r3, #31
 800662e:	d504      	bpl.n	800663a <_vfiprintf_r+0x4e>
 8006630:	f04f 30ff 	mov.w	r0, #4294967295
 8006634:	b01d      	add	sp, #116	@ 0x74
 8006636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800663a:	89ab      	ldrh	r3, [r5, #12]
 800663c:	0598      	lsls	r0, r3, #22
 800663e:	d4f7      	bmi.n	8006630 <_vfiprintf_r+0x44>
 8006640:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006642:	f7ff fe89 	bl	8006358 <__retarget_lock_release_recursive>
 8006646:	e7f3      	b.n	8006630 <_vfiprintf_r+0x44>
 8006648:	2300      	movs	r3, #0
 800664a:	9309      	str	r3, [sp, #36]	@ 0x24
 800664c:	2320      	movs	r3, #32
 800664e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006652:	f8cd 800c 	str.w	r8, [sp, #12]
 8006656:	2330      	movs	r3, #48	@ 0x30
 8006658:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006808 <_vfiprintf_r+0x21c>
 800665c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006660:	f04f 0901 	mov.w	r9, #1
 8006664:	4623      	mov	r3, r4
 8006666:	469a      	mov	sl, r3
 8006668:	f813 2b01 	ldrb.w	r2, [r3], #1
 800666c:	b10a      	cbz	r2, 8006672 <_vfiprintf_r+0x86>
 800666e:	2a25      	cmp	r2, #37	@ 0x25
 8006670:	d1f9      	bne.n	8006666 <_vfiprintf_r+0x7a>
 8006672:	ebba 0b04 	subs.w	fp, sl, r4
 8006676:	d00b      	beq.n	8006690 <_vfiprintf_r+0xa4>
 8006678:	465b      	mov	r3, fp
 800667a:	4622      	mov	r2, r4
 800667c:	4629      	mov	r1, r5
 800667e:	4630      	mov	r0, r6
 8006680:	f7ff ffa1 	bl	80065c6 <__sfputs_r>
 8006684:	3001      	adds	r0, #1
 8006686:	f000 80a7 	beq.w	80067d8 <_vfiprintf_r+0x1ec>
 800668a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800668c:	445a      	add	r2, fp
 800668e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006690:	f89a 3000 	ldrb.w	r3, [sl]
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 809f 	beq.w	80067d8 <_vfiprintf_r+0x1ec>
 800669a:	2300      	movs	r3, #0
 800669c:	f04f 32ff 	mov.w	r2, #4294967295
 80066a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80066a4:	f10a 0a01 	add.w	sl, sl, #1
 80066a8:	9304      	str	r3, [sp, #16]
 80066aa:	9307      	str	r3, [sp, #28]
 80066ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80066b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80066b2:	4654      	mov	r4, sl
 80066b4:	2205      	movs	r2, #5
 80066b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ba:	4853      	ldr	r0, [pc, #332]	@ (8006808 <_vfiprintf_r+0x21c>)
 80066bc:	f7f9 fe28 	bl	8000310 <memchr>
 80066c0:	9a04      	ldr	r2, [sp, #16]
 80066c2:	b9d8      	cbnz	r0, 80066fc <_vfiprintf_r+0x110>
 80066c4:	06d1      	lsls	r1, r2, #27
 80066c6:	bf44      	itt	mi
 80066c8:	2320      	movmi	r3, #32
 80066ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066ce:	0713      	lsls	r3, r2, #28
 80066d0:	bf44      	itt	mi
 80066d2:	232b      	movmi	r3, #43	@ 0x2b
 80066d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80066d8:	f89a 3000 	ldrb.w	r3, [sl]
 80066dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80066de:	d015      	beq.n	800670c <_vfiprintf_r+0x120>
 80066e0:	9a07      	ldr	r2, [sp, #28]
 80066e2:	4654      	mov	r4, sl
 80066e4:	2000      	movs	r0, #0
 80066e6:	f04f 0c0a 	mov.w	ip, #10
 80066ea:	4621      	mov	r1, r4
 80066ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066f0:	3b30      	subs	r3, #48	@ 0x30
 80066f2:	2b09      	cmp	r3, #9
 80066f4:	d94b      	bls.n	800678e <_vfiprintf_r+0x1a2>
 80066f6:	b1b0      	cbz	r0, 8006726 <_vfiprintf_r+0x13a>
 80066f8:	9207      	str	r2, [sp, #28]
 80066fa:	e014      	b.n	8006726 <_vfiprintf_r+0x13a>
 80066fc:	eba0 0308 	sub.w	r3, r0, r8
 8006700:	fa09 f303 	lsl.w	r3, r9, r3
 8006704:	4313      	orrs	r3, r2
 8006706:	9304      	str	r3, [sp, #16]
 8006708:	46a2      	mov	sl, r4
 800670a:	e7d2      	b.n	80066b2 <_vfiprintf_r+0xc6>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	1d19      	adds	r1, r3, #4
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	9103      	str	r1, [sp, #12]
 8006714:	2b00      	cmp	r3, #0
 8006716:	bfbb      	ittet	lt
 8006718:	425b      	neglt	r3, r3
 800671a:	f042 0202 	orrlt.w	r2, r2, #2
 800671e:	9307      	strge	r3, [sp, #28]
 8006720:	9307      	strlt	r3, [sp, #28]
 8006722:	bfb8      	it	lt
 8006724:	9204      	strlt	r2, [sp, #16]
 8006726:	7823      	ldrb	r3, [r4, #0]
 8006728:	2b2e      	cmp	r3, #46	@ 0x2e
 800672a:	d10a      	bne.n	8006742 <_vfiprintf_r+0x156>
 800672c:	7863      	ldrb	r3, [r4, #1]
 800672e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006730:	d132      	bne.n	8006798 <_vfiprintf_r+0x1ac>
 8006732:	9b03      	ldr	r3, [sp, #12]
 8006734:	1d1a      	adds	r2, r3, #4
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	9203      	str	r2, [sp, #12]
 800673a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800673e:	3402      	adds	r4, #2
 8006740:	9305      	str	r3, [sp, #20]
 8006742:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006818 <_vfiprintf_r+0x22c>
 8006746:	7821      	ldrb	r1, [r4, #0]
 8006748:	2203      	movs	r2, #3
 800674a:	4650      	mov	r0, sl
 800674c:	f7f9 fde0 	bl	8000310 <memchr>
 8006750:	b138      	cbz	r0, 8006762 <_vfiprintf_r+0x176>
 8006752:	9b04      	ldr	r3, [sp, #16]
 8006754:	eba0 000a 	sub.w	r0, r0, sl
 8006758:	2240      	movs	r2, #64	@ 0x40
 800675a:	4082      	lsls	r2, r0
 800675c:	4313      	orrs	r3, r2
 800675e:	3401      	adds	r4, #1
 8006760:	9304      	str	r3, [sp, #16]
 8006762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006766:	4829      	ldr	r0, [pc, #164]	@ (800680c <_vfiprintf_r+0x220>)
 8006768:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800676c:	2206      	movs	r2, #6
 800676e:	f7f9 fdcf 	bl	8000310 <memchr>
 8006772:	2800      	cmp	r0, #0
 8006774:	d03f      	beq.n	80067f6 <_vfiprintf_r+0x20a>
 8006776:	4b26      	ldr	r3, [pc, #152]	@ (8006810 <_vfiprintf_r+0x224>)
 8006778:	bb1b      	cbnz	r3, 80067c2 <_vfiprintf_r+0x1d6>
 800677a:	9b03      	ldr	r3, [sp, #12]
 800677c:	3307      	adds	r3, #7
 800677e:	f023 0307 	bic.w	r3, r3, #7
 8006782:	3308      	adds	r3, #8
 8006784:	9303      	str	r3, [sp, #12]
 8006786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006788:	443b      	add	r3, r7
 800678a:	9309      	str	r3, [sp, #36]	@ 0x24
 800678c:	e76a      	b.n	8006664 <_vfiprintf_r+0x78>
 800678e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006792:	460c      	mov	r4, r1
 8006794:	2001      	movs	r0, #1
 8006796:	e7a8      	b.n	80066ea <_vfiprintf_r+0xfe>
 8006798:	2300      	movs	r3, #0
 800679a:	3401      	adds	r4, #1
 800679c:	9305      	str	r3, [sp, #20]
 800679e:	4619      	mov	r1, r3
 80067a0:	f04f 0c0a 	mov.w	ip, #10
 80067a4:	4620      	mov	r0, r4
 80067a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80067aa:	3a30      	subs	r2, #48	@ 0x30
 80067ac:	2a09      	cmp	r2, #9
 80067ae:	d903      	bls.n	80067b8 <_vfiprintf_r+0x1cc>
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0c6      	beq.n	8006742 <_vfiprintf_r+0x156>
 80067b4:	9105      	str	r1, [sp, #20]
 80067b6:	e7c4      	b.n	8006742 <_vfiprintf_r+0x156>
 80067b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80067bc:	4604      	mov	r4, r0
 80067be:	2301      	movs	r3, #1
 80067c0:	e7f0      	b.n	80067a4 <_vfiprintf_r+0x1b8>
 80067c2:	ab03      	add	r3, sp, #12
 80067c4:	9300      	str	r3, [sp, #0]
 80067c6:	462a      	mov	r2, r5
 80067c8:	4b12      	ldr	r3, [pc, #72]	@ (8006814 <_vfiprintf_r+0x228>)
 80067ca:	a904      	add	r1, sp, #16
 80067cc:	4630      	mov	r0, r6
 80067ce:	f3af 8000 	nop.w
 80067d2:	4607      	mov	r7, r0
 80067d4:	1c78      	adds	r0, r7, #1
 80067d6:	d1d6      	bne.n	8006786 <_vfiprintf_r+0x19a>
 80067d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80067da:	07d9      	lsls	r1, r3, #31
 80067dc:	d405      	bmi.n	80067ea <_vfiprintf_r+0x1fe>
 80067de:	89ab      	ldrh	r3, [r5, #12]
 80067e0:	059a      	lsls	r2, r3, #22
 80067e2:	d402      	bmi.n	80067ea <_vfiprintf_r+0x1fe>
 80067e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80067e6:	f7ff fdb7 	bl	8006358 <__retarget_lock_release_recursive>
 80067ea:	89ab      	ldrh	r3, [r5, #12]
 80067ec:	065b      	lsls	r3, r3, #25
 80067ee:	f53f af1f 	bmi.w	8006630 <_vfiprintf_r+0x44>
 80067f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80067f4:	e71e      	b.n	8006634 <_vfiprintf_r+0x48>
 80067f6:	ab03      	add	r3, sp, #12
 80067f8:	9300      	str	r3, [sp, #0]
 80067fa:	462a      	mov	r2, r5
 80067fc:	4b05      	ldr	r3, [pc, #20]	@ (8006814 <_vfiprintf_r+0x228>)
 80067fe:	a904      	add	r1, sp, #16
 8006800:	4630      	mov	r0, r6
 8006802:	f000 f879 	bl	80068f8 <_printf_i>
 8006806:	e7e4      	b.n	80067d2 <_vfiprintf_r+0x1e6>
 8006808:	080070f7 	.word	0x080070f7
 800680c:	08007101 	.word	0x08007101
 8006810:	00000000 	.word	0x00000000
 8006814:	080065c7 	.word	0x080065c7
 8006818:	080070fd 	.word	0x080070fd

0800681c <_printf_common>:
 800681c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006820:	4616      	mov	r6, r2
 8006822:	4698      	mov	r8, r3
 8006824:	688a      	ldr	r2, [r1, #8]
 8006826:	690b      	ldr	r3, [r1, #16]
 8006828:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800682c:	4293      	cmp	r3, r2
 800682e:	bfb8      	it	lt
 8006830:	4613      	movlt	r3, r2
 8006832:	6033      	str	r3, [r6, #0]
 8006834:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006838:	4607      	mov	r7, r0
 800683a:	460c      	mov	r4, r1
 800683c:	b10a      	cbz	r2, 8006842 <_printf_common+0x26>
 800683e:	3301      	adds	r3, #1
 8006840:	6033      	str	r3, [r6, #0]
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	0699      	lsls	r1, r3, #26
 8006846:	bf42      	ittt	mi
 8006848:	6833      	ldrmi	r3, [r6, #0]
 800684a:	3302      	addmi	r3, #2
 800684c:	6033      	strmi	r3, [r6, #0]
 800684e:	6825      	ldr	r5, [r4, #0]
 8006850:	f015 0506 	ands.w	r5, r5, #6
 8006854:	d106      	bne.n	8006864 <_printf_common+0x48>
 8006856:	f104 0a19 	add.w	sl, r4, #25
 800685a:	68e3      	ldr	r3, [r4, #12]
 800685c:	6832      	ldr	r2, [r6, #0]
 800685e:	1a9b      	subs	r3, r3, r2
 8006860:	42ab      	cmp	r3, r5
 8006862:	dc26      	bgt.n	80068b2 <_printf_common+0x96>
 8006864:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006868:	6822      	ldr	r2, [r4, #0]
 800686a:	3b00      	subs	r3, #0
 800686c:	bf18      	it	ne
 800686e:	2301      	movne	r3, #1
 8006870:	0692      	lsls	r2, r2, #26
 8006872:	d42b      	bmi.n	80068cc <_printf_common+0xb0>
 8006874:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006878:	4641      	mov	r1, r8
 800687a:	4638      	mov	r0, r7
 800687c:	47c8      	blx	r9
 800687e:	3001      	adds	r0, #1
 8006880:	d01e      	beq.n	80068c0 <_printf_common+0xa4>
 8006882:	6823      	ldr	r3, [r4, #0]
 8006884:	6922      	ldr	r2, [r4, #16]
 8006886:	f003 0306 	and.w	r3, r3, #6
 800688a:	2b04      	cmp	r3, #4
 800688c:	bf02      	ittt	eq
 800688e:	68e5      	ldreq	r5, [r4, #12]
 8006890:	6833      	ldreq	r3, [r6, #0]
 8006892:	1aed      	subeq	r5, r5, r3
 8006894:	68a3      	ldr	r3, [r4, #8]
 8006896:	bf0c      	ite	eq
 8006898:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800689c:	2500      	movne	r5, #0
 800689e:	4293      	cmp	r3, r2
 80068a0:	bfc4      	itt	gt
 80068a2:	1a9b      	subgt	r3, r3, r2
 80068a4:	18ed      	addgt	r5, r5, r3
 80068a6:	2600      	movs	r6, #0
 80068a8:	341a      	adds	r4, #26
 80068aa:	42b5      	cmp	r5, r6
 80068ac:	d11a      	bne.n	80068e4 <_printf_common+0xc8>
 80068ae:	2000      	movs	r0, #0
 80068b0:	e008      	b.n	80068c4 <_printf_common+0xa8>
 80068b2:	2301      	movs	r3, #1
 80068b4:	4652      	mov	r2, sl
 80068b6:	4641      	mov	r1, r8
 80068b8:	4638      	mov	r0, r7
 80068ba:	47c8      	blx	r9
 80068bc:	3001      	adds	r0, #1
 80068be:	d103      	bne.n	80068c8 <_printf_common+0xac>
 80068c0:	f04f 30ff 	mov.w	r0, #4294967295
 80068c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c8:	3501      	adds	r5, #1
 80068ca:	e7c6      	b.n	800685a <_printf_common+0x3e>
 80068cc:	18e1      	adds	r1, r4, r3
 80068ce:	1c5a      	adds	r2, r3, #1
 80068d0:	2030      	movs	r0, #48	@ 0x30
 80068d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068d6:	4422      	add	r2, r4
 80068d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068e0:	3302      	adds	r3, #2
 80068e2:	e7c7      	b.n	8006874 <_printf_common+0x58>
 80068e4:	2301      	movs	r3, #1
 80068e6:	4622      	mov	r2, r4
 80068e8:	4641      	mov	r1, r8
 80068ea:	4638      	mov	r0, r7
 80068ec:	47c8      	blx	r9
 80068ee:	3001      	adds	r0, #1
 80068f0:	d0e6      	beq.n	80068c0 <_printf_common+0xa4>
 80068f2:	3601      	adds	r6, #1
 80068f4:	e7d9      	b.n	80068aa <_printf_common+0x8e>
	...

080068f8 <_printf_i>:
 80068f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068fc:	7e0f      	ldrb	r7, [r1, #24]
 80068fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006900:	2f78      	cmp	r7, #120	@ 0x78
 8006902:	4691      	mov	r9, r2
 8006904:	4680      	mov	r8, r0
 8006906:	460c      	mov	r4, r1
 8006908:	469a      	mov	sl, r3
 800690a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800690e:	d807      	bhi.n	8006920 <_printf_i+0x28>
 8006910:	2f62      	cmp	r7, #98	@ 0x62
 8006912:	d80a      	bhi.n	800692a <_printf_i+0x32>
 8006914:	2f00      	cmp	r7, #0
 8006916:	f000 80d1 	beq.w	8006abc <_printf_i+0x1c4>
 800691a:	2f58      	cmp	r7, #88	@ 0x58
 800691c:	f000 80b8 	beq.w	8006a90 <_printf_i+0x198>
 8006920:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006924:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006928:	e03a      	b.n	80069a0 <_printf_i+0xa8>
 800692a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800692e:	2b15      	cmp	r3, #21
 8006930:	d8f6      	bhi.n	8006920 <_printf_i+0x28>
 8006932:	a101      	add	r1, pc, #4	@ (adr r1, 8006938 <_printf_i+0x40>)
 8006934:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006938:	08006991 	.word	0x08006991
 800693c:	080069a5 	.word	0x080069a5
 8006940:	08006921 	.word	0x08006921
 8006944:	08006921 	.word	0x08006921
 8006948:	08006921 	.word	0x08006921
 800694c:	08006921 	.word	0x08006921
 8006950:	080069a5 	.word	0x080069a5
 8006954:	08006921 	.word	0x08006921
 8006958:	08006921 	.word	0x08006921
 800695c:	08006921 	.word	0x08006921
 8006960:	08006921 	.word	0x08006921
 8006964:	08006aa3 	.word	0x08006aa3
 8006968:	080069cf 	.word	0x080069cf
 800696c:	08006a5d 	.word	0x08006a5d
 8006970:	08006921 	.word	0x08006921
 8006974:	08006921 	.word	0x08006921
 8006978:	08006ac5 	.word	0x08006ac5
 800697c:	08006921 	.word	0x08006921
 8006980:	080069cf 	.word	0x080069cf
 8006984:	08006921 	.word	0x08006921
 8006988:	08006921 	.word	0x08006921
 800698c:	08006a65 	.word	0x08006a65
 8006990:	6833      	ldr	r3, [r6, #0]
 8006992:	1d1a      	adds	r2, r3, #4
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6032      	str	r2, [r6, #0]
 8006998:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800699c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069a0:	2301      	movs	r3, #1
 80069a2:	e09c      	b.n	8006ade <_printf_i+0x1e6>
 80069a4:	6833      	ldr	r3, [r6, #0]
 80069a6:	6820      	ldr	r0, [r4, #0]
 80069a8:	1d19      	adds	r1, r3, #4
 80069aa:	6031      	str	r1, [r6, #0]
 80069ac:	0606      	lsls	r6, r0, #24
 80069ae:	d501      	bpl.n	80069b4 <_printf_i+0xbc>
 80069b0:	681d      	ldr	r5, [r3, #0]
 80069b2:	e003      	b.n	80069bc <_printf_i+0xc4>
 80069b4:	0645      	lsls	r5, r0, #25
 80069b6:	d5fb      	bpl.n	80069b0 <_printf_i+0xb8>
 80069b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069bc:	2d00      	cmp	r5, #0
 80069be:	da03      	bge.n	80069c8 <_printf_i+0xd0>
 80069c0:	232d      	movs	r3, #45	@ 0x2d
 80069c2:	426d      	negs	r5, r5
 80069c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069c8:	4858      	ldr	r0, [pc, #352]	@ (8006b2c <_printf_i+0x234>)
 80069ca:	230a      	movs	r3, #10
 80069cc:	e011      	b.n	80069f2 <_printf_i+0xfa>
 80069ce:	6821      	ldr	r1, [r4, #0]
 80069d0:	6833      	ldr	r3, [r6, #0]
 80069d2:	0608      	lsls	r0, r1, #24
 80069d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80069d8:	d402      	bmi.n	80069e0 <_printf_i+0xe8>
 80069da:	0649      	lsls	r1, r1, #25
 80069dc:	bf48      	it	mi
 80069de:	b2ad      	uxthmi	r5, r5
 80069e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80069e2:	4852      	ldr	r0, [pc, #328]	@ (8006b2c <_printf_i+0x234>)
 80069e4:	6033      	str	r3, [r6, #0]
 80069e6:	bf14      	ite	ne
 80069e8:	230a      	movne	r3, #10
 80069ea:	2308      	moveq	r3, #8
 80069ec:	2100      	movs	r1, #0
 80069ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069f2:	6866      	ldr	r6, [r4, #4]
 80069f4:	60a6      	str	r6, [r4, #8]
 80069f6:	2e00      	cmp	r6, #0
 80069f8:	db05      	blt.n	8006a06 <_printf_i+0x10e>
 80069fa:	6821      	ldr	r1, [r4, #0]
 80069fc:	432e      	orrs	r6, r5
 80069fe:	f021 0104 	bic.w	r1, r1, #4
 8006a02:	6021      	str	r1, [r4, #0]
 8006a04:	d04b      	beq.n	8006a9e <_printf_i+0x1a6>
 8006a06:	4616      	mov	r6, r2
 8006a08:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a0c:	fb03 5711 	mls	r7, r3, r1, r5
 8006a10:	5dc7      	ldrb	r7, [r0, r7]
 8006a12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a16:	462f      	mov	r7, r5
 8006a18:	42bb      	cmp	r3, r7
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	d9f4      	bls.n	8006a08 <_printf_i+0x110>
 8006a1e:	2b08      	cmp	r3, #8
 8006a20:	d10b      	bne.n	8006a3a <_printf_i+0x142>
 8006a22:	6823      	ldr	r3, [r4, #0]
 8006a24:	07df      	lsls	r7, r3, #31
 8006a26:	d508      	bpl.n	8006a3a <_printf_i+0x142>
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	6861      	ldr	r1, [r4, #4]
 8006a2c:	4299      	cmp	r1, r3
 8006a2e:	bfde      	ittt	le
 8006a30:	2330      	movle	r3, #48	@ 0x30
 8006a32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a3a:	1b92      	subs	r2, r2, r6
 8006a3c:	6122      	str	r2, [r4, #16]
 8006a3e:	f8cd a000 	str.w	sl, [sp]
 8006a42:	464b      	mov	r3, r9
 8006a44:	aa03      	add	r2, sp, #12
 8006a46:	4621      	mov	r1, r4
 8006a48:	4640      	mov	r0, r8
 8006a4a:	f7ff fee7 	bl	800681c <_printf_common>
 8006a4e:	3001      	adds	r0, #1
 8006a50:	d14a      	bne.n	8006ae8 <_printf_i+0x1f0>
 8006a52:	f04f 30ff 	mov.w	r0, #4294967295
 8006a56:	b004      	add	sp, #16
 8006a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	f043 0320 	orr.w	r3, r3, #32
 8006a62:	6023      	str	r3, [r4, #0]
 8006a64:	4832      	ldr	r0, [pc, #200]	@ (8006b30 <_printf_i+0x238>)
 8006a66:	2778      	movs	r7, #120	@ 0x78
 8006a68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a6c:	6823      	ldr	r3, [r4, #0]
 8006a6e:	6831      	ldr	r1, [r6, #0]
 8006a70:	061f      	lsls	r7, r3, #24
 8006a72:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a76:	d402      	bmi.n	8006a7e <_printf_i+0x186>
 8006a78:	065f      	lsls	r7, r3, #25
 8006a7a:	bf48      	it	mi
 8006a7c:	b2ad      	uxthmi	r5, r5
 8006a7e:	6031      	str	r1, [r6, #0]
 8006a80:	07d9      	lsls	r1, r3, #31
 8006a82:	bf44      	itt	mi
 8006a84:	f043 0320 	orrmi.w	r3, r3, #32
 8006a88:	6023      	strmi	r3, [r4, #0]
 8006a8a:	b11d      	cbz	r5, 8006a94 <_printf_i+0x19c>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	e7ad      	b.n	80069ec <_printf_i+0xf4>
 8006a90:	4826      	ldr	r0, [pc, #152]	@ (8006b2c <_printf_i+0x234>)
 8006a92:	e7e9      	b.n	8006a68 <_printf_i+0x170>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	f023 0320 	bic.w	r3, r3, #32
 8006a9a:	6023      	str	r3, [r4, #0]
 8006a9c:	e7f6      	b.n	8006a8c <_printf_i+0x194>
 8006a9e:	4616      	mov	r6, r2
 8006aa0:	e7bd      	b.n	8006a1e <_printf_i+0x126>
 8006aa2:	6833      	ldr	r3, [r6, #0]
 8006aa4:	6825      	ldr	r5, [r4, #0]
 8006aa6:	6961      	ldr	r1, [r4, #20]
 8006aa8:	1d18      	adds	r0, r3, #4
 8006aaa:	6030      	str	r0, [r6, #0]
 8006aac:	062e      	lsls	r6, r5, #24
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	d501      	bpl.n	8006ab6 <_printf_i+0x1be>
 8006ab2:	6019      	str	r1, [r3, #0]
 8006ab4:	e002      	b.n	8006abc <_printf_i+0x1c4>
 8006ab6:	0668      	lsls	r0, r5, #25
 8006ab8:	d5fb      	bpl.n	8006ab2 <_printf_i+0x1ba>
 8006aba:	8019      	strh	r1, [r3, #0]
 8006abc:	2300      	movs	r3, #0
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	4616      	mov	r6, r2
 8006ac2:	e7bc      	b.n	8006a3e <_printf_i+0x146>
 8006ac4:	6833      	ldr	r3, [r6, #0]
 8006ac6:	1d1a      	adds	r2, r3, #4
 8006ac8:	6032      	str	r2, [r6, #0]
 8006aca:	681e      	ldr	r6, [r3, #0]
 8006acc:	6862      	ldr	r2, [r4, #4]
 8006ace:	2100      	movs	r1, #0
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	f7f9 fc1d 	bl	8000310 <memchr>
 8006ad6:	b108      	cbz	r0, 8006adc <_printf_i+0x1e4>
 8006ad8:	1b80      	subs	r0, r0, r6
 8006ada:	6060      	str	r0, [r4, #4]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ae6:	e7aa      	b.n	8006a3e <_printf_i+0x146>
 8006ae8:	6923      	ldr	r3, [r4, #16]
 8006aea:	4632      	mov	r2, r6
 8006aec:	4649      	mov	r1, r9
 8006aee:	4640      	mov	r0, r8
 8006af0:	47d0      	blx	sl
 8006af2:	3001      	adds	r0, #1
 8006af4:	d0ad      	beq.n	8006a52 <_printf_i+0x15a>
 8006af6:	6823      	ldr	r3, [r4, #0]
 8006af8:	079b      	lsls	r3, r3, #30
 8006afa:	d413      	bmi.n	8006b24 <_printf_i+0x22c>
 8006afc:	68e0      	ldr	r0, [r4, #12]
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	4298      	cmp	r0, r3
 8006b02:	bfb8      	it	lt
 8006b04:	4618      	movlt	r0, r3
 8006b06:	e7a6      	b.n	8006a56 <_printf_i+0x15e>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	4632      	mov	r2, r6
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	4640      	mov	r0, r8
 8006b10:	47d0      	blx	sl
 8006b12:	3001      	adds	r0, #1
 8006b14:	d09d      	beq.n	8006a52 <_printf_i+0x15a>
 8006b16:	3501      	adds	r5, #1
 8006b18:	68e3      	ldr	r3, [r4, #12]
 8006b1a:	9903      	ldr	r1, [sp, #12]
 8006b1c:	1a5b      	subs	r3, r3, r1
 8006b1e:	42ab      	cmp	r3, r5
 8006b20:	dcf2      	bgt.n	8006b08 <_printf_i+0x210>
 8006b22:	e7eb      	b.n	8006afc <_printf_i+0x204>
 8006b24:	2500      	movs	r5, #0
 8006b26:	f104 0619 	add.w	r6, r4, #25
 8006b2a:	e7f5      	b.n	8006b18 <_printf_i+0x220>
 8006b2c:	08007108 	.word	0x08007108
 8006b30:	08007119 	.word	0x08007119

08006b34 <__sflush_r>:
 8006b34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b3c:	0716      	lsls	r6, r2, #28
 8006b3e:	4605      	mov	r5, r0
 8006b40:	460c      	mov	r4, r1
 8006b42:	d454      	bmi.n	8006bee <__sflush_r+0xba>
 8006b44:	684b      	ldr	r3, [r1, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	dc02      	bgt.n	8006b50 <__sflush_r+0x1c>
 8006b4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	dd48      	ble.n	8006be2 <__sflush_r+0xae>
 8006b50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b52:	2e00      	cmp	r6, #0
 8006b54:	d045      	beq.n	8006be2 <__sflush_r+0xae>
 8006b56:	2300      	movs	r3, #0
 8006b58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006b5c:	682f      	ldr	r7, [r5, #0]
 8006b5e:	6a21      	ldr	r1, [r4, #32]
 8006b60:	602b      	str	r3, [r5, #0]
 8006b62:	d030      	beq.n	8006bc6 <__sflush_r+0x92>
 8006b64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006b66:	89a3      	ldrh	r3, [r4, #12]
 8006b68:	0759      	lsls	r1, r3, #29
 8006b6a:	d505      	bpl.n	8006b78 <__sflush_r+0x44>
 8006b6c:	6863      	ldr	r3, [r4, #4]
 8006b6e:	1ad2      	subs	r2, r2, r3
 8006b70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006b72:	b10b      	cbz	r3, 8006b78 <__sflush_r+0x44>
 8006b74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006b76:	1ad2      	subs	r2, r2, r3
 8006b78:	2300      	movs	r3, #0
 8006b7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b7c:	6a21      	ldr	r1, [r4, #32]
 8006b7e:	4628      	mov	r0, r5
 8006b80:	47b0      	blx	r6
 8006b82:	1c43      	adds	r3, r0, #1
 8006b84:	89a3      	ldrh	r3, [r4, #12]
 8006b86:	d106      	bne.n	8006b96 <__sflush_r+0x62>
 8006b88:	6829      	ldr	r1, [r5, #0]
 8006b8a:	291d      	cmp	r1, #29
 8006b8c:	d82b      	bhi.n	8006be6 <__sflush_r+0xb2>
 8006b8e:	4a2a      	ldr	r2, [pc, #168]	@ (8006c38 <__sflush_r+0x104>)
 8006b90:	40ca      	lsrs	r2, r1
 8006b92:	07d6      	lsls	r6, r2, #31
 8006b94:	d527      	bpl.n	8006be6 <__sflush_r+0xb2>
 8006b96:	2200      	movs	r2, #0
 8006b98:	6062      	str	r2, [r4, #4]
 8006b9a:	04d9      	lsls	r1, r3, #19
 8006b9c:	6922      	ldr	r2, [r4, #16]
 8006b9e:	6022      	str	r2, [r4, #0]
 8006ba0:	d504      	bpl.n	8006bac <__sflush_r+0x78>
 8006ba2:	1c42      	adds	r2, r0, #1
 8006ba4:	d101      	bne.n	8006baa <__sflush_r+0x76>
 8006ba6:	682b      	ldr	r3, [r5, #0]
 8006ba8:	b903      	cbnz	r3, 8006bac <__sflush_r+0x78>
 8006baa:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bae:	602f      	str	r7, [r5, #0]
 8006bb0:	b1b9      	cbz	r1, 8006be2 <__sflush_r+0xae>
 8006bb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bb6:	4299      	cmp	r1, r3
 8006bb8:	d002      	beq.n	8006bc0 <__sflush_r+0x8c>
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f7ff fbec 	bl	8006398 <_free_r>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bc4:	e00d      	b.n	8006be2 <__sflush_r+0xae>
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	4628      	mov	r0, r5
 8006bca:	47b0      	blx	r6
 8006bcc:	4602      	mov	r2, r0
 8006bce:	1c50      	adds	r0, r2, #1
 8006bd0:	d1c9      	bne.n	8006b66 <__sflush_r+0x32>
 8006bd2:	682b      	ldr	r3, [r5, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d0c6      	beq.n	8006b66 <__sflush_r+0x32>
 8006bd8:	2b1d      	cmp	r3, #29
 8006bda:	d001      	beq.n	8006be0 <__sflush_r+0xac>
 8006bdc:	2b16      	cmp	r3, #22
 8006bde:	d11e      	bne.n	8006c1e <__sflush_r+0xea>
 8006be0:	602f      	str	r7, [r5, #0]
 8006be2:	2000      	movs	r0, #0
 8006be4:	e022      	b.n	8006c2c <__sflush_r+0xf8>
 8006be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bea:	b21b      	sxth	r3, r3
 8006bec:	e01b      	b.n	8006c26 <__sflush_r+0xf2>
 8006bee:	690f      	ldr	r7, [r1, #16]
 8006bf0:	2f00      	cmp	r7, #0
 8006bf2:	d0f6      	beq.n	8006be2 <__sflush_r+0xae>
 8006bf4:	0793      	lsls	r3, r2, #30
 8006bf6:	680e      	ldr	r6, [r1, #0]
 8006bf8:	bf08      	it	eq
 8006bfa:	694b      	ldreq	r3, [r1, #20]
 8006bfc:	600f      	str	r7, [r1, #0]
 8006bfe:	bf18      	it	ne
 8006c00:	2300      	movne	r3, #0
 8006c02:	eba6 0807 	sub.w	r8, r6, r7
 8006c06:	608b      	str	r3, [r1, #8]
 8006c08:	f1b8 0f00 	cmp.w	r8, #0
 8006c0c:	dde9      	ble.n	8006be2 <__sflush_r+0xae>
 8006c0e:	6a21      	ldr	r1, [r4, #32]
 8006c10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c12:	4643      	mov	r3, r8
 8006c14:	463a      	mov	r2, r7
 8006c16:	4628      	mov	r0, r5
 8006c18:	47b0      	blx	r6
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	dc08      	bgt.n	8006c30 <__sflush_r+0xfc>
 8006c1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c26:	81a3      	strh	r3, [r4, #12]
 8006c28:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c30:	4407      	add	r7, r0
 8006c32:	eba8 0800 	sub.w	r8, r8, r0
 8006c36:	e7e7      	b.n	8006c08 <__sflush_r+0xd4>
 8006c38:	20400001 	.word	0x20400001

08006c3c <_fflush_r>:
 8006c3c:	b538      	push	{r3, r4, r5, lr}
 8006c3e:	690b      	ldr	r3, [r1, #16]
 8006c40:	4605      	mov	r5, r0
 8006c42:	460c      	mov	r4, r1
 8006c44:	b913      	cbnz	r3, 8006c4c <_fflush_r+0x10>
 8006c46:	2500      	movs	r5, #0
 8006c48:	4628      	mov	r0, r5
 8006c4a:	bd38      	pop	{r3, r4, r5, pc}
 8006c4c:	b118      	cbz	r0, 8006c56 <_fflush_r+0x1a>
 8006c4e:	6a03      	ldr	r3, [r0, #32]
 8006c50:	b90b      	cbnz	r3, 8006c56 <_fflush_r+0x1a>
 8006c52:	f7ff f989 	bl	8005f68 <__sinit>
 8006c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d0f3      	beq.n	8006c46 <_fflush_r+0xa>
 8006c5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006c60:	07d0      	lsls	r0, r2, #31
 8006c62:	d404      	bmi.n	8006c6e <_fflush_r+0x32>
 8006c64:	0599      	lsls	r1, r3, #22
 8006c66:	d402      	bmi.n	8006c6e <_fflush_r+0x32>
 8006c68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c6a:	f7ff fb74 	bl	8006356 <__retarget_lock_acquire_recursive>
 8006c6e:	4628      	mov	r0, r5
 8006c70:	4621      	mov	r1, r4
 8006c72:	f7ff ff5f 	bl	8006b34 <__sflush_r>
 8006c76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006c78:	07da      	lsls	r2, r3, #31
 8006c7a:	4605      	mov	r5, r0
 8006c7c:	d4e4      	bmi.n	8006c48 <_fflush_r+0xc>
 8006c7e:	89a3      	ldrh	r3, [r4, #12]
 8006c80:	059b      	lsls	r3, r3, #22
 8006c82:	d4e1      	bmi.n	8006c48 <_fflush_r+0xc>
 8006c84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c86:	f7ff fb67 	bl	8006358 <__retarget_lock_release_recursive>
 8006c8a:	e7dd      	b.n	8006c48 <_fflush_r+0xc>

08006c8c <fiprintf>:
 8006c8c:	b40e      	push	{r1, r2, r3}
 8006c8e:	b503      	push	{r0, r1, lr}
 8006c90:	4601      	mov	r1, r0
 8006c92:	ab03      	add	r3, sp, #12
 8006c94:	4805      	ldr	r0, [pc, #20]	@ (8006cac <fiprintf+0x20>)
 8006c96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c9a:	6800      	ldr	r0, [r0, #0]
 8006c9c:	9301      	str	r3, [sp, #4]
 8006c9e:	f7ff fca5 	bl	80065ec <_vfiprintf_r>
 8006ca2:	b002      	add	sp, #8
 8006ca4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ca8:	b003      	add	sp, #12
 8006caa:	4770      	bx	lr
 8006cac:	24000034 	.word	0x24000034

08006cb0 <__swhatbuf_r>:
 8006cb0:	b570      	push	{r4, r5, r6, lr}
 8006cb2:	460c      	mov	r4, r1
 8006cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cb8:	2900      	cmp	r1, #0
 8006cba:	b096      	sub	sp, #88	@ 0x58
 8006cbc:	4615      	mov	r5, r2
 8006cbe:	461e      	mov	r6, r3
 8006cc0:	da0d      	bge.n	8006cde <__swhatbuf_r+0x2e>
 8006cc2:	89a3      	ldrh	r3, [r4, #12]
 8006cc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006cc8:	f04f 0100 	mov.w	r1, #0
 8006ccc:	bf14      	ite	ne
 8006cce:	2340      	movne	r3, #64	@ 0x40
 8006cd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006cd4:	2000      	movs	r0, #0
 8006cd6:	6031      	str	r1, [r6, #0]
 8006cd8:	602b      	str	r3, [r5, #0]
 8006cda:	b016      	add	sp, #88	@ 0x58
 8006cdc:	bd70      	pop	{r4, r5, r6, pc}
 8006cde:	466a      	mov	r2, sp
 8006ce0:	f000 f848 	bl	8006d74 <_fstat_r>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	dbec      	blt.n	8006cc2 <__swhatbuf_r+0x12>
 8006ce8:	9901      	ldr	r1, [sp, #4]
 8006cea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006cee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006cf2:	4259      	negs	r1, r3
 8006cf4:	4159      	adcs	r1, r3
 8006cf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006cfa:	e7eb      	b.n	8006cd4 <__swhatbuf_r+0x24>

08006cfc <__smakebuf_r>:
 8006cfc:	898b      	ldrh	r3, [r1, #12]
 8006cfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d00:	079d      	lsls	r5, r3, #30
 8006d02:	4606      	mov	r6, r0
 8006d04:	460c      	mov	r4, r1
 8006d06:	d507      	bpl.n	8006d18 <__smakebuf_r+0x1c>
 8006d08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	6123      	str	r3, [r4, #16]
 8006d10:	2301      	movs	r3, #1
 8006d12:	6163      	str	r3, [r4, #20]
 8006d14:	b003      	add	sp, #12
 8006d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d18:	ab01      	add	r3, sp, #4
 8006d1a:	466a      	mov	r2, sp
 8006d1c:	f7ff ffc8 	bl	8006cb0 <__swhatbuf_r>
 8006d20:	9f00      	ldr	r7, [sp, #0]
 8006d22:	4605      	mov	r5, r0
 8006d24:	4639      	mov	r1, r7
 8006d26:	4630      	mov	r0, r6
 8006d28:	f7ff fbaa 	bl	8006480 <_malloc_r>
 8006d2c:	b948      	cbnz	r0, 8006d42 <__smakebuf_r+0x46>
 8006d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d32:	059a      	lsls	r2, r3, #22
 8006d34:	d4ee      	bmi.n	8006d14 <__smakebuf_r+0x18>
 8006d36:	f023 0303 	bic.w	r3, r3, #3
 8006d3a:	f043 0302 	orr.w	r3, r3, #2
 8006d3e:	81a3      	strh	r3, [r4, #12]
 8006d40:	e7e2      	b.n	8006d08 <__smakebuf_r+0xc>
 8006d42:	89a3      	ldrh	r3, [r4, #12]
 8006d44:	6020      	str	r0, [r4, #0]
 8006d46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	9b01      	ldr	r3, [sp, #4]
 8006d4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d52:	b15b      	cbz	r3, 8006d6c <__smakebuf_r+0x70>
 8006d54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f000 f81d 	bl	8006d98 <_isatty_r>
 8006d5e:	b128      	cbz	r0, 8006d6c <__smakebuf_r+0x70>
 8006d60:	89a3      	ldrh	r3, [r4, #12]
 8006d62:	f023 0303 	bic.w	r3, r3, #3
 8006d66:	f043 0301 	orr.w	r3, r3, #1
 8006d6a:	81a3      	strh	r3, [r4, #12]
 8006d6c:	89a3      	ldrh	r3, [r4, #12]
 8006d6e:	431d      	orrs	r5, r3
 8006d70:	81a5      	strh	r5, [r4, #12]
 8006d72:	e7cf      	b.n	8006d14 <__smakebuf_r+0x18>

08006d74 <_fstat_r>:
 8006d74:	b538      	push	{r3, r4, r5, lr}
 8006d76:	4d07      	ldr	r5, [pc, #28]	@ (8006d94 <_fstat_r+0x20>)
 8006d78:	2300      	movs	r3, #0
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	4608      	mov	r0, r1
 8006d7e:	4611      	mov	r1, r2
 8006d80:	602b      	str	r3, [r5, #0]
 8006d82:	f7fa f9d9 	bl	8001138 <_fstat>
 8006d86:	1c43      	adds	r3, r0, #1
 8006d88:	d102      	bne.n	8006d90 <_fstat_r+0x1c>
 8006d8a:	682b      	ldr	r3, [r5, #0]
 8006d8c:	b103      	cbz	r3, 8006d90 <_fstat_r+0x1c>
 8006d8e:	6023      	str	r3, [r4, #0]
 8006d90:	bd38      	pop	{r3, r4, r5, pc}
 8006d92:	bf00      	nop
 8006d94:	24000280 	.word	0x24000280

08006d98 <_isatty_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	4d06      	ldr	r5, [pc, #24]	@ (8006db4 <_isatty_r+0x1c>)
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	4604      	mov	r4, r0
 8006da0:	4608      	mov	r0, r1
 8006da2:	602b      	str	r3, [r5, #0]
 8006da4:	f7fa f9d8 	bl	8001158 <_isatty>
 8006da8:	1c43      	adds	r3, r0, #1
 8006daa:	d102      	bne.n	8006db2 <_isatty_r+0x1a>
 8006dac:	682b      	ldr	r3, [r5, #0]
 8006dae:	b103      	cbz	r3, 8006db2 <_isatty_r+0x1a>
 8006db0:	6023      	str	r3, [r4, #0]
 8006db2:	bd38      	pop	{r3, r4, r5, pc}
 8006db4:	24000280 	.word	0x24000280

08006db8 <_sbrk_r>:
 8006db8:	b538      	push	{r3, r4, r5, lr}
 8006dba:	4d06      	ldr	r5, [pc, #24]	@ (8006dd4 <_sbrk_r+0x1c>)
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	4608      	mov	r0, r1
 8006dc2:	602b      	str	r3, [r5, #0]
 8006dc4:	f7fa f9e0 	bl	8001188 <_sbrk>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_sbrk_r+0x1a>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_sbrk_r+0x1a>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	24000280 	.word	0x24000280

08006dd8 <abort>:
 8006dd8:	b508      	push	{r3, lr}
 8006dda:	2006      	movs	r0, #6
 8006ddc:	f000 f82c 	bl	8006e38 <raise>
 8006de0:	2001      	movs	r0, #1
 8006de2:	f7fa f959 	bl	8001098 <_exit>

08006de6 <_raise_r>:
 8006de6:	291f      	cmp	r1, #31
 8006de8:	b538      	push	{r3, r4, r5, lr}
 8006dea:	4605      	mov	r5, r0
 8006dec:	460c      	mov	r4, r1
 8006dee:	d904      	bls.n	8006dfa <_raise_r+0x14>
 8006df0:	2316      	movs	r3, #22
 8006df2:	6003      	str	r3, [r0, #0]
 8006df4:	f04f 30ff 	mov.w	r0, #4294967295
 8006df8:	bd38      	pop	{r3, r4, r5, pc}
 8006dfa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006dfc:	b112      	cbz	r2, 8006e04 <_raise_r+0x1e>
 8006dfe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e02:	b94b      	cbnz	r3, 8006e18 <_raise_r+0x32>
 8006e04:	4628      	mov	r0, r5
 8006e06:	f000 f831 	bl	8006e6c <_getpid_r>
 8006e0a:	4622      	mov	r2, r4
 8006e0c:	4601      	mov	r1, r0
 8006e0e:	4628      	mov	r0, r5
 8006e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e14:	f000 b818 	b.w	8006e48 <_kill_r>
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d00a      	beq.n	8006e32 <_raise_r+0x4c>
 8006e1c:	1c59      	adds	r1, r3, #1
 8006e1e:	d103      	bne.n	8006e28 <_raise_r+0x42>
 8006e20:	2316      	movs	r3, #22
 8006e22:	6003      	str	r3, [r0, #0]
 8006e24:	2001      	movs	r0, #1
 8006e26:	e7e7      	b.n	8006df8 <_raise_r+0x12>
 8006e28:	2100      	movs	r1, #0
 8006e2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006e2e:	4620      	mov	r0, r4
 8006e30:	4798      	blx	r3
 8006e32:	2000      	movs	r0, #0
 8006e34:	e7e0      	b.n	8006df8 <_raise_r+0x12>
	...

08006e38 <raise>:
 8006e38:	4b02      	ldr	r3, [pc, #8]	@ (8006e44 <raise+0xc>)
 8006e3a:	4601      	mov	r1, r0
 8006e3c:	6818      	ldr	r0, [r3, #0]
 8006e3e:	f7ff bfd2 	b.w	8006de6 <_raise_r>
 8006e42:	bf00      	nop
 8006e44:	24000034 	.word	0x24000034

08006e48 <_kill_r>:
 8006e48:	b538      	push	{r3, r4, r5, lr}
 8006e4a:	4d07      	ldr	r5, [pc, #28]	@ (8006e68 <_kill_r+0x20>)
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	4604      	mov	r4, r0
 8006e50:	4608      	mov	r0, r1
 8006e52:	4611      	mov	r1, r2
 8006e54:	602b      	str	r3, [r5, #0]
 8006e56:	f7fa f90f 	bl	8001078 <_kill>
 8006e5a:	1c43      	adds	r3, r0, #1
 8006e5c:	d102      	bne.n	8006e64 <_kill_r+0x1c>
 8006e5e:	682b      	ldr	r3, [r5, #0]
 8006e60:	b103      	cbz	r3, 8006e64 <_kill_r+0x1c>
 8006e62:	6023      	str	r3, [r4, #0]
 8006e64:	bd38      	pop	{r3, r4, r5, pc}
 8006e66:	bf00      	nop
 8006e68:	24000280 	.word	0x24000280

08006e6c <_getpid_r>:
 8006e6c:	f7fa b8fc 	b.w	8001068 <_getpid>

08006e70 <_init>:
 8006e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e72:	bf00      	nop
 8006e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e76:	bc08      	pop	{r3}
 8006e78:	469e      	mov	lr, r3
 8006e7a:	4770      	bx	lr

08006e7c <_fini>:
 8006e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e7e:	bf00      	nop
 8006e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e82:	bc08      	pop	{r3}
 8006e84:	469e      	mov	lr, r3
 8006e86:	4770      	bx	lr
