INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:14:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (clk rise@4.170ns - clk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.037ns (25.169%)  route 3.083ns (74.831%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.653 - 4.170 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1804, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X14Y118        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y118        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/stq_addr_4_q_reg[2]/Q
                         net (fo=6, routed)           0.521     1.283    lsq3/handshake_lsq_lsq3_core/stq_addr_4_q[2]
    SLICE_X13Y117        LUT6 (Prop_lut6_I2_O)        0.043     1.326 f  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_55/O
                         net (fo=1, routed)           0.353     1.679    lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_55_n_0
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.043     1.722 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_26/O
                         net (fo=3, routed)           0.180     1.902    lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_26_n_0
    SLICE_X11Y113        LUT4 (Prop_lut4_I1_O)        0.043     1.945 r  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_6/O
                         net (fo=5, routed)           0.293     2.237    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_4_4
    SLICE_X8Y114         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.482 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     2.482    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_8__0_n_0
    SLICE_X8Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.532 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[30]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.532    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[30]_i_5__0_n_0
    SLICE_X8Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.684 f  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[31]_i_7__0/O[1]
                         net (fo=1, routed)           0.345     3.029    lsq3/handshake_lsq_lsq3_core/TEMP_42_double_out10_out[9]
    SLICE_X7Y115         LUT3 (Prop_lut3_I1_O)        0.121     3.150 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_6__0/O
                         net (fo=33, routed)          0.688     3.838    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[31]_i_6__0_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.043     3.881 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[26]_i_2__0/O
                         net (fo=1, routed)           0.704     4.585    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[26]_i_2__0_n_0
    SLICE_X0Y115         LUT6 (Prop_lut6_I0_O)        0.043     4.628 r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.628    lsq3/handshake_lsq_lsq3_core/ldq_data_4_d[26]
    SLICE_X0Y115         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.170     4.170 r  
                                                      0.000     4.170 r  clk (IN)
                         net (fo=1804, unset)         0.483     4.653    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X0Y115         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[26]/C
                         clock pessimism              0.000     4.653    
                         clock uncertainty           -0.035     4.617    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.032     4.649    lsq3/handshake_lsq_lsq3_core/ldq_data_4_q_reg[26]
  -------------------------------------------------------------------
                         required time                          4.649    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                  0.021    




