AR933X_BOOTSTRAP_REF_CLK_40,VAR_0
AR933X_PLL_CLOCK_CTRL_AHB_DIV_MASK,VAR_1
AR933X_PLL_CLOCK_CTRL_AHB_DIV_SHIFT,VAR_2
AR933X_PLL_CLOCK_CTRL_BYPASS,VAR_3
AR933X_PLL_CLOCK_CTRL_CPU_DIV_MASK,VAR_4
AR933X_PLL_CLOCK_CTRL_CPU_DIV_SHIFT,VAR_5
AR933X_PLL_CLOCK_CTRL_DDR_DIV_MASK,VAR_6
AR933X_PLL_CLOCK_CTRL_DDR_DIV_SHIFT,VAR_7
AR933X_PLL_CLOCK_CTRL_REG,VAR_8
AR933X_PLL_CPU_CONFIG_NINT_MASK,VAR_9
AR933X_PLL_CPU_CONFIG_NINT_SHIFT,VAR_10
AR933X_PLL_CPU_CONFIG_OUTDIV_MASK,VAR_11
AR933X_PLL_CPU_CONFIG_OUTDIV_SHIFT,VAR_12
AR933X_PLL_CPU_CONFIG_REFDIV_MASK,VAR_13
AR933X_PLL_CPU_CONFIG_REFDIV_SHIFT,VAR_14
AR933X_PLL_CPU_CONFIG_REG,VAR_15
AR933X_RESET_REG_BOOTSTRAP,VAR_16
ATH_READ_REG,FUNC_0
u_ar71xx_ahb_freq,VAR_17
u_ar71xx_cpu_freq,VAR_18
u_ar71xx_ddr_freq,VAR_19
u_ar71xx_mdio_freq,VAR_20
u_ar71xx_refclk,VAR_21
u_ar71xx_uart_freq,VAR_22
u_ar71xx_wdt_freq,VAR_23
ar933x_chip_detect_sys_frequency,FUNC_1
clock_ctrl,VAR_24
cpu_config,VAR_25
freq,VAR_26
t,VAR_27
