{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590270802105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590270802111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 14:53:21 2020 " "Processing started: Sat May 23 14:53:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590270802111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270802111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_decimal -c bcd_decimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_decimal -c bcd_decimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270802111 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1590270802486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab4ChrisThomas/Lab4Part2/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590270809277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270809277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_decimal " "Found entity 1: bcd_decimal" {  } { { "bcd_decimal.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab4ChrisThomas/Lab4Part2/bcd_decimal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590270809279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270809279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_4bit " "Found entity 1: mux2to1_4bit" {  } { { "mux2to1_4bit.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab4ChrisThomas/Lab4Part2/mux2to1_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590270809280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270809280 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "v bcd_decimal.v(31) " "Verilog HDL error at bcd_decimal.v(31): object \"v\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bcd_decimal.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab4ChrisThomas/Lab4Part2/bcd_decimal.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1590270809281 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "v bcd_decimal.v(33) " "Verilog HDL error at bcd_decimal.v(33): object \"v\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bcd_decimal.v" "" { Text "C:/Users/Chris/Documents/EET 132/EET132Projects/Lab4ChrisThomas/Lab4Part2/bcd_decimal.v" 33 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1590270809281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590270809405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 23 14:53:29 2020 " "Processing ended: Sat May 23 14:53:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590270809405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590270809405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590270809405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270809405 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590270810055 ""}
