
<snippet>
    <content><![CDATA[
always @ (posedge clk)
    begin
        ${1}
    end
]]></content>
    <tabTrigger>always clock-synchronous</tabTrigger>
    <scope>source.verilog</scope>
</snippet>
