GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      48 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains   735:735:735:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 735000000.000000:735000000.000000:735000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136054421769:0.00000000136054421769:0.00000000136054421769:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
-kernel name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
-kernel id = 1
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 16
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-1.traceg
launching kernel name: _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
thread block = 99,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9429
gpu_sim_insn = 1945600
gpu_ipc =     206.3421
gpu_tot_sim_cycle = 9429
gpu_tot_sim_insn = 1945600
gpu_tot_ipc =     206.3421
gpu_tot_issued_cta = 100
gpu_occupancy = 50.8117% 
gpu_tot_occupancy = 50.8117% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.1451
partiton_level_parallism_total  =       8.1451
partiton_level_parallism_util =      19.9896
partiton_level_parallism_util_total  =      19.9896
L2_BW  =     191.5724 GB/Sec
L2_BW_total  =     191.5724 GB/Sec
gpu_total_sim_rate=277942

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3354
	L1D_cache_core[1]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2232
	L1D_cache_core[2]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[3]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2232
	L1D_cache_core[4]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[5]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[6]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2227
	L1D_cache_core[7]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[8]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[9]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[10]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[11]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[12]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[13]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[14]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[15]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[16]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[17]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2235
	L1D_cache_core[18]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[19]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2227
	L1D_cache_core[20]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2235
	L1D_cache_core[21]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2239
	L1D_cache_core[22]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[23]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2239
	L1D_cache_core[24]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[25]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[26]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[27]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[28]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2221
	L1D_cache_core[29]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2233
	L1D_cache_core[30]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[31]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[32]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[33]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[34]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2233
	L1D_cache_core[35]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[36]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[37]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2232
	L1D_cache_core[38]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[39]: Access = 2304, Miss = 2304, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3366
	L1D_cache_core[40]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[41]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2239
	L1D_cache_core[42]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2238
	L1D_cache_core[43]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2223
	L1D_cache_core[44]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2227
	L1D_cache_core[45]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_cache_core[46]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[47]: Access = 1536, Miss = 1536, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244
	L1D_total_cache_accesses = 76800
	L1D_total_cache_misses = 76800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 111960
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 111960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 111960
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 57, 
gpgpu_n_tot_thrd_icount = 1945600
gpgpu_n_tot_w_icount = 60800
gpgpu_n_stall_shd_mem = 56276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 76800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 46676
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:245130	W0_Idle:370852	W0_Scoreboard:9762	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60800
single_issue_nums: WS0:15200	WS1:15200	WS2:15200	WS3:15200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3072000 {40:76800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 614400 {8:76800,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 596 
avg_icnt2mem_latency = 394 
avg_icnt2sh_latency = 16 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1533 	28437 	45922 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2789 	6300 	14493 	30429 	22789 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17594 	18340 	17473 	12641 	7576 	2829 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=44896 n_nop=44896 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 44896i bk1: 0a 44896i bk2: 0a 44896i bk3: 0a 44896i bk4: 0a 44896i bk5: 0a 44896i bk6: 0a 44896i bk7: 0a 44896i bk8: 0a 44896i bk9: 0a 44896i bk10: 0a 44896i bk11: 0a 44896i bk12: 0a 44896i bk13: 0a 44896i bk14: 0a 44896i bk15: 0a 44896i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 44896 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 44896 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44896 
n_nop = 44896 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 76800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 76800
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76800
icnt_total_pkts_simt_to_mem=76800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 76800
Req_Network_cycles = 9429
Req_Network_injected_packets_per_cycle =       8.1451 
Req_Network_conflicts_per_cycle =       6.6601
Req_Network_conflicts_per_cycle_util =      16.3451
Req_Bank_Level_Parallism =      19.9896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      46.7320
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2545

Reply_Network_injected_packets_num = 76800
Reply_Network_cycles = 9429
Reply_Network_injected_packets_per_cycle =        8.1451
Reply_Network_conflicts_per_cycle =        6.4968
Reply_Network_conflicts_per_cycle_util =      15.5754
Reply_Bank_Level_Parallism =      19.5271
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.5461
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1697
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 277942 (inst/sec)
gpgpu_simulation_rate = 1347 (cycle/sec)
gpgpu_silicon_slowdown = 545657x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
-kernel name = _Z11copy_kernelIdEvPKT_PS0_
-kernel id = 2
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-2.traceg
launching kernel name: _Z11copy_kernelIdEvPKT_PS0_ uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
thread block = 99,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 8304
gpu_sim_insn = 1126400
gpu_ipc =     135.6455
gpu_tot_sim_cycle = 17733
gpu_tot_sim_insn = 3072000
gpu_tot_ipc =     173.2363
gpu_tot_issued_cta = 200
gpu_occupancy = 57.2218% 
gpu_tot_occupancy = 53.5384% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.1657
partiton_level_parallism_total  =       7.2182
partiton_level_parallism_util =      18.1303
partiton_level_parallism_util_total  =      19.2019
L2_BW  =     145.0173 GB/Sec
L2_BW_total  =     169.7716 GB/Sec
gpu_total_sim_rate=236307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4596
	L1D_cache_core[1]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3488
	L1D_cache_core[2]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4669
	L1D_cache_core[3]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3513
	L1D_cache_core[4]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3445
	L1D_cache_core[5]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3458
	L1D_cache_core[6]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3364
	L1D_cache_core[7]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3552
	L1D_cache_core[8]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3412
	L1D_cache_core[9]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3431
	L1D_cache_core[10]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3575
	L1D_cache_core[11]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3455
	L1D_cache_core[12]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3529
	L1D_cache_core[13]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3431
	L1D_cache_core[14]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4148
	L1D_cache_core[15]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3536
	L1D_cache_core[16]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3508
	L1D_cache_core[17]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3467
	L1D_cache_core[18]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3549
	L1D_cache_core[19]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3474
	L1D_cache_core[20]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3453
	L1D_cache_core[21]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3507
	L1D_cache_core[22]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3416
	L1D_cache_core[23]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3522
	L1D_cache_core[24]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3479
	L1D_cache_core[25]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3465
	L1D_cache_core[26]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3535
	L1D_cache_core[27]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4582
	L1D_cache_core[28]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4255
	L1D_cache_core[29]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3431
	L1D_cache_core[30]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3473
	L1D_cache_core[31]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3435
	L1D_cache_core[32]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3449
	L1D_cache_core[33]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3521
	L1D_cache_core[34]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3418
	L1D_cache_core[35]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3448
	L1D_cache_core[36]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3513
	L1D_cache_core[37]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3489
	L1D_cache_core[38]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3505
	L1D_cache_core[39]: Access = 3328, Miss = 3328, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4686
	L1D_cache_core[40]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4172
	L1D_cache_core[41]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3540
	L1D_cache_core[42]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3478
	L1D_cache_core[43]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3403
	L1D_cache_core[44]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3473
	L1D_cache_core[45]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3472
	L1D_cache_core[46]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3439
	L1D_cache_core[47]: Access = 3072, Miss = 3072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4201
	L1D_total_cache_accesses = 128000
	L1D_total_cache_misses = 128000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 174360
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.086
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 35486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 138874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 35486
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 138874
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 79, 
gpgpu_n_tot_thrd_icount = 3072000
gpgpu_n_tot_w_icount = 96000
gpgpu_n_stall_shd_mem = 74509
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 102400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 58509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:287943	W0_Idle:575744	W0_Scoreboard:235197	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:96000
single_issue_nums: WS0:24000	WS1:24000	WS2:24000	WS3:24000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1024000 {40:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 819200 {8:102400,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 517 
avg_icnt2mem_latency = 313 
avg_icnt2sh_latency = 15 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3875 	71604 	51613 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5867 	15322 	39372 	44650 	22789 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28474 	29501 	29693 	24199 	12660 	3126 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	10 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84439 n_nop=84439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 84439i bk1: 0a 84439i bk2: 0a 84439i bk3: 0a 84439i bk4: 0a 84439i bk5: 0a 84439i bk6: 0a 84439i bk7: 0a 84439i bk8: 0a 84439i bk9: 0a 84439i bk10: 0a 84439i bk11: 0a 84439i bk12: 0a 84439i bk13: 0a 84439i bk14: 0a 84439i bk15: 0a 84439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 84439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 84439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84439 
n_nop = 84439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4000, Miss = 2400, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 128000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.6000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 102400
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.090
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=128000
icnt_total_pkts_simt_to_mem=128000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 128000
Req_Network_cycles = 17733
Req_Network_injected_packets_per_cycle =       7.2182 
Req_Network_conflicts_per_cycle =       6.1728
Req_Network_conflicts_per_cycle_util =      16.4209
Req_Bank_Level_Parallism =      19.2019
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      31.5387
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2256

Reply_Network_injected_packets_num = 128000
Reply_Network_cycles = 17733
Reply_Network_injected_packets_per_cycle =        7.2182
Reply_Network_conflicts_per_cycle =        5.5191
Reply_Network_conflicts_per_cycle_util =      14.4097
Reply_Bank_Level_Parallism =      18.8457
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.9568
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1504
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 236307 (inst/sec)
gpgpu_simulation_rate = 1364 (cycle/sec)
gpgpu_silicon_slowdown = 538856x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
-kernel name = _Z10mul_kernelIdEvPT_PKS0_
-kernel id = 3
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 10
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-3.traceg
launching kernel name: _Z10mul_kernelIdEvPT_PKS0_ uid: 3
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
thread block = 99,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 8925
gpu_sim_insn = 1228800
gpu_ipc =     137.6807
gpu_tot_sim_cycle = 26658
gpu_tot_sim_insn = 4300800
gpu_tot_ipc =     161.3324
gpu_tot_issued_cta = 300
gpu_occupancy = 54.4041% 
gpu_tot_occupancy = 53.8183% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.7367
partiton_level_parallism_total  =       6.7222
partiton_level_parallism_util =      15.3019
partiton_level_parallism_util_total  =      17.8985
L2_BW  =     134.9271 GB/Sec
L2_BW_total  =     158.1058 GB/Sec
gpu_total_sim_rate=226357

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5513
	L1D_cache_core[1]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4876
	L1D_cache_core[2]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5573
	L1D_cache_core[3]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4411
	L1D_cache_core[4]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4305
	L1D_cache_core[5]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4326
	L1D_cache_core[6]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4256
	L1D_cache_core[7]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4413
	L1D_cache_core[8]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4381
	L1D_cache_core[9]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4244
	L1D_cache_core[10]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4507
	L1D_cache_core[11]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4377
	L1D_cache_core[12]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4452
	L1D_cache_core[13]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4314
	L1D_cache_core[14]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5083
	L1D_cache_core[15]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4850
	L1D_cache_core[16]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4369
	L1D_cache_core[17]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4450
	L1D_cache_core[18]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4429
	L1D_cache_core[19]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4875
	L1D_cache_core[20]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4312
	L1D_cache_core[21]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4422
	L1D_cache_core[22]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4284
	L1D_cache_core[23]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4422
	L1D_cache_core[24]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4963
	L1D_cache_core[25]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4361
	L1D_cache_core[26]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4398
	L1D_cache_core[27]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5433
	L1D_cache_core[28]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5128
	L1D_cache_core[29]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4327
	L1D_cache_core[30]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4393
	L1D_cache_core[31]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4243
	L1D_cache_core[32]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4313
	L1D_cache_core[33]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4339
	L1D_cache_core[34]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4272
	L1D_cache_core[35]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4356
	L1D_cache_core[36]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4384
	L1D_cache_core[37]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4343
	L1D_cache_core[38]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4348
	L1D_cache_core[39]: Access = 4352, Miss = 4352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5523
	L1D_cache_core[40]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5031
	L1D_cache_core[41]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4445
	L1D_cache_core[42]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4353
	L1D_cache_core[43]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4402
	L1D_cache_core[44]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4394
	L1D_cache_core[45]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4330
	L1D_cache_core[46]: Access = 3584, Miss = 3584, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4273
	L1D_cache_core[47]: Access = 4096, Miss = 4096, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5043
	L1D_total_cache_accesses = 179200
	L1D_total_cache_misses = 179200
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 218839
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.116
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 70977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 147862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 96000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 70977
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 147862
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 
gpgpu_n_tot_thrd_icount = 4300800
gpgpu_n_tot_w_icount = 134400
gpgpu_n_stall_shd_mem = 92279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 128000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 69879
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:394405	W0_Idle:722144	W0_Scoreboard:514703	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134400
single_issue_nums: WS0:33600	WS1:33600	WS2:33600	WS3:33600	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5120000 {40:128000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2048000 {40:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024000 {8:128000,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 469 
avg_icnt2mem_latency = 266 
avg_icnt2sh_latency = 14 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10694 	112300 	55298 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14639 	33211 	56456 	52105 	22789 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44354 	40785 	40089 	32654 	17230 	3741 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=126939 n_nop=126939 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 126939i bk1: 0a 126939i bk2: 0a 126939i bk3: 0a 126939i bk4: 0a 126939i bk5: 0a 126939i bk6: 0a 126939i bk7: 0a 126939i bk8: 0a 126939i bk9: 0a 126939i bk10: 0a 126939i bk11: 0a 126939i bk12: 0a 126939i bk13: 0a 126939i bk14: 0a 126939i bk15: 0a 126939i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 126939 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 126939 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 126939 
n_nop = 126939 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5600, Miss = 2400, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 179200
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.4286
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128000
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=179200
icnt_total_pkts_simt_to_mem=179200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 179200
Req_Network_cycles = 26658
Req_Network_injected_packets_per_cycle =       6.7222 
Req_Network_conflicts_per_cycle =       5.8468
Req_Network_conflicts_per_cycle_util =      15.5676
Req_Bank_Level_Parallism =      17.8985
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      23.8635
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2101

Reply_Network_injected_packets_num = 179200
Reply_Network_cycles = 26658
Reply_Network_injected_packets_per_cycle =        6.7222
Reply_Network_conflicts_per_cycle =        4.9402
Reply_Network_conflicts_per_cycle_util =      12.9621
Reply_Bank_Level_Parallism =      17.6378
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5965
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1400
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 226357 (inst/sec)
gpgpu_simulation_rate = 1403 (cycle/sec)
gpgpu_silicon_slowdown = 523877x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
-kernel name = _Z10add_kernelIdEvPKT_S2_PS0_
-kernel id = 4
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-4.traceg
launching kernel name: _Z10add_kernelIdEvPKT_S2_PS0_ uid: 4
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
thread block = 99,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 9867
gpu_sim_insn = 1433600
gpu_ipc =     145.2924
gpu_tot_sim_cycle = 36525
gpu_tot_sim_insn = 5734400
gpu_tot_ipc =     156.9993
gpu_tot_issued_cta = 400
gpu_occupancy = 56.4586% 
gpu_tot_occupancy = 54.5828% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7835
partiton_level_parallism_total  =       7.0089
partiton_level_parallism_util =      17.4071
partiton_level_parallism_util_total  =      17.7482
L2_BW  =     183.0684 GB/Sec
L2_BW_total  =     164.8493 GB/Sec
gpu_total_sim_rate=212385

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7061
	L1D_cache_core[1]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6476
	L1D_cache_core[2]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7050
	L1D_cache_core[3]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5977
	L1D_cache_core[4]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6696
	L1D_cache_core[5]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6005
	L1D_cache_core[6]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5805
	L1D_cache_core[7]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5905
	L1D_cache_core[8]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6778
	L1D_cache_core[9]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5791
	L1D_cache_core[10]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6021
	L1D_cache_core[11]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5887
	L1D_cache_core[12]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5951
	L1D_cache_core[13]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5811
	L1D_cache_core[14]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6663
	L1D_cache_core[15]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6401
	L1D_cache_core[16]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5970
	L1D_cache_core[17]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5977
	L1D_cache_core[18]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5950
	L1D_cache_core[19]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6343
	L1D_cache_core[20]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5785
	L1D_cache_core[21]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5897
	L1D_cache_core[22]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5816
	L1D_cache_core[23]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6822
	L1D_cache_core[24]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6453
	L1D_cache_core[25]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6662
	L1D_cache_core[26]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6056
	L1D_cache_core[27]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6979
	L1D_cache_core[28]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6732
	L1D_cache_core[29]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5849
	L1D_cache_core[30]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5938
	L1D_cache_core[31]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5817
	L1D_cache_core[32]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5935
	L1D_cache_core[33]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5912
	L1D_cache_core[34]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5738
	L1D_cache_core[35]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5940
	L1D_cache_core[36]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5874
	L1D_cache_core[37]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5828
	L1D_cache_core[38]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5910
	L1D_cache_core[39]: Access = 5888, Miss = 5888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7113
	L1D_cache_core[40]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6557
	L1D_cache_core[41]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5911
	L1D_cache_core[42]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6123
	L1D_cache_core[43]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5911
	L1D_cache_core[44]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6050
	L1D_cache_core[45]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5859
	L1D_cache_core[46]: Access = 5120, Miss = 5120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5751
	L1D_cache_core[47]: Access = 5632, Miss = 5632, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6600
	L1D_total_cache_accesses = 256000
	L1D_total_cache_misses = 256000
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 296336
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.165
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 144679
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 150277
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 131, 
gpgpu_n_tot_thrd_icount = 5734400
gpgpu_n_tot_w_icount = 179200
gpgpu_n_stall_shd_mem = 136675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 102400
gpgpu_n_mem_write_global = 153600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 104675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:530761	W0_Idle:897422	W0_Scoreboard:877821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:179200
single_issue_nums: WS0:44800	WS1:44800	WS2:44800	WS3:44800	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 819200 {8:102400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4096000 {40:102400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1228800 {8:153600,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 475 
avg_icnt2mem_latency = 273 
avg_icnt2sh_latency = 13 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13429 	155966 	85697 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18166 	39963 	79335 	88572 	29964 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	72534 	56503 	54404 	44363 	23652 	4197 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	24 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=173924 n_nop=173924 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 173924i bk1: 0a 173924i bk2: 0a 173924i bk3: 0a 173924i bk4: 0a 173924i bk5: 0a 173924i bk6: 0a 173924i bk7: 0a 173924i bk8: 0a 173924i bk9: 0a 173924i bk10: 0a 173924i bk11: 0a 173924i bk12: 0a 173924i bk13: 0a 173924i bk14: 0a 173924i bk15: 0a 173924i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 173924 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 173924 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 173924 
n_nop = 173924 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 8000, Miss = 2400, Miss_rate = 0.300, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 256000
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.3000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 76800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153600
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=256000
icnt_total_pkts_simt_to_mem=256000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 256000
Req_Network_cycles = 36525
Req_Network_injected_packets_per_cycle =       7.0089 
Req_Network_conflicts_per_cycle =       6.4146
Req_Network_conflicts_per_cycle_util =      16.2432
Req_Bank_Level_Parallism =      17.7482
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      26.2916
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2190

Reply_Network_injected_packets_num = 256000
Reply_Network_cycles = 36525
Reply_Network_injected_packets_per_cycle =        7.0089
Reply_Network_conflicts_per_cycle =        4.8800
Reply_Network_conflicts_per_cycle_util =      12.2218
Reply_Bank_Level_Parallism =      17.5535
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.5132
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1460
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 212385 (inst/sec)
gpgpu_simulation_rate = 1352 (cycle/sec)
gpgpu_silicon_slowdown = 543639x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
-kernel name = _Z12triad_kernelIdEvPT_PKS0_S3_
-kernel id = 5
-grid dim = (100,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-5.traceg
launching kernel name: _Z12triad_kernelIdEvPT_PKS0_S3_ uid: 5
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
thread block = 99,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 9759
gpu_sim_insn = 1433600
gpu_ipc =     146.9003
gpu_tot_sim_cycle = 46284
gpu_tot_sim_insn = 7168000
gpu_tot_ipc =     154.8699
gpu_tot_issued_cta = 500
gpu_occupancy = 56.9253% 
gpu_tot_occupancy = 55.1067% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.8697
partiton_level_parallism_total  =       7.1904
partiton_level_parallism_util =      17.7040
partiton_level_parallism_util_total  =      17.7380
L2_BW  =     185.0944 GB/Sec
L2_BW_total  =     169.1180 GB/Sec
gpu_total_sim_rate=210823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9413
	L1D_cache_core[1]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8011
	L1D_cache_core[2]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8602
	L1D_cache_core[3]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7498
	L1D_cache_core[4]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8307
	L1D_cache_core[5]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8360
	L1D_cache_core[6]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7295
	L1D_cache_core[7]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7379
	L1D_cache_core[8]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8391
	L1D_cache_core[9]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7390
	L1D_cache_core[10]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7687
	L1D_cache_core[11]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7446
	L1D_cache_core[12]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7429
	L1D_cache_core[13]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7352
	L1D_cache_core[14]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8150
	L1D_cache_core[15]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7906
	L1D_cache_core[16]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7451
	L1D_cache_core[17]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7468
	L1D_cache_core[18]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7559
	L1D_cache_core[19]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7833
	L1D_cache_core[20]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7331
	L1D_cache_core[21]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7461
	L1D_cache_core[22]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7391
	L1D_cache_core[23]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8342
	L1D_cache_core[24]: Access = 7936, Miss = 7936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8852
	L1D_cache_core[25]: Access = 8192, Miss = 8192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9022
	L1D_cache_core[26]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7602
	L1D_cache_core[27]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8456
	L1D_cache_core[28]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8377
	L1D_cache_core[29]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7378
	L1D_cache_core[30]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7451
	L1D_cache_core[31]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7381
	L1D_cache_core[32]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7410
	L1D_cache_core[33]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7474
	L1D_cache_core[34]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7296
	L1D_cache_core[35]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7461
	L1D_cache_core[36]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7431
	L1D_cache_core[37]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7467
	L1D_cache_core[38]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7493
	L1D_cache_core[39]: Access = 7424, Miss = 7424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8613
	L1D_cache_core[40]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8146
	L1D_cache_core[41]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7500
	L1D_cache_core[42]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7632
	L1D_cache_core[43]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7490
	L1D_cache_core[44]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7558
	L1D_cache_core[45]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7380
	L1D_cache_core[46]: Access = 6656, Miss = 6656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7334
	L1D_cache_core[47]: Access = 7168, Miss = 7168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8121
	L1D_total_cache_accesses = 332800
	L1D_total_cache_misses = 332800
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 373777
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.192
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 221002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 115200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 44800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 218615
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2387
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152775
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 173, 
gpgpu_n_tot_thrd_icount = 7168000
gpgpu_n_tot_w_icount = 224000
gpgpu_n_stall_shd_mem = 181122
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 153600
gpgpu_n_mem_write_global = 179200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 139522
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:667295	W0_Idle:1067509	W0_Scoreboard:1242296	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:224000
single_issue_nums: WS0:56000	WS1:56000	WS2:56000	WS3:56000	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1228800 {8:153600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7168000 {40:179200,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6144000 {40:153600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1433600 {8:179200,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 479 
avg_icnt2mem_latency = 278 
avg_icnt2sh_latency = 12 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16017 	198095 	117780 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21750 	46549 	101293 	127215 	35993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	104540 	75604 	69414 	52487 	26087 	4321 	347 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	30 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=220396 n_nop=220396 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 220396i bk1: 0a 220396i bk2: 0a 220396i bk3: 0a 220396i bk4: 0a 220396i bk5: 0a 220396i bk6: 0a 220396i bk7: 0a 220396i bk8: 0a 220396i bk9: 0a 220396i bk10: 0a 220396i bk11: 0a 220396i bk12: 0a 220396i bk13: 0a 220396i bk14: 0a 220396i bk15: 0a 220396i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 220396 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 220396 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 220396 
n_nop = 220396 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 10400, Miss = 2400, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 332800
L2_total_cache_misses = 76800
L2_total_cache_miss_rate = 0.2308
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 153600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179200
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=332800
icnt_total_pkts_simt_to_mem=332800
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 332800
Req_Network_cycles = 46284
Req_Network_injected_packets_per_cycle =       7.1904 
Req_Network_conflicts_per_cycle =       6.7364
Req_Network_conflicts_per_cycle_util =      16.6180
Req_Bank_Level_Parallism =      17.7380
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      27.8418
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2247

Reply_Network_injected_packets_num = 332800
Reply_Network_cycles = 46284
Reply_Network_injected_packets_per_cycle =        7.1904
Reply_Network_conflicts_per_cycle =        4.8742
Reply_Network_conflicts_per_cycle_util =      11.9194
Reply_Bank_Level_Parallism =      17.5833
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2985
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1498
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 210823 (inst/sec)
gpgpu_simulation_rate = 1361 (cycle/sec)
gpgpu_silicon_slowdown = 540044x
Processing kernel /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
-kernel name = _Z10dot_kernelIdEvPKT_S2_PS0_i
-kernel id = 6
-grid dim = (256,1,1)
-block dim = (1024,1,1)
-shmem = 8192
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fdbc1000000
-local mem base_addr = 0x00007fdbbf000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_a4000/babelstream/input-arraysize-102400-numtimes-1/results/traces/kernel-6.traceg
launching kernel name: _Z10dot_kernelIdEvPKT_S2_PS0_i uid: 6
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 8,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 9,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 10,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 11,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 12,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 13,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 14,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 15,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 16,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 17,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 18,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 19,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 20,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 21,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 22,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 23,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 24,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 25,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 26,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 27,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 28,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 29,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 30,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 31,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 32,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 33,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 34,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 35,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 36,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 37,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 38,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 39,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 40,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 41,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 42,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 43,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 44,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 45,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 46,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 47,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 48,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 49,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 50,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 51,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 52,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 53,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 54,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 55,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 56,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 57,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 58,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 59,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 60,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 61,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 62,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 63,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 64,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 65,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 66,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 67,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 68,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 69,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 70,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 71,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 72,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 73,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 74,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 75,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 76,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 77,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 78,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 79,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 80,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 81,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 82,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 83,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 84,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 85,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 86,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 87,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 88,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 89,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 90,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 91,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 92,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 93,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 94,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 95,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 96,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 97,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 98,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 99,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 100,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 101,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 102,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 103,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 104,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 105,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 106,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 107,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 108,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 109,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 110,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 111,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 112,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 113,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 114,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 115,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 116,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 117,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 118,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 119,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 120,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 121,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 122,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 123,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 124,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 125,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 126,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 127,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 128,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 129,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 130,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 131,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 132,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 133,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 134,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 135,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 136,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 137,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 138,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 139,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 140,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 141,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 142,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 143,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 144,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 145,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 146,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 147,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 148,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 149,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 150,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 151,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 152,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 153,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 154,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 155,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 156,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 157,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 158,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 159,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 160,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 161,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 162,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 163,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 164,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 165,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 166,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 167,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 168,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 169,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 170,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 171,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 172,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 173,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 174,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 175,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 176,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 177,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 178,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 179,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 180,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 181,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 182,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 183,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 184,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 185,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 186,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 187,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 188,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 189,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 190,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 191,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 192,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 193,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 194,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 195,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 196,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 197,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 198,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 199,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 200,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 201,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 202,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 203,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 204,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 205,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 206,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 207,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 208,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 209,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 210,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 211,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 212,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 213,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 214,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 215,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 216,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 217,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 218,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 219,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 220,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 221,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 222,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 223,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 224,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 225,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 226,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 227,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 228,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 229,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 230,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 231,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 232,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 233,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 234,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 235,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 236,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 237,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 238,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 239,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 240,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 241,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 242,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 243,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 244,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 245,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 246,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 247,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 248,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 249,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 250,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 251,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 252,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 253,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 254,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
thread block = 255,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 48215
gpu_sim_insn = 27705088
gpu_ipc =     574.6155
gpu_tot_sim_cycle = 94499
gpu_tot_sim_insn = 34873088
gpu_tot_ipc =     369.0313
gpu_tot_issued_cta = 756
gpu_occupancy = 64.3679% 
gpu_tot_occupancy = 61.5787% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0672
partiton_level_parallism_total  =       4.0662
partiton_level_parallism_util =      16.5987
partiton_level_parallism_util_total  =      17.5764
L2_BW  =      25.1010 GB/Sec
L2_BW_total  =      95.6381 GB/Sec
gpu_total_sim_rate=405501

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9221, Miss = 9221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10837
	L1D_cache_core[1]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9477
	L1D_cache_core[2]: Access = 8965, Miss = 8965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10753
	L1D_cache_core[3]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8960
	L1D_cache_core[4]: Access = 8965, Miss = 8965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10454
	L1D_cache_core[5]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9806
	L1D_cache_core[6]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8715
	L1D_cache_core[7]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8949
	L1D_cache_core[8]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9815
	L1D_cache_core[9]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8858
	L1D_cache_core[10]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9184
	L1D_cache_core[11]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8866
	L1D_cache_core[12]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8875
	L1D_cache_core[13]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8794
	L1D_cache_core[14]: Access = 8709, Miss = 8709, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10297
	L1D_cache_core[15]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9443
	L1D_cache_core[16]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8905
	L1D_cache_core[17]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8888
	L1D_cache_core[18]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9049
	L1D_cache_core[19]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9253
	L1D_cache_core[20]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8751
	L1D_cache_core[21]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9662
	L1D_cache_core[22]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8845
	L1D_cache_core[23]: Access = 8454, Miss = 8454, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9808
	L1D_cache_core[24]: Access = 8965, Miss = 8965, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10251
	L1D_cache_core[25]: Access = 9221, Miss = 9221, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10461
	L1D_cache_core[26]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9139
	L1D_cache_core[27]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9958
	L1D_cache_core[28]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9801
	L1D_cache_core[29]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8818
	L1D_cache_core[30]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8888
	L1D_cache_core[31]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8849
	L1D_cache_core[32]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8820
	L1D_cache_core[33]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9021
	L1D_cache_core[34]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8716
	L1D_cache_core[35]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8885
	L1D_cache_core[36]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8893
	L1D_cache_core[37]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8887
	L1D_cache_core[38]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8917
	L1D_cache_core[39]: Access = 8453, Miss = 8453, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10297
	L1D_cache_core[40]: Access = 8197, Miss = 8197, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9582
	L1D_cache_core[41]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9034
	L1D_cache_core[42]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9094
	L1D_cache_core[43]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8940
	L1D_cache_core[44]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9030
	L1D_cache_core[45]: Access = 7686, Miss = 7686, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8816
	L1D_cache_core[46]: Access = 7685, Miss = 7685, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8759
	L1D_cache_core[47]: Access = 8198, Miss = 8198, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9575
	L1D_total_cache_accesses = 384256
	L1D_total_cache_misses = 384256
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 446675
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.077
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 152775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 134400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 290218
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3682
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 152775
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
966, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 941, 
gpgpu_n_tot_thrd_icount = 47439872
gpgpu_n_tot_w_icount = 1482496
gpgpu_n_stall_shd_mem = 252833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 204800
gpgpu_n_mem_write_global = 179456
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 169633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4899972	W0_Idle:1266699	W0_Scoreboard:3362333	W1:2560	W2:1280	W3:0	W4:1280	W5:0	W6:0	W7:0	W8:1280	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1280	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:256	W32:1088256
single_issue_nums: WS0:371584	WS1:370304	WS2:370304	WS3:370304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1638400 {8:204800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7178240 {40:179456,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8192000 {40:204800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1435648 {8:179456,}
maxmflatency = 1193 
max_icnt2mem_latency = 875 
maxmrqlatency = 0 
max_icnt2sh_latency = 214 
averagemflatency = 481 
avg_icnt2mem_latency = 279 
avg_icnt2sh_latency = 13 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18574 	223529 	141245 	908 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25110 	52470 	114778 	150881 	41017 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	113548 	84943 	80620 	62776 	34693 	6975 	701 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	36 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1033      1034      1045      1056      1077      1103      1072      1062      1057      1043      1054      1045      1105      1117      1072      1063
dram[1]:       1059      1069      1052      1073      1178      1193      1066      1080      1042      1063      1043      1052      1158      1182      1067      1063
dram[2]:       1022      1017      1056      1030      1094      1073      1105      1057      1078      1032      1085      1035      1111      1079      1106      1056
dram[3]:       1033      1036      1052      1045      1109      1121      1037      1070      1062      1062      1057      1056      1133      1155      1066      1098
dram[4]:       1025      1044      1050      1051      1063      1078      1076      1065      1048      1037      1050      1053      1068      1096      1041      1032
dram[5]:       1036      1019      1061      1054      1116      1082      1080      1084      1044      1040      1060      1065      1128      1091      1056      1058
dram[6]:       1019      1021      1049      1034      1115      1081      1060      1062      1056      1038      1059      1041      1117      1084      1031      1024
dram[7]:       1018      1033      1073      1069      1182      1184      1028      1034      1036      1058      1042      1044      1164      1166      1023      1025
dram[8]:       1004      1003      1030      1032      1060      1062      1066      1048      1028      1024      1039      1034      1050      1052      1073      1066
dram[9]:       1012       999      1032      1025      1065      1067      1080      1062      1031      1025      1042      1034      1067      1065      1066      1070
dram[10]:       1021      1023      1031      1052      1081      1101      1057      1078      1014      1046      1039      1061      1076      1099      1038      1045
dram[11]:        999      1001      1034      1039      1150      1152      1056      1066      1027      1033      1021      1023      1117      1168      1038      1040
dram[12]:       1008      1033      1022      1044      1060      1083      1057      1059      1021      1027      1030      1045      1057      1065      1038      1057
dram[13]:       1030      1039      1032      1041      1135      1066      1065      1067      1035      1048      1034      1036      1135      1065      1066      1063
dram[14]:       1015      1011      1039      1043      1095      1124      1061      1066       989       993      1033      1036      1099      1127      1069      1065
dram[15]:       1040      1035      1047      1059      1061      1088      1074      1056      1046      1019      1038      1028      1065      1078      1073      1061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=449991 n_nop=449991 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 449991i bk1: 0a 449991i bk2: 0a 449991i bk3: 0a 449991i bk4: 0a 449991i bk5: 0a 449991i bk6: 0a 449991i bk7: 0a 449991i bk8: 0a 449991i bk9: 0a 449991i bk10: 0a 449991i bk11: 0a 449991i bk12: 0a 449991i bk13: 0a 449991i bk14: 0a 449991i bk15: 0a 449991i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 449991 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 449991 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 449991 
n_nop = 449991 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12016, Miss = 2404, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12000, Miss = 2400, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 384256
L2_total_cache_misses = 76864
L2_total_cache_miss_rate = 0.2000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102592
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 57648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 179456
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=384256
icnt_total_pkts_simt_to_mem=384256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 384256
Req_Network_cycles = 94499
Req_Network_injected_packets_per_cycle =       4.0662 
Req_Network_conflicts_per_cycle =       3.7263
Req_Network_conflicts_per_cycle_util =      16.1069
Req_Bank_Level_Parallism =      17.5764
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      15.7153
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1271

Reply_Network_injected_packets_num = 384256
Reply_Network_cycles = 94499
Reply_Network_injected_packets_per_cycle =        4.0662
Reply_Network_conflicts_per_cycle =        2.7994
Reply_Network_conflicts_per_cycle_util =      11.9382
Reply_Bank_Level_Parallism =      17.3409
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.4521
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0847
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 405501 (inst/sec)
gpgpu_simulation_rate = 1098 (cycle/sec)
gpgpu_silicon_slowdown = 669398x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
