{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568014564143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568014564150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 01:36:04 2019 " "Processing started: Mon Sep 09 01:36:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568014564150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014564150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014564150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568014564934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568014564934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_FLIP_FLOP_D " "Found entity 1: testebench_FLIP_FLOP_D" {  } { { "testbench_FLIP_FLOP_D.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_FLIP_FLOP_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_D " "Found entity 1: FLIP_FLOP_D" {  } { { "FLIP_FLOP_D.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/FLIP_FLOP_D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR " "Found entity 1: SUBTRACTOR" {  } { { "SUBTRACTOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SUBTRACTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_XOR " "Found entity 1: testebench_GATE_XOR" {  } { { "testbench_GATE_XOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_OR " "Found entity 1: testebench_GATE_OR" {  } { { "testbench_GATE_OR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_GATE_NOT " "Found entity 1: testebench_GATE_NOT" {  } { { "testbench_GATE_NOT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_XOR " "Found entity 1: GATE_XOR" {  } { { "GATE_XOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_OR " "Found entity 1: GATE_OR" {  } { { "GATE_OR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_NOT " "Found entity 1: GATE_NOT" {  } { { "GATE_NOT.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "GATE_AND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LEFT_LOGIC " "Found entity 1: SHIFT_LEFT_LOGIC" {  } { { "SHIFT_LEFT_LOGIC.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_left_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_left_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_LEFT_LOGIC " "Found entity 1: testbench_SHIFT_LEFT_LOGIC" {  } { { "testbench_SHIFT_LEFT_LOGIC.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_LEFT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ALU " "Found entity 1: testbench_ALU" {  } { { "testbench_ALU.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gate_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gate_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_GATE_AND " "Found entity 1: testbench_GATE_AND" {  } { { "testbench_GATE_AND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_GATE_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_half.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_half.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_HALF " "Found entity 1: ADDER_HALF" {  } { { "ADDER_HALF.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_HALF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_FULL " "Found entity 1: ADDER_FULL" {  } { { "ADDER_FULL.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/ADDER_FULL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_adder_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_adder_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_ADDER_FULL " "Found entity 1: testebench_ADDER_FULL" {  } { { "testbench_ADDER_FULL.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_ADDER_FULL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SUBTRACTOR " "Found entity 1: testbench_SUBTRACTOR" {  } { { "testbench_SUBTRACTOR.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SUBTRACTOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014575997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014575997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GATE_NAND " "Found entity 1: GATE_NAND" {  } { { "GATE_NAND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014576005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014576005 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1568014576011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014576012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014576012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_RIGHT_LOGIC " "Found entity 1: SHIFT_RIGHT_LOGIC" {  } { { "SHIFT_RIGHT_LOGIC.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_RIGHT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014576018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014576018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_shift_right_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_shift_right_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_SHIFT_RIGHT_LOGIC " "Found entity 1: testbench_SHIFT_RIGHT_LOGIC" {  } { { "testbench_SHIFT_RIGHT_LOGIC.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_SHIFT_RIGHT_LOGIC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014576028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014576028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testebench_MUX " "Found entity 1: testebench_MUX" {  } { { "testbench_MUX.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/testbench_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568014576036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014576036 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AND_OUT GATE_NAND.sv(8) " "Verilog HDL Implicit Net warning at GATE_NAND.sv(8): created implicit net for \"AND_OUT\"" {  } { { "GATE_NAND.sv" "" { Text "C:/intelFPGA_lite/18.1/ALU/GATE_NAND.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568014576105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT_LEFT_LOGIC SHIFT_LEFT_LOGIC:sll " "Elaborating entity \"SHIFT_LEFT_LOGIC\" for hierarchy \"SHIFT_LEFT_LOGIC:sll\"" {  } { { "ALU.sv" "sll" { Text "C:/intelFPGA_lite/18.1/ALU/ALU.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f " "Elaborating entity \"MUX\" for hierarchy \"SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\"" {  } { { "SHIFT_LEFT_LOGIC.sv" "generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f" { Text "C:/intelFPGA_lite/18.1/ALU/SHIFT_LEFT_LOGIC.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_NOT:NOT " "Elaborating entity \"GATE_NOT\" for hierarchy \"SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_NOT:NOT\"" {  } { { "MUX.sv" "NOT" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_AND:AND_A " "Elaborating entity \"GATE_AND\" for hierarchy \"SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_AND:AND_A\"" {  } { { "MUX.sv" "AND_A" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_OR:OR " "Elaborating entity \"GATE_OR\" for hierarchy \"SHIFT_LEFT_LOGIC:sll\|MUX:generate_shift_right_logic\[4\].generate_muxes_srl\[4\].f\|GATE_OR:OR\"" {  } { { "MUX.sv" "OR" { Text "C:/intelFPGA_lite/18.1/ALU/MUX.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014576166 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568014577050 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568014577183 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568014577641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568014577641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568014577727 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568014577727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568014577727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568014577727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568014577831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 01:36:17 2019 " "Processing ended: Mon Sep 09 01:36:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568014577831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568014577831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568014577831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568014577831 ""}
