Analysis & Synthesis report for IP_UART_ET_TELEMETRE_US
Sun May 06 21:50:05 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ReferenceDesign|FSM_SERIAL_TX:C3|PS
  9. State Machine - |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_ECHO:C5|PS
 10. State Machine - |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_TRIGGER:C4|PS
 11. State Machine - |ReferenceDesign|UART_Emission:C1|FSM_Emission:C2|PS
 12. State Machine - |ReferenceDesign|UART_Reception:C0|FSM_Reception:C2|PS
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0
 19. Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2
 22. Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1
 23. Port Connectivity Checks: "UART_Reception:C0"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 06 21:50:05 2018           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; IP_UART_ET_TELEMETRE_US                         ;
; Top-level Entity Name              ; ReferenceDesign                                 ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,399                                           ;
;     Total combinational functions  ; 1,397                                           ;
;     Dedicated logic registers      ; 161                                             ;
; Total registers                    ; 161                                             ;
; Total pins                         ; 35                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                     ; Setting            ; Default Value           ;
+----------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                     ; EP2C35F672C6       ;                         ;
; Top-level entity name                                                      ; ReferenceDesign    ; IP_UART_ET_TELEMETRE_US ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX           ;
; Use smart compilation                                                      ; Off                ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                      ;
; Enable compact report table                                                ; Off                ; Off                     ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                    ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                     ;
; Preserve fewer node names                                                  ; On                 ; On                      ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                     ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                   ; Auto               ; Auto                    ;
; Safe State Machine                                                         ; Off                ; Off                     ;
; Extract Verilog State Machines                                             ; On                 ; On                      ;
; Extract VHDL State Machines                                                ; On                 ; On                      ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                      ;
; Parallel Synthesis                                                         ; On                 ; On                      ;
; DSP Block Balancing                                                        ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                         ; On                 ; On                      ;
; Power-Up Don't Care                                                        ; On                 ; On                      ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                     ;
; Remove Duplicate Registers                                                 ; On                 ; On                      ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                        ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                     ;
; Optimization Technique                                                     ; Balanced           ; Balanced                ;
; Carry Chain Length                                                         ; 70                 ; 70                      ;
; Auto Carry Chains                                                          ; On                 ; On                      ;
; Auto Open-Drain Pins                                                       ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                     ;
; Auto ROM Replacement                                                       ; On                 ; On                      ;
; Auto RAM Replacement                                                       ; On                 ; On                      ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                              ; On                 ; On                      ;
; Strict RAM Replacement                                                     ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                          ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                      ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                     ;
; Report Parameter Settings                                                  ; On                 ; On                      ;
; Report Source Assignments                                                  ; On                 ; On                      ;
; Report Connectivity Checks                                                 ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                     ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                       ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation      ;
; HDL message level                                                          ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                     ;
; Clock MUX Protection                                                       ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                     ;
; Block Design Naming                                                        ; Auto               ; Auto                    ;
; SDC constraint protection                                                  ; Off                ; Off                     ;
; Synthesis Effort                                                           ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                      ;
; Synthesis Seed                                                             ; 1                  ; 1                       ;
+----------------------------------------------------------------------------+--------------------+-------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ../Src/ReferenceDesign/FSM_Serial_Tx.vhd         ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/FSM_Serial_Tx.vhd         ;         ;
; ../Src/ReferenceDesign/CounterMod6.vhd           ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/CounterMod6.vhd           ;         ;
; ../Src/ReferenceDesign/ReferenceDesign.vhd       ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/ReferenceDesign/ReferenceDesign.vhd       ;         ;
; ../Src/TelemetreUs/Telemetre_Ultrason.vhdl       ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Telemetre_Ultrason.vhdl       ;         ;
; ../Src/TelemetreUs/PIPO_Register.vhd             ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/PIPO_Register.vhd             ;         ;
; ../Src/TelemetreUs/FSM_Trigger.VHDL              ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Trigger.VHDL              ;         ;
; ../Src/TelemetreUs/FSM_Echo.VHDL                 ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FSM_Echo.VHDL                 ;         ;
; ../Src/TelemetreUs/FrequencyDivider_Trigger.VHDL ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Trigger.VHDL ;         ;
; ../Src/TelemetreUs/FrequencyDivider_Timeout.vhdl ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Timeout.vhdl ;         ;
; ../Src/TelemetreUs/FrequencyDivider_Echo.VHDL    ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/FrequencyDivider_Echo.VHDL    ;         ;
; ../Src/TelemetreUs/DistanceCounter.vhdl          ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/DistanceCounter.vhdl          ;         ;
; ../Src/TelemetreUs/Display7Seg.vhdl              ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Display7Seg.vhdl              ;         ;
; ../Src/TelemetreUs/Decoder7Seg.vhd               ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/TelemetreUs/Decoder7Seg.vhd               ;         ;
; ../Src/IP_UART/UART_Reception.vhd                ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Reception.vhd                ;         ;
; ../Src/IP_UART/UART_Emission.vhd                 ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/UART_Emission.vhd                 ;         ;
; ../Src/IP_UART/Register_Tx10bits.vhd             ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Tx10bits.vhd             ;         ;
; ../Src/IP_UART/Register_Rx8bits.vhd              ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/Register_Rx8bits.vhd              ;         ;
; ../Src/IP_UART/FSM_Reception.VHD                 ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Reception.VHD                 ;         ;
; ../Src/IP_UART/FSM_Emission.VHD                  ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FSM_Emission.VHD                  ;         ;
; ../Src/IP_UART/FDiv_Reception.vhd                ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Reception.vhd                ;         ;
; ../Src/IP_UART/FDiv_Emission.vhd                 ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/FDiv_Emission.vhd                 ;         ;
; ../Src/IP_UART/CounterMod19.vhd                  ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod19.vhd                  ;         ;
; ../Src/IP_UART/CounterMod12.vhd                  ; yes             ; User VHDL File               ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Src/IP_UART/CounterMod12.vhd                  ;         ;
; lpm_divide.tdf                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                               ;         ;
; abs_divider.inc                                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                              ;         ;
; sign_div_unsign.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                          ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                               ;         ;
; db/lpm_divide_48m.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_48m.tdf                     ;         ;
; db/sign_div_unsign_bnh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_bnh.tdf                ;         ;
; db/alt_u_div_o5f.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_o5f.tdf                      ;         ;
; db/add_sub_lkc.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/add_sub_lkc.tdf                        ;         ;
; db/add_sub_mkc.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/add_sub_mkc.tdf                        ;         ;
; db/lpm_divide_fem.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_fem.tdf                     ;         ;
; db/sign_div_unsign_plh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_plh.tdf                ;         ;
; db/alt_u_div_k2f.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_k2f.tdf                      ;         ;
; db/lpm_divide_iem.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/lpm_divide_iem.tdf                     ;         ;
; db/sign_div_unsign_slh.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/sign_div_unsign_slh.tdf                ;         ;
; db/alt_u_div_q2f.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/inconnu/Desktop/Polytech_Cours_Projets_TDs_DMS/S2_ProjetVHDL/ProjetVHDL/Fit/db/alt_u_div_q2f.tdf                      ;         ;
+--------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,399 ;
;                                             ;       ;
; Total combinational functions               ; 1397  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 386   ;
;     -- 3 input functions                    ; 383   ;
;     -- <=2 input functions                  ; 628   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 973   ;
;     -- arithmetic mode                      ; 424   ;
;                                             ;       ;
; Total registers                             ; 161   ;
;     -- Dedicated logic registers            ; 161   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 35    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; Clk   ;
; Maximum fan-out                             ; 161   ;
; Total fan-out                               ; 4341  ;
; Average fan-out                             ; 2.73  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ReferenceDesign                             ; 1397 (4)          ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 35   ; 0            ; |ReferenceDesign                                                                                                                                      ; work         ;
;    |FSM_SERIAL_TX:C3|                        ; 52 (46)           ; 8 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|FSM_SERIAL_TX:C3                                                                                                                     ; work         ;
;       |CounterMod6:C1|                       ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|FSM_SERIAL_TX:C3|CounterMod6:C1                                                                                                      ; work         ;
;    |TELEMETRE_ULTRASON:C2|                   ; 1250 (0)          ; 84 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2                                                                                                                ; work         ;
;       |Display7Seg:C7|                       ; 1146 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7                                                                                                 ; work         ;
;          |Decoder7Seg:C0|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|Decoder7Seg:C0                                                                                  ; work         ;
;          |Decoder7Seg:C1|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|Decoder7Seg:C1                                                                                  ; work         ;
;          |Decoder7Seg:C2|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|Decoder7Seg:C2                                                                                  ; work         ;
;          |lpm_divide:Div0|                   ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_fem:auto_generated|  ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_plh:divider| ; 147 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                   |alt_u_div_k2f:divider|    ; 147 (147)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider ; work         ;
;          |lpm_divide:Div1|                   ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_iem:auto_generated|  ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1|lpm_divide_iem:auto_generated                                                   ; work         ;
;                |sign_div_unsign_slh:divider| ; 187 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider                       ; work         ;
;                   |alt_u_div_q2f:divider|    ; 187 (187)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1|lpm_divide_iem:auto_generated|sign_div_unsign_slh:divider|alt_u_div_q2f:divider ; work         ;
;          |lpm_divide:Mod0|                   ; 315 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_48m:auto_generated|  ; 315 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0|lpm_divide_48m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bnh:divider| ; 315 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                   |alt_u_div_o5f:divider|    ; 315 (315)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider ; work         ;
;          |lpm_divide:Mod1|                   ; 260 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1                                                                                 ; work         ;
;             |lpm_divide_48m:auto_generated|  ; 260 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1|lpm_divide_48m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bnh:divider| ; 260 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                   |alt_u_div_o5f:divider|    ; 260 (260)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider ; work         ;
;          |lpm_divide:Mod2|                   ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2                                                                                 ; work         ;
;             |lpm_divide_48m:auto_generated|  ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2|lpm_divide_48m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_bnh:divider| ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                   |alt_u_div_o5f:divider|    ; 216 (216)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider ; work         ;
;       |DistanceCounter:C8|                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|DistanceCounter:C8                                                                                             ; work         ;
;       |FDiv_Echo:C2|                         ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Echo:C2                                                                                                   ; work         ;
;       |FDiv_Timeout:C3|                      ; 31 (31)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Timeout:C3                                                                                                ; work         ;
;       |FDiv_Trigger:C1|                      ; 16 (16)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Trigger:C1                                                                                                ; work         ;
;       |FSM_ECHO:C5|                          ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_ECHO:C5                                                                                                    ; work         ;
;       |FSM_TRIGGER:C4|                       ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_TRIGGER:C4                                                                                                 ; work         ;
;       |PIPO_Register:C6|                     ; 16 (16)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|PIPO_Register:C6                                                                                               ; work         ;
;    |UART_Emission:C1|                        ; 45 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Emission:C1                                                                                                                     ; work         ;
;       |CounterMod12:C1|                      ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Emission:C1|CounterMod12:C1                                                                                                     ; work         ;
;       |FDiv_Emission:C0|                     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Emission:C1|FDiv_Emission:C0                                                                                                    ; work         ;
;       |FSM_Emission:C2|                      ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Emission:C1|FSM_Emission:C2                                                                                                     ; work         ;
;       |Register_Tx10Bits:C3|                 ; 12 (12)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Emission:C1|Register_Tx10Bits:C3                                                                                                ; work         ;
;    |UART_Reception:C0|                       ; 46 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Reception:C0                                                                                                                    ; work         ;
;       |CounterMod19:C1|                      ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Reception:C0|CounterMod19:C1                                                                                                    ; work         ;
;       |FDiv_Reception:C0|                    ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Reception:C0|FDiv_Reception:C0                                                                                                  ; work         ;
;       |FSM_Reception:C2|                     ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Reception:C0|FSM_Reception:C2                                                                                                   ; work         ;
;       |Register_Rx8Bits:C3|                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ReferenceDesign|UART_Reception:C0|Register_Rx8Bits:C3                                                                                                ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |ReferenceDesign|FSM_SERIAL_TX:C3|PS      ;
+-------------+-----------+---------+-------------+---------+
; Name        ; PS.Finish ; PS.Hold ; PS.Transfer ; PS.Idle ;
+-------------+-----------+---------+-------------+---------+
; PS.Idle     ; 0         ; 0       ; 0           ; 0       ;
; PS.Transfer ; 0         ; 0       ; 1           ; 1       ;
; PS.Hold     ; 0         ; 1       ; 0           ; 1       ;
; PS.Finish   ; 1         ; 0       ; 0           ; 1       ;
+-------------+-----------+---------+-------------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_ECHO:C5|PS ;
+------------+-----------+------------+------------+--------------------+
; Name       ; PS.FINISH ; PS.TIMEOUT ; PS.MEASURE ; PS.IDLE            ;
+------------+-----------+------------+------------+--------------------+
; PS.IDLE    ; 0         ; 0          ; 0          ; 0                  ;
; PS.MEASURE ; 0         ; 0          ; 1          ; 1                  ;
; PS.TIMEOUT ; 0         ; 1          ; 0          ; 1                  ;
; PS.FINISH  ; 1         ; 0          ; 0          ; 1                  ;
+------------+-----------+------------+------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |ReferenceDesign|TELEMETRE_ULTRASON:C2|FSM_TRIGGER:C4|PS ;
+-----------+-----------+---------+----------------------------------------+
; Name      ; PS.Finish ; PS.Send ; PS.Idle                                ;
+-----------+-----------+---------+----------------------------------------+
; PS.Idle   ; 0         ; 0       ; 0                                      ;
; PS.Send   ; 0         ; 1       ; 1                                      ;
; PS.Finish ; 1         ; 0       ; 1                                      ;
+-----------+-----------+---------+----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |ReferenceDesign|UART_Emission:C1|FSM_Emission:C2|PS ;
+-------------+-----------+-------------+----------+-------------------+
; Name        ; PS.Finish ; PS.Transfer ; PS.Start ; PS.Idle           ;
+-------------+-----------+-------------+----------+-------------------+
; PS.Idle     ; 0         ; 0           ; 0        ; 0                 ;
; PS.Start    ; 0         ; 0           ; 1        ; 1                 ;
; PS.Transfer ; 0         ; 1           ; 0        ; 1                 ;
; PS.Finish   ; 1         ; 0           ; 0        ; 1                 ;
+-------------+-----------+-------------+----------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |ReferenceDesign|UART_Reception:C0|FSM_Reception:C2|PS ;
+-------------+-----------+-------------+---------+----------+-----------+
; Name        ; PS.Finish ; PS.Transfer ; PS.Skip ; PS.Start ; PS.Idle   ;
+-------------+-----------+-------------+---------+----------+-----------+
; PS.Idle     ; 0         ; 0           ; 0       ; 0        ; 0         ;
; PS.Start    ; 0         ; 0           ; 0       ; 1        ; 1         ;
; PS.Skip     ; 0         ; 0           ; 1       ; 0        ; 1         ;
; PS.Transfer ; 0         ; 1           ; 0       ; 0        ; 1         ;
; PS.Finish   ; 1         ; 0           ; 0       ; 0        ; 1         ;
+-------------+-----------+-------------+---------+----------+-----------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+-----------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal           ; Free of Timing Hazards ;
+-----------------------------------------------------+-------------------------------+------------------------+
; FSM_SERIAL_TX:C3|Data_Out[0]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[1]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[0]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|FS.Transfer_310                    ; FSM_SERIAL_TX:C3|Selector5    ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[2]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[1]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|FS.Idle_322                        ; FSM_SERIAL_TX:C3|Selector5    ; yes                    ;
; FSM_SERIAL_TX:C3|FS.Finish_286                      ; FSM_SERIAL_TX:C3|Selector5    ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[3]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[2]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|FS.Hold_298                        ; FSM_SERIAL_TX:C3|Selector5    ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[4]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[3]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[5]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[4]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|Data_Out[6]                        ; FSM_SERIAL_TX:C3|Data_Out     ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[5]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; FSM_SERIAL_TX:C3|TxData_In[6]                       ; FSM_SERIAL_TX:C3|TxData_In[0] ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                               ;                        ;
+-----------------------------------------------------+-------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[9] ; Stuck at VCC due to stuck port data_in ;
; TELEMETRE_ULTRASON:C2|FSM_TRIGGER:C4|PS.Finish         ; Lost fanout                            ;
; Total Number of Removed Registers = 2                  ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 161   ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------+
; Inverted Register Statistics                                     ;
+--------------------------------------------------------+---------+
; Inverted Register                                      ; Fan out ;
+--------------------------------------------------------+---------+
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[0] ; 2       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[1] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[2] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[3] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[4] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[5] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[6] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[7] ; 1       ;
; UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[8] ; 1       ;
; Total number of inverted registers = 9                 ;         ;
+--------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|PIPO_Register:C6|Data_Internal[1] ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Timeout:C3|Count[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ReferenceDesign|UART_Reception:C0|Register_Rx8Bits:C3|Data_Internal[6]  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Trigger:C1|Count[8]          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ReferenceDesign|UART_Emission:C1|FDiv_Emission:C0|Count[12]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |ReferenceDesign|UART_Reception:C0|FDiv_Reception:C0|Count[4]            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ReferenceDesign|TELEMETRE_ULTRASON:C2|FDiv_Echo:C2|Count[2]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ReferenceDesign|UART_Emission:C1|CounterMod12:C1|Count_Internal[1]      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ReferenceDesign|UART_Reception:C0|CounterMod19:C1|Count_Internal[4]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ReferenceDesign|FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[1]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ReferenceDesign|UART_Emission:C1|Register_Tx10Bits:C3|Data_Internal[4]  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ReferenceDesign|FSM_SERIAL_TX:C3|Mux2                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 15             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_48m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 15             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_48m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 15             ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_48m ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                        ;
+------------------------+----------------+-------------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                     ;
; CBXI_PARAMETER         ; lpm_divide_iem ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                              ;
+------------------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Reception:C0"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rxend ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 06 21:49:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IP_UART_ET_TELEMETRE_US -c IP_UART_ET_TELEMETRE_US
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/fsm_serial_tx.vhd
    Info (12022): Found design unit 1: FSM_SERIAL_TX-Stuctural
    Info (12023): Found entity 1: FSM_SERIAL_TX
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/countermod6.vhd
    Info (12022): Found design unit 1: CounterMod6-behavioral
    Info (12023): Found entity 1: CounterMod6
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/referencedesign/referencedesign.vhd
    Info (12022): Found design unit 1: ReferenceDesign-Stuctural
    Info (12023): Found entity 1: ReferenceDesign
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/telemetre_ultrason.vhdl
    Info (12022): Found design unit 1: TELEMETRE_ULTRASON-Stuctural
    Info (12023): Found entity 1: TELEMETRE_ULTRASON
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/pipo_register.vhd
    Info (12022): Found design unit 1: PIPO_Register-behav
    Info (12023): Found entity 1: PIPO_Register
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_trigger.vhdl
    Info (12022): Found design unit 1: FSM_TRIGGER-Stuctural
    Info (12023): Found entity 1: FSM_TRIGGER
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/fsm_echo.vhdl
    Info (12022): Found design unit 1: FSM_ECHO-Stuctural
    Info (12023): Found entity 1: FSM_ECHO
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_trigger.vhdl
    Info (12022): Found design unit 1: FDiv_Trigger-behavioral
    Info (12023): Found entity 1: FDiv_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_timeout.vhdl
    Info (12022): Found design unit 1: FDiv_Timeout-behavioral
    Info (12023): Found entity 1: FDiv_Timeout
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/frequencydivider_echo.vhdl
    Info (12022): Found design unit 1: FDiv_Echo-behavioral
    Info (12023): Found entity 1: FDiv_Echo
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/distancecounter.vhdl
    Info (12022): Found design unit 1: DistanceCounter-behavioral
    Info (12023): Found entity 1: DistanceCounter
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/display7seg.vhdl
    Info (12022): Found design unit 1: Display7Seg-Structural
    Info (12023): Found entity 1: Display7Seg
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/telemetreus/decoder7seg.vhd
    Info (12022): Found design unit 1: Decoder7Seg-behavioral
    Info (12023): Found entity 1: Decoder7Seg
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_reception.vhd
    Info (12022): Found design unit 1: UART_Reception-STRUCTURAL
    Info (12023): Found entity 1: UART_Reception
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/uart_emission.vhd
    Info (12022): Found design unit 1: UART_Emission-STRUCTURAL
    Info (12023): Found entity 1: UART_Emission
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_tx10bits.vhd
    Info (12022): Found design unit 1: Register_Tx10Bits-behavioral
    Info (12023): Found entity 1: Register_Tx10Bits
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/register_rx8bits.vhd
    Info (12022): Found design unit 1: Register_Rx8Bits-behavioral
    Info (12023): Found entity 1: Register_Rx8Bits
Warning (12019): Can't analyze file -- file ../Src/IP_UART/HexDecoder7Seg.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_reception.vhd
    Info (12022): Found design unit 1: FSM_Reception-structural
    Info (12023): Found entity 1: FSM_Reception
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fsm_emission.vhd
    Info (12022): Found design unit 1: FSM_Emission-structural
    Info (12023): Found entity 1: FSM_Emission
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_reception.vhd
    Info (12022): Found design unit 1: FDiv_Reception-behavioral
    Info (12023): Found entity 1: FDiv_Reception
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/fdiv_emission.vhd
    Info (12022): Found design unit 1: FDiv_Emission-behavioral
    Info (12023): Found entity 1: FDiv_Emission
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod19.vhd
    Info (12022): Found design unit 1: CounterMod19-behavioral
    Info (12023): Found entity 1: CounterMod19
Info (12021): Found 2 design units, including 1 entities, in source file /users/inconnu/desktop/polytech_cours_projets_tds_dms/s2_projetvhdl/projetvhdl/src/ip_uart/countermod12.vhd
    Info (12022): Found design unit 1: CounterMod12-behavioral
    Info (12023): Found entity 1: CounterMod12
Info (12127): Elaborating entity "ReferenceDesign" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ReferenceDesign.vhd(99): object "SIGNAL_OBSOLETE1" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "Digit1[7..4]" at ReferenceDesign.vhd(107)
Warning (10873): Using initial value X (don't care) for net "Digit2[7..4]" at ReferenceDesign.vhd(108)
Warning (10873): Using initial value X (don't care) for net "Digit3[7..4]" at ReferenceDesign.vhd(109)
Info (12128): Elaborating entity "UART_Reception" for hierarchy "UART_Reception:C0"
Warning (10036): Verilog HDL or VHDL warning at UART_Reception.vhd(91): object "UData_Internal" assigned a value but never read
Info (12128): Elaborating entity "FDiv_Reception" for hierarchy "UART_Reception:C0|FDiv_Reception:C0"
Info (12128): Elaborating entity "CounterMod19" for hierarchy "UART_Reception:C0|CounterMod19:C1"
Info (12128): Elaborating entity "FSM_Reception" for hierarchy "UART_Reception:C0|FSM_Reception:C2"
Info (12128): Elaborating entity "Register_Rx8Bits" for hierarchy "UART_Reception:C0|Register_Rx8Bits:C3"
Info (12128): Elaborating entity "UART_Emission" for hierarchy "UART_Emission:C1"
Info (12128): Elaborating entity "FDiv_Emission" for hierarchy "UART_Emission:C1|FDiv_Emission:C0"
Info (12128): Elaborating entity "CounterMod12" for hierarchy "UART_Emission:C1|CounterMod12:C1"
Info (12128): Elaborating entity "FSM_Emission" for hierarchy "UART_Emission:C1|FSM_Emission:C2"
Info (12128): Elaborating entity "Register_Tx10Bits" for hierarchy "UART_Emission:C1|Register_Tx10Bits:C3"
Info (12128): Elaborating entity "TELEMETRE_ULTRASON" for hierarchy "TELEMETRE_ULTRASON:C2"
Info (12128): Elaborating entity "FDiv_Trigger" for hierarchy "TELEMETRE_ULTRASON:C2|FDiv_Trigger:C1"
Info (12128): Elaborating entity "FDiv_Echo" for hierarchy "TELEMETRE_ULTRASON:C2|FDiv_Echo:C2"
Info (12128): Elaborating entity "FDiv_Timeout" for hierarchy "TELEMETRE_ULTRASON:C2|FDiv_Timeout:C3"
Info (12128): Elaborating entity "FSM_TRIGGER" for hierarchy "TELEMETRE_ULTRASON:C2|FSM_TRIGGER:C4"
Info (12128): Elaborating entity "FSM_ECHO" for hierarchy "TELEMETRE_ULTRASON:C2|FSM_ECHO:C5"
Info (12128): Elaborating entity "DistanceCounter" for hierarchy "TELEMETRE_ULTRASON:C2|DistanceCounter:C8"
Info (12128): Elaborating entity "PIPO_Register" for hierarchy "TELEMETRE_ULTRASON:C2|PIPO_Register:C6"
Info (12128): Elaborating entity "Display7Seg" for hierarchy "TELEMETRE_ULTRASON:C2|Display7Seg:C7"
Info (12128): Elaborating entity "Decoder7Seg" for hierarchy "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Decoder7Seg:C0"
Info (12128): Elaborating entity "FSM_SERIAL_TX" for hierarchy "FSM_SERIAL_TX:C3"
Warning (10492): VHDL Process Statement warning at FSM_Serial_Tx.vhd(101): signal "Trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Serial_Tx.vhd(108): signal "Count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Serial_Tx.vhd(132): signal "TxData_In" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Serial_Tx.vhd(136): signal "TxData_In" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at FSM_Serial_Tx.vhd(143): signal "Trigger" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable "FS", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable "TxData_In", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at FSM_Serial_Tx.vhd(94): inferring latch(es) for signal or variable "Data_Out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Data_Out[0]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[1]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[2]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[3]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[4]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[5]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[6]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "Data_Out[7]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[0]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[1]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[2]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[3]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[4]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[5]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[6]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "TxData_In[7]" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "FS.Finish" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "FS.Hold" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "FS.Transfer" at FSM_Serial_Tx.vhd(94)
Info (10041): Inferred latch for "FS.Idle" at FSM_Serial_Tx.vhd(94)
Info (12128): Elaborating entity "CounterMod6" for hierarchy "FSM_SERIAL_TX:C3|CounterMod6:C1"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "TELEMETRE_ULTRASON:C2|Display7Seg:C7|Div1"
Info (12130): Elaborated megafunction instantiation "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf
    Info (12023): Found entity 1: lpm_divide_48m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info (12023): Found entity 1: alt_u_div_o5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0"
Info (12133): Instantiated megafunction "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info (12023): Found entity 1: lpm_divide_fem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Info (12130): Elaborated megafunction instantiation "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1"
Info (12133): Instantiated megafunction "TELEMETRE_ULTRASON:C2|Display7Seg:C7|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf
    Info (12023): Found entity 1: lpm_divide_iem
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|FS.Transfer_310 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|PS.Hold
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|FS.Finish_286 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|PS.Transfer
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|FS.Hold_298 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|PS.Transfer
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Warning (13012): Latch FSM_SERIAL_TX:C3|TxData_In[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM_SERIAL_TX:C3|CounterMod6:C1|Count_Internal[2]
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TxData_In[0]"
    Warning (15610): No output dependent on input pin "TxData_In[1]"
    Warning (15610): No output dependent on input pin "TxData_In[2]"
    Warning (15610): No output dependent on input pin "TxData_In[3]"
    Warning (15610): No output dependent on input pin "TxData_In[4]"
    Warning (15610): No output dependent on input pin "TxData_In[5]"
    Warning (15610): No output dependent on input pin "TxData_In[6]"
    Warning (15610): No output dependent on input pin "TxData_In[7]"
Info (21057): Implemented 1434 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1399 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Sun May 06 21:50:05 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


