0.6
2019.2
Oct 24 2019
19:01:44
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ALU_0_0/sim/final_design_ALU_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Accumulator_0_0/sim/final_design_Accumulator_0_0.v,,final_design_ALU_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Accumulator_0_0/sim/final_design_Accumulator_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/sim/final_design.v,,final_design_Accumulator_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Decoder_0_0/sim/final_design_Instruction_Decoder_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Shifter_0_0/sim/final_design_Shifter_0_0.v,,final_design_Instruction_Decoder_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Register_0_0/sim/final_design_Instruction_Register_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Decoder_0_0/sim/final_design_Instruction_Decoder_0_0.v,,final_design_Instruction_Register_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_0_0/sim/final_design_MUX_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_1_0/sim/final_design_MUX_1_0.v,,final_design_MUX_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_1_0/sim/final_design_MUX_1_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ALU_0_0/sim/final_design_ALU_0_0.v,,final_design_MUX_1_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Program_counter_0_0/sim/final_design_Program_counter_0_0.v,1708744651,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ROM_0_0/sim/final_design_ROM_0_0.v,,final_design_Program_counter_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_ROM_0_0/sim/final_design_ROM_0_0.v,1708744651,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Instruction_Register_0_0/sim/final_design_Instruction_Register_0_0.v,,final_design_ROM_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_A_0_0/sim/final_design_Register_A_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_B_0_0/sim/final_design_Register_B_0_0.v,,final_design_Register_A_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_B_0_0/sim/final_design_Register_B_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_O_0_0/sim/final_design_Register_O_0_0.v,,final_design_Register_B_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_O_0_0/sim/final_design_Register_O_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_MUX_0_0/sim/final_design_MUX_0_0.v,,final_design_Register_O_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Shifter_0_0/sim/final_design_Shifter_0_0.v,1708742143,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Register_A_0_0/sim/final_design_Register_A_0_0.v,,final_design_Shifter_0_0,,,,,,,,
U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/sim/final_design.v,1709253529,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/bd/final_design/hdl/final_design_wrapper.v,,final_design,,,,,,,,
U:/Microprocessor/Microprocessor.sim/sim_1/behav/xsim/glbl.v,1571941692,verilog,,,,glbl,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sim_1/new/Final_sim.v,1708743606,verilog,,,,final_design_wrapper_tb,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/bd/final_design/hdl/final_design_wrapper.v,1709302713,verilog,,U:/Microprocessor/Microprocessor.srcs/sim_1/new/Final_sim.v,,final_design_wrapper,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v,1708740016,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Accumulator.v,,ALU,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Accumulator.v,1708740016,verilog,,U:/Microprocessor/Microprocessor.ip_user_files/bd/final_design/ip/final_design_Program_counter_0_0/sim/final_design_Program_counter_0_0.v,,Accumulator,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v,1708740016,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Shifter.v,,Instruction_Decoder,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Register.v,1708654468,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Decoder.v,,Instruction_Register,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/MUX.v,1708700746,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/ALU.v,,MUX,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Program_counter.v,1708744019,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v,,Program_counter,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/ROM.v,1708744570,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Instruction_Register.v,,ROM,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v,1708099892,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_B.v,,Register_A,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_B.v,1708101135,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_Output.v,,Register_B,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_Output.v,1708740016,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/MUX.v,,Register_O,,,,,,,,
U:/Microprocessor/Microprocessor.srcs/sources_1/new/Shifter.v,1708741044,verilog,,U:/Microprocessor/Microprocessor.srcs/sources_1/new/Register_A.v,,Shifter,,,,,,,,
