-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cpu_cpu_Pipeline_PROGRAM_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    reg_file_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reg_file_ce0 : OUT STD_LOGIC;
    reg_file_we0 : OUT STD_LOGIC;
    reg_file_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    reg_file_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    reg_file_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    reg_file_ce1 : OUT STD_LOGIC;
    reg_file_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    mem_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    mem_ce0 : OUT STD_LOGIC;
    mem_we0 : OUT STD_LOGIC;
    mem_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mem_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of cpu_cpu_Pipeline_PROGRAM_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal imm_reg_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal pc_1_reg_1184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal or_ln40_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln40_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal opcode_fu_398_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal opcode_reg_1199 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln56_1_fu_402_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln56_1_reg_1207 : STD_LOGIC_VECTOR (5 downto 0);
    signal rd_reg_1211 : STD_LOGIC_VECTOR (4 downto 0);
    signal rs2_fu_422_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal rs2_reg_1218 : STD_LOGIC_VECTOR (4 downto 0);
    signal func3_reg_1223 : STD_LOGIC_VECTOR (2 downto 0);
    signal func7_reg_1232 : STD_LOGIC_VECTOR (6 downto 0);
    signal immI_reg_1239 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_reg_1244 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_reg_1249 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_reg_1254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1265 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_reg_1270 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1275 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_1280 : STD_LOGIC_VECTOR (19 downto 0);
    signal src1_reg_1295 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal src2_reg_1319 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln226_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln231_fu_657_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln231_reg_1335 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln2_reg_1340 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_reg_1345 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln203_reg_1350 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1354 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_1_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_1_reg_1358 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln14_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln14_reg_1362 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_1366 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln188_1_reg_1371 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln180_1_reg_1376 : STD_LOGIC_VECTOR (0 downto 0);
    signal take_6_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal take_3_fu_736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal take_1_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal take_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln233_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln233_reg_1411 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln210_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln210_reg_1415 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln151_fu_817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln152_1_fu_830_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_15_fu_848_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_15_reg_1446 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_12_fu_855_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_12_reg_1451 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_1_fu_865_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_1_reg_1456 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln188_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln188_reg_1467 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_36_fu_885_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_36_reg_1471 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_35_fu_890_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_35_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_29_fu_899_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_29_reg_1481 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_pc_4_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal grp_fu_306_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal prod_ss_reg_1497 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_34_reg_1503 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_33_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_30_fu_1015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_30_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_25_fu_1067_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_16_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_16_reg_1523 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_predicate_tran6to8_state6 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_imm_phi_fu_211_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_imm_reg_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln77_fu_623_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln73_fu_608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln81_fu_638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal immU_fu_643_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln70_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_take_4_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred381_state5 : BOOLEAN;
    signal ap_predicate_pred385_state5 : BOOLEAN;
    signal ap_predicate_pred391_state5 : BOOLEAN;
    signal ap_predicate_pred397_state5 : BOOLEAN;
    signal ap_predicate_pred403_state5 : BOOLEAN;
    signal ap_predicate_pred409_state5 : BOOLEAN;
    signal ap_phi_mux_res_17_phi_fu_248_p44 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_res_17_reg_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_res_17_reg_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred370_state6 : BOOLEAN;
    signal ap_predicate_pred375_state6 : BOOLEAN;
    signal ap_predicate_pred367_state6 : BOOLEAN;
    signal ap_predicate_pred440_state6 : BOOLEAN;
    signal ap_predicate_pred447_state6 : BOOLEAN;
    signal ap_predicate_pred471_state6 : BOOLEAN;
    signal res_26_fu_1122_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_27_fu_1117_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_28_fu_1112_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred554_state6 : BOOLEAN;
    signal zext_ln191_fu_1108_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln192_fu_1127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred371_state6 : BOOLEAN;
    signal res_31_fu_1104_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred689_state6 : BOOLEAN;
    signal zext_ln49_fu_393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln103_fu_542_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln104_fu_547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln242_fu_766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln219_fu_812_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln297_fu_1152_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln14_1_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln296_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pc_fu_142 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal next_pc_2_fu_924_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_pc_3_fu_942_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred655_state6 : BOOLEAN;
    signal ap_predicate_pred663_state6 : BOOLEAN;
    signal ap_predicate_pred672_state6 : BOOLEAN;
    signal ap_predicate_pred681_state6 : BOOLEAN;
    signal ap_predicate_pred575_state6 : BOOLEAN;
    signal ap_predicate_pred534_state6 : BOOLEAN;
    signal ap_predicate_pred513_state6 : BOOLEAN;
    signal ap_predicate_pred492_state6 : BOOLEAN;
    signal ap_predicate_pred596_state6 : BOOLEAN;
    signal mem_ce0_local : STD_LOGIC;
    signal mem_address0_local : STD_LOGIC_VECTOR (12 downto 0);
    signal mem_we0_local : STD_LOGIC;
    signal reg_file_ce1_local : STD_LOGIC;
    signal reg_file_ce0_local : STD_LOGIC;
    signal reg_file_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_file_we0_local : STD_LOGIC;
    signal grp_fu_298_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_298_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_302_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_306_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal trunc_ln27_fu_351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_361_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln40_fu_355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_383_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal rs1_fu_414_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal simm_fu_602_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal bimm_fu_613_p6 : STD_LOGIC_VECTOR (12 downto 0);
    signal jimm_fu_628_p6 : STD_LOGIC_VECTOR (20 downto 0);
    signal addr_1_fu_651_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal addr_1_fu_651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln14_fu_697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln233_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln208_fu_770_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_790_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln210_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln214_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_780_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln127_fu_835_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_13_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_14_fu_843_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln173_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_fu_872_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln188_fu_881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln186_fu_895_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_fu_914_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_298_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_302_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln180_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_23_fu_1059_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_24_fu_1063_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln14_3_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln14_2_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred1387_state7 : BOOLEAN;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_298_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_condition_181 : BOOLEAN;
    signal ap_condition_315 : BOOLEAN;
    signal ap_condition_372 : BOOLEAN;
    signal ap_condition_377 : BOOLEAN;
    signal ap_condition_144 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cpu_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cpu_mul_32ns_32s_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component cpu_mul_32s_32s_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    mul_32ns_32ns_64_2_1_U2 : component cpu_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_298_p0,
        din1 => grp_fu_298_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_298_p2);

    mul_32ns_32s_64_2_1_U3 : component cpu_mul_32ns_32s_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_302_p0,
        din1 => grp_fu_302_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_302_p2);

    mul_32s_32s_64_2_1_U4 : component cpu_mul_32s_32s_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => src2_reg_1319,
        din1 => grp_fu_306_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_306_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state6);
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_take_4_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_181)) then
                if ((ap_predicate_pred409_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= take_6_fu_730_p2;
                elsif ((ap_predicate_pred403_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= grp_fu_320_p2;
                elsif ((ap_predicate_pred397_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= take_3_fu_736_p2;
                elsif ((ap_predicate_pred391_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= grp_fu_324_p2;
                elsif ((ap_predicate_pred385_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= take_1_fu_742_p2;
                elsif ((ap_predicate_pred381_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter0_take_4_reg_227 <= take_fu_746_p2;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_res_17_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred689_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred371_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= imm_reg_208;
            elsif (((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln210_reg_1415 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= mem_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 
    = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_36_reg_1471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 
    = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_35_reg_1476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred554_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_29_reg_1481;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred471_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_25_fu_1067_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred447_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_15_reg_1446;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred440_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= res_12_reg_1451;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred367_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred375_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= next_pc_4_fu_904_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred370_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= grp_fu_338_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_res_17_reg_244 <= ap_phi_reg_pp0_iter0_res_17_reg_244;
            end if; 
        end if;
    end process;

    imm_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_144)) then
                if ((ap_const_boolean_1 = ap_condition_377)) then 
                    imm_reg_208 <= sext_ln70_fu_598_p1;
                elsif ((ap_const_boolean_1 = ap_condition_372)) then 
                    imm_reg_208 <= immU_fu_643_p3;
                elsif (((opcode_reg_1199 = ap_const_lv7_6F) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
                    imm_reg_208 <= sext_ln81_fu_638_p1;
                elsif (((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
                    imm_reg_208 <= sext_ln73_fu_608_p1;
                elsif (((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
                    imm_reg_208 <= sext_ln77_fu_623_p1;
                elsif ((ap_const_boolean_1 = ap_condition_315)) then 
                    imm_reg_208 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    imm_reg_208 <= ap_phi_reg_pp0_iter0_imm_reg_208;
                end if;
            end if; 
        end if;
    end process;

    pc_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                pc_fu_142 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred689_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                pc_fu_142 <= next_pc_3_fu_942_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred367_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                pc_fu_142 <= grp_fu_338_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred375_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
                pc_fu_142 <= next_pc_2_fu_924_p3;
            elsif ((((ap_predicate_pred596_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred492_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred513_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred534_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred575_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) 
    or ((ap_predicate_pred681_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred672_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred663_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_predicate_pred655_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln233_reg_1411 
    = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln210_reg_1415 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred371_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred554_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred471_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg 
    = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred447_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred440_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_pred370_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) 
    and (func3_reg_1223 = ap_const_lv3_5)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and 
    (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = 
    ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln188_reg_1467) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))))) then 
                pc_fu_142 <= next_pc_4_fu_904_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln188_reg_1467 <= and_ln188_fu_876_p2;
                    ap_predicate_pred367_state6 <= ((opcode_reg_1199 = ap_const_lv7_6F) and (or_ln40_reg_1190 = ap_const_lv1_0));
                    ap_predicate_pred370_state6 <= ((opcode_reg_1199 = ap_const_lv7_17) and (or_ln40_reg_1190 = ap_const_lv1_0));
                    ap_predicate_pred371_state6 <= ((opcode_reg_1199 = ap_const_lv7_37) and (or_ln40_reg_1190 = ap_const_lv1_0));
                    ap_predicate_pred375_state6 <= ((opcode_reg_1199 = ap_const_lv7_67) and (or_ln40_reg_1190 = ap_const_lv1_0));
                    ap_predicate_pred440_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_1) and (icmp_ln14_1_reg_1358 = ap_const_lv1_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_1) and (icmp_ln14_1_reg_1358 = ap_const_lv1_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred447_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_1) and (icmp_ln14_1_reg_1358 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_1) and (icmp_ln14_1_reg_1358 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred471_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred492_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred513_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred534_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred554_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred575_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred596_state6 <= ((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)));
                    ap_predicate_pred655_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)));
                    ap_predicate_pred663_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)));
                    ap_predicate_pred672_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)));
                    ap_predicate_pred681_state6 <= (((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)));
                    ap_predicate_pred689_state6 <= (((((((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7)) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0)));
                op2_1_reg_1456 <= op2_1_fu_865_p3;
                or_ln210_reg_1415 <= or_ln210_fu_806_p2;
                or_ln233_reg_1411 <= or_ln233_fu_760_p2;
                res_12_reg_1451 <= res_12_fu_855_p2;
                res_15_reg_1446 <= res_15_fu_848_p3;
                res_29_reg_1481 <= res_29_fu_899_p2;
                res_35_reg_1476 <= res_35_fu_890_p2;
                res_36_reg_1471 <= res_36_fu_885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    ap_predicate_pred1387_state7 <= (((((((((((((((((((((((((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1)) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 
    = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_17) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_37) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_6F) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln233_reg_1411 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1))) or ((opcode_reg_1199 = ap_const_lv7_67) 
    and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln210_reg_1415 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_0)));
                prod_ss_reg_1497 <= grp_fu_306_p2;
                res_16_reg_1523 <= res_16_fu_1080_p2;
                res_30_reg_1513 <= res_30_fu_1015_p2;
                res_33_reg_1508 <= grp_fu_302_p2(63 downto 32);
                res_34_reg_1503 <= grp_fu_298_p2(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    ap_predicate_pred381_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0));
                    ap_predicate_pred385_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1));
                    ap_predicate_pred391_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4));
                    ap_predicate_pred397_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5));
                    ap_predicate_pred403_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6));
                    ap_predicate_pred409_state5 <= ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7));
                icmp_ln144_reg_1354 <= icmp_ln144_fu_681_p2;
                icmp_ln14_1_reg_1358 <= icmp_ln14_1_fu_702_p2;
                lshr_ln2_reg_1340 <= addr_1_fu_651_p2(14 downto 2);
                or_ln14_reg_1362 <= or_ln14_fu_707_p2;
                tmp_10_reg_1345 <= addr_1_fu_651_p2(31 downto 15);
                trunc_ln231_reg_1335 <= trunc_ln231_fu_657_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                func3_reg_1223 <= mem_q0(14 downto 12);
                func7_reg_1232 <= mem_q0(31 downto 25);
                immI_reg_1239 <= mem_q0(31 downto 20);
                opcode_reg_1199 <= opcode_fu_398_p1;
                rd_reg_1211 <= mem_q0(11 downto 7);
                rs2_reg_1218 <= mem_q0(24 downto 20);
                tmp_2_reg_1244 <= mem_q0(11 downto 8);
                tmp_3_reg_1249 <= mem_q0(30 downto 25);
                tmp_4_reg_1254 <= mem_q0(7 downto 7);
                tmp_5_reg_1259 <= mem_q0(31 downto 31);
                tmp_6_reg_1275 <= mem_q0(19 downto 12);
                tmp_8_reg_1270 <= mem_q0(20 downto 20);
                tmp_reg_1280 <= mem_q0(31 downto 12);
                tmp_s_reg_1265 <= mem_q0(30 downto 21);
                trunc_ln56_1_reg_1207 <= trunc_ln56_1_fu_402_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then
                icmp_ln134_reg_1366 <= grp_fu_315_p2;
                icmp_ln180_1_reg_1376 <= grp_fu_315_p2;
                icmp_ln188_1_reg_1371 <= grp_fu_315_p2;
                icmp_ln203_reg_1350 <= grp_fu_310_p2;
                icmp_ln226_reg_1331 <= grp_fu_310_p2;
                src1_reg_1295 <= reg_file_q1;
                src2_reg_1319 <= reg_file_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                or_ln40_reg_1190 <= or_ln40_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                pc_1_reg_1184 <= pc_fu_142;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, or_ln40_reg_1190, ap_enable_reg_pp0_iter0, ap_block_pp0_stage4_subdone, ap_predicate_tran6to8_state6, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((not((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln40_reg_1190 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_predicate_tran6to8_state6 = ap_const_boolean_1)))) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln40_reg_1190 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_predicate_tran6to8_state6 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    addr_1_fu_651_p0 <= reg_file_q1;
    addr_1_fu_651_p2 <= std_logic_vector(signed(addr_1_fu_651_p0) + signed(ap_phi_mux_imm_phi_fu_211_p12));
    and_ln180_fu_1054_p2 <= (icmp_ln180_1_reg_1376 and grp_fu_333_p2);
    and_ln188_fu_876_p2 <= (icmp_ln188_1_reg_1371 and grp_fu_333_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_144_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage2_11001)
    begin
                ap_condition_144 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;


    ap_condition_181_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_181 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1));
    end process;


    ap_condition_315_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199)
    begin
                ap_condition_315 <= (not((opcode_reg_1199 = ap_const_lv7_13)) and not((opcode_reg_1199 = ap_const_lv7_17)) and not((opcode_reg_1199 = ap_const_lv7_37)) and not((opcode_reg_1199 = ap_const_lv7_6F)) and not((opcode_reg_1199 = ap_const_lv7_63)) and not((opcode_reg_1199 = ap_const_lv7_23)) and not((opcode_reg_1199 = ap_const_lv7_67)) and not((opcode_reg_1199 = ap_const_lv7_3)) and (or_ln40_reg_1190 = ap_const_lv1_0));
    end process;


    ap_condition_372_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199)
    begin
                ap_condition_372 <= (((opcode_reg_1199 = ap_const_lv7_17) and (or_ln40_reg_1190 = ap_const_lv1_0)) or ((opcode_reg_1199 = ap_const_lv7_37) and (or_ln40_reg_1190 = ap_const_lv1_0)));
    end process;


    ap_condition_377_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199)
    begin
                ap_condition_377 <= ((((opcode_reg_1199 = ap_const_lv7_67) and (or_ln40_reg_1190 = ap_const_lv1_0)) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0)));
    end process;


    ap_condition_pp0_exit_iter0_state6_assign_proc : process(or_ln40_reg_1190, ap_predicate_tran6to8_state6)
    begin
        if (((or_ln40_reg_1190 = ap_const_lv1_1) or (ap_predicate_tran6to8_state6 = ap_const_boolean_1))) then 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_imm_phi_fu_211_p12_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199, ap_phi_reg_pp0_iter0_imm_reg_208, sext_ln77_fu_623_p1, sext_ln73_fu_608_p1, sext_ln81_fu_638_p1, immU_fu_643_p3, sext_ln70_fu_598_p1)
    begin
        if (((((opcode_reg_1199 = ap_const_lv7_67) and (or_ln40_reg_1190 = ap_const_lv1_0)) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0)))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= sext_ln70_fu_598_p1;
        elsif ((((opcode_reg_1199 = ap_const_lv7_17) and (or_ln40_reg_1190 = ap_const_lv1_0)) or ((opcode_reg_1199 = ap_const_lv7_37) and (or_ln40_reg_1190 = ap_const_lv1_0)))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= immU_fu_643_p3;
        elsif (((opcode_reg_1199 = ap_const_lv7_6F) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= sext_ln81_fu_638_p1;
        elsif (((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= sext_ln73_fu_608_p1;
        elsif (((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= sext_ln77_fu_623_p1;
        elsif ((not((opcode_reg_1199 = ap_const_lv7_13)) and not((opcode_reg_1199 = ap_const_lv7_17)) and not((opcode_reg_1199 = ap_const_lv7_37)) and not((opcode_reg_1199 = ap_const_lv7_6F)) and not((opcode_reg_1199 = ap_const_lv7_63)) and not((opcode_reg_1199 = ap_const_lv7_23)) and not((opcode_reg_1199 = ap_const_lv7_67)) and not((opcode_reg_1199 = ap_const_lv7_3)) and (or_ln40_reg_1190 = ap_const_lv1_0))) then 
            ap_phi_mux_imm_phi_fu_211_p12 <= ap_const_lv32_0;
        else 
            ap_phi_mux_imm_phi_fu_211_p12 <= ap_phi_reg_pp0_iter0_imm_reg_208;
        end if; 
    end process;


    ap_phi_mux_res_17_phi_fu_248_p44_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199, trunc_ln56_1_reg_1207, func3_reg_1223, icmp_ln144_reg_1354, or_ln14_reg_1362, prod_ss_reg_1497, res_34_reg_1503, res_33_reg_1508, ap_phi_reg_pp0_iter1_res_17_reg_244, res_26_fu_1122_p2, res_27_fu_1117_p2, res_28_fu_1112_p2, zext_ln191_fu_1108_p1, zext_ln192_fu_1127_p1, res_31_fu_1104_p1)
    begin
        if ((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_31_fu_1104_p1;
        elsif ((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= prod_ss_reg_1497(63 downto 32);
        elsif ((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_33_reg_1508;
        elsif ((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_34_reg_1503;
        elsif (((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= zext_ln192_fu_1127_p1;
        elsif (((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= zext_ln191_fu_1108_p1;
        elsif (((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_28_fu_1112_p2;
        elsif (((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_27_fu_1117_p2;
        elsif (((((((not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4)) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_13)) and not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln14_reg_1362 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13)))) then 
            ap_phi_mux_res_17_phi_fu_248_p44 <= res_26_fu_1122_p2;
        else 
            ap_phi_mux_res_17_phi_fu_248_p44 <= ap_phi_reg_pp0_iter1_res_17_reg_244;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_imm_reg_208 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_res_17_reg_244 <= ap_const_lv32_0;

    ap_predicate_tran6to8_state6_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199, trunc_ln56_1_reg_1207, func3_reg_1223, icmp_ln226_reg_1331, icmp_ln203_reg_1350, icmp_ln144_reg_1354, or_ln233_reg_1411, or_ln210_reg_1415)
    begin
                ap_predicate_tran6to8_state6 <= (((((((((not((opcode_reg_1199 = ap_const_lv7_33)) and not((opcode_reg_1199 = ap_const_lv7_13)) and not((opcode_reg_1199 = ap_const_lv7_17)) and not((opcode_reg_1199 = ap_const_lv7_37)) and not((opcode_reg_1199 = ap_const_lv7_6F)) and not((opcode_reg_1199 = ap_const_lv7_63)) and not((opcode_reg_1199 = ap_const_lv7_23)) and not((opcode_reg_1199 = ap_const_lv7_67)) and not((opcode_reg_1199 = ap_const_lv7_3)) and (or_ln40_reg_1190 = ap_const_lv1_0)) or (not((func3_reg_1223 = ap_const_lv3_3)) and not((func3_reg_1223 = ap_const_lv3_2)) and not((func3_reg_1223 = ap_const_lv3_1)) and not((func3_reg_1223 = ap_const_lv3_0)) and not((opcode_reg_1199 = ap_const_lv7_17)) and not((opcode_reg_1199 = ap_const_lv7_37)) and not((opcode_reg_1199 = ap_const_lv7_6F)) and not((opcode_reg_1199 = ap_const_lv7_63)) and not((opcode_reg_1199 = ap_const_lv7_23)) and not((opcode_reg_1199 = ap_const_lv7_67)) and not((opcode_reg_1199 = ap_const_lv7_3)) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_1) and (trunc_ln56_1_reg_1207 
    = ap_const_lv6_33))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln233_reg_1411 = ap_const_lv1_1))) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (or_ln210_reg_1415 = ap_const_lv1_1))) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_0))) or (not((func3_reg_1223 = ap_const_lv3_3)) and not((func3_reg_1223 = ap_const_lv3_2)) and not((func3_reg_1223 = ap_const_lv3_1)) and not((func3_reg_1223 = ap_const_lv3_0)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln144_reg_1354 
    = ap_const_lv1_1) and (trunc_ln56_1_reg_1207 = ap_const_lv6_33)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bimm_fu_613_p6 <= ((((tmp_5_reg_1259 & tmp_4_reg_1254) & tmp_3_reg_1249) & tmp_2_reg_1244) & ap_const_lv1_0);
    grp_fu_298_p0 <= zext_ln152_1_fu_830_p1(32 - 1 downto 0);
    grp_fu_298_p1 <= grp_fu_298_p10(32 - 1 downto 0);
    grp_fu_298_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src1_reg_1295),64));
    grp_fu_302_p0 <= zext_ln152_1_fu_830_p1(32 - 1 downto 0);
    grp_fu_302_p1 <= sext_ln151_fu_817_p1(32 - 1 downto 0);
    grp_fu_306_p1 <= sext_ln151_fu_817_p1(32 - 1 downto 0);
    grp_fu_310_p2 <= "1" when (func3_reg_1223 = ap_const_lv3_2) else "0";
    grp_fu_315_p2 <= "1" when (func7_reg_1232 = ap_const_lv7_20) else "0";
    grp_fu_320_p2 <= "1" when (unsigned(src1_reg_1295) < unsigned(src2_reg_1319)) else "0";
    grp_fu_324_p2 <= "1" when (signed(src1_reg_1295) < signed(src2_reg_1319)) else "0";
    grp_fu_328_p2 <= std_logic_vector(signed(src1_reg_1295) + signed(imm_reg_208));
    grp_fu_333_p2 <= "1" when (opcode_reg_1199 = ap_const_lv7_33) else "0";
    grp_fu_338_p2 <= std_logic_vector(unsigned(imm_reg_208) + unsigned(pc_1_reg_1184));
    icmp_ln144_fu_681_p2 <= "1" when (func7_reg_1232 = ap_const_lv7_1) else "0";
    icmp_ln14_1_fu_702_p2 <= "1" when (func3_reg_1223 = ap_const_lv3_1) else "0";
    icmp_ln14_2_fu_1131_p2 <= "1" when (opcode_reg_1199 = ap_const_lv7_63) else "0";
    icmp_ln14_3_fu_1136_p2 <= "1" when (opcode_reg_1199 = ap_const_lv7_23) else "0";
    icmp_ln14_fu_697_p2 <= "1" when (func3_reg_1223 = ap_const_lv3_5) else "0";
    icmp_ln173_fu_860_p2 <= "1" when (opcode_reg_1199 = ap_const_lv7_13) else "0";
    icmp_ln210_fu_774_p2 <= "0" when (trunc_ln208_fu_770_p1 = ap_const_lv2_0) else "1";
    icmp_ln214_fu_800_p2 <= "0" when (tmp_9_fu_790_p4 = ap_const_lv17_0) else "1";
    icmp_ln233_fu_750_p2 <= "0" when (trunc_ln231_reg_1335 = ap_const_lv2_0) else "1";
    icmp_ln237_fu_755_p2 <= "0" when (tmp_10_reg_1345 = ap_const_lv17_0) else "1";
    icmp_ln296_fu_1147_p2 <= "1" when (rd_reg_1211 = ap_const_lv5_0) else "0";
    icmp_ln40_fu_355_p2 <= "0" when (trunc_ln27_fu_351_p1 = ap_const_lv2_0) else "1";
    icmp_ln44_fu_371_p2 <= "0" when (tmp_1_fu_361_p4 = ap_const_lv17_0) else "1";
    immU_fu_643_p3 <= (tmp_reg_1280 & ap_const_lv12_0);
    jimm_fu_628_p6 <= ((((tmp_5_reg_1259 & tmp_6_reg_1275) & tmp_8_reg_1270) & tmp_s_reg_1265) & ap_const_lv1_0);
    lshr_ln1_fu_780_p4 <= grp_fu_328_p2(14 downto 2);
    lshr_ln_fu_383_p4 <= pc_fu_142(14 downto 2);
    mem_address0 <= mem_address0_local;

    mem_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, or_ln40_reg_1190, ap_enable_reg_pp0_iter0, opcode_reg_1199, ap_enable_reg_pp0_iter0_reg, icmp_ln226_reg_1331, icmp_ln203_reg_1350, ap_CS_fsm_pp0_stage3, or_ln233_fu_760_p2, or_ln210_fu_806_p2, zext_ln49_fu_393_p1, ap_block_pp0_stage0, zext_ln242_fu_766_p1, ap_block_pp0_stage3, zext_ln219_fu_812_p1)
    begin
        if (((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln210_fu_806_p2 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
            mem_address0_local <= zext_ln219_fu_812_p1(13 - 1 downto 0);
        elsif (((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln233_fu_760_p2 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
            mem_address0_local <= zext_ln242_fu_766_p1(13 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mem_address0_local <= zext_ln49_fu_393_p1(13 - 1 downto 0);
        else 
            mem_address0_local <= "XXXXXXXXXXXXX";
        end if; 
    end process;

    mem_ce0 <= mem_ce0_local;

    mem_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, or_ln40_reg_1190, ap_enable_reg_pp0_iter0, opcode_reg_1199, ap_enable_reg_pp0_iter0_reg, icmp_ln226_reg_1331, icmp_ln203_reg_1350, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, or_ln233_fu_760_p2, or_ln210_fu_806_p2)
    begin
        if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln233_fu_760_p2 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln210_fu_806_p2 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)))) then 
            mem_ce0_local <= ap_const_logic_1;
        else 
            mem_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mem_d0 <= src2_reg_1319;
    mem_we0 <= mem_we0_local;

    mem_we0_local_assign_proc : process(or_ln40_reg_1190, opcode_reg_1199, ap_enable_reg_pp0_iter0_reg, icmp_ln226_reg_1331, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, or_ln233_fu_760_p2)
    begin
        if (((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln233_fu_760_p2 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
            mem_we0_local <= ap_const_logic_1;
        else 
            mem_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    next_pc_2_fu_924_p3 <= (tmp_7_fu_914_p4 & ap_const_lv1_0);
    next_pc_3_fu_942_p3 <= 
        grp_fu_338_p2 when (ap_phi_reg_pp0_iter0_take_4_reg_227(0) = '1') else 
        next_pc_4_fu_904_p2;
    next_pc_4_fu_904_p2 <= std_logic_vector(unsigned(pc_1_reg_1184) + unsigned(ap_const_lv32_4));
    op2_1_fu_865_p3 <= 
        imm_reg_208 when (icmp_ln173_fu_860_p2(0) = '1') else 
        src2_reg_1319;
    opcode_fu_398_p1 <= mem_q0(7 - 1 downto 0);
    or_ln14_1_fu_1141_p2 <= (icmp_ln14_3_fu_1136_p2 or icmp_ln14_2_fu_1131_p2);
    or_ln14_fu_707_p2 <= (icmp_ln14_fu_697_p2 or icmp_ln14_1_fu_702_p2);
    or_ln210_fu_806_p2 <= (icmp_ln214_fu_800_p2 or icmp_ln210_fu_774_p2);
    or_ln233_fu_760_p2 <= (icmp_ln237_fu_755_p2 or icmp_ln233_fu_750_p2);
    or_ln40_fu_377_p2 <= (icmp_ln44_fu_371_p2 or icmp_ln40_fu_355_p2);
    reg_file_address0 <= reg_file_address0_local;

    reg_file_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0_reg, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln104_fu_547_p1, zext_ln297_fu_1152_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            reg_file_address0_local <= zext_ln297_fu_1152_p1(5 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
            reg_file_address0_local <= zext_ln104_fu_547_p1(5 - 1 downto 0);
        else 
            reg_file_address0_local <= "XXXXX";
        end if; 
    end process;

    reg_file_address1 <= zext_ln103_fu_542_p1(5 - 1 downto 0);
    reg_file_ce0 <= reg_file_ce0_local;

    reg_file_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter0_reg, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            reg_file_ce0_local <= ap_const_logic_1;
        else 
            reg_file_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    reg_file_ce1 <= reg_file_ce1_local;

    reg_file_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1))) then 
            reg_file_ce1_local <= ap_const_logic_1;
        else 
            reg_file_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    reg_file_d0 <= ap_phi_mux_res_17_phi_fu_248_p44;
    reg_file_we0 <= reg_file_we0_local;

    reg_file_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, or_ln40_reg_1190, opcode_reg_1199, trunc_ln56_1_reg_1207, func3_reg_1223, icmp_ln226_reg_1331, icmp_ln203_reg_1350, icmp_ln144_reg_1354, or_ln233_reg_1411, or_ln210_reg_1415, ap_enable_reg_pp0_iter1, or_ln14_1_fu_1141_p2, icmp_ln296_fu_1147_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((((((((((((((((((((((((((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1)) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or 
    ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_33) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 
    = ap_const_lv3_0))) or ((opcode_reg_1199 = ap_const_lv7_17) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_37) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_6F) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_7))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_6))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) 
    and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_5))) or ((opcode_reg_1199 = ap_const_lv7_63) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_4))) or ((opcode_reg_1199 = ap_const_lv7_23) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (or_ln233_reg_1411 = ap_const_lv1_0) and (icmp_ln226_reg_1331 = ap_const_lv1_1))) or ((opcode_reg_1199 = ap_const_lv7_67) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_3) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (or_ln210_reg_1415 = ap_const_lv1_0) and (icmp_ln203_reg_1350 = ap_const_lv1_1))) or ((opcode_reg_1199 
    = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (icmp_ln144_reg_1354 = ap_const_lv1_0))) or (not((trunc_ln56_1_reg_1207 = ap_const_lv6_33)) and (opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (trunc_ln56_1_reg_1207 = ap_const_lv6_13))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_3))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 
    = ap_const_lv3_2))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_1))) or ((opcode_reg_1199 = ap_const_lv7_13) and (or_ln40_reg_1190 = ap_const_lv1_0) and (icmp_ln296_fu_1147_p2 = ap_const_lv1_0) and (or_ln14_1_fu_1141_p2 = ap_const_lv1_0) and (func3_reg_1223 = ap_const_lv3_0))))) then 
            reg_file_we0_local <= ap_const_logic_1;
        else 
            reg_file_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    res_12_fu_855_p2 <= std_logic_vector(shift_left(unsigned(src1_reg_1295),to_integer(unsigned('0' & zext_ln127_fu_835_p1(31-1 downto 0)))));
    res_13_fu_838_p2 <= std_logic_vector(shift_right(signed(src1_reg_1295),to_integer(unsigned('0' & zext_ln127_fu_835_p1(31-1 downto 0)))));
    res_14_fu_843_p2 <= std_logic_vector(shift_right(unsigned(src1_reg_1295),to_integer(unsigned('0' & zext_ln127_fu_835_p1(31-1 downto 0)))));
    res_15_fu_848_p3 <= 
        res_13_fu_838_p2 when (icmp_ln134_reg_1366(0) = '1') else 
        res_14_fu_843_p2;
    res_16_fu_1080_p2 <= "1" when (unsigned(src1_reg_1295) < unsigned(op2_1_reg_1456)) else "0";
    res_23_fu_1059_p2 <= std_logic_vector(signed(src1_reg_1295) - signed(op2_1_reg_1456));
    res_24_fu_1063_p2 <= std_logic_vector(signed(src1_reg_1295) + signed(op2_1_reg_1456));
    res_25_fu_1067_p3 <= 
        res_23_fu_1059_p2 when (and_ln180_fu_1054_p2(0) = '1') else 
        res_24_fu_1063_p2;
    res_26_fu_1122_p2 <= (src1_reg_1295 xor op2_1_reg_1456);
    res_27_fu_1117_p2 <= (src1_reg_1295 or op2_1_reg_1456);
    res_28_fu_1112_p2 <= (src1_reg_1295 and op2_1_reg_1456);
    res_29_fu_899_p2 <= std_logic_vector(shift_left(unsigned(src1_reg_1295),to_integer(unsigned('0' & zext_ln186_fu_895_p1(31-1 downto 0)))));
    res_30_fu_1015_p2 <= "1" when (signed(src1_reg_1295) < signed(op2_1_reg_1456)) else "0";
    res_31_fu_1104_p1 <= prod_ss_reg_1497(32 - 1 downto 0);
    res_35_fu_890_p2 <= std_logic_vector(shift_right(signed(src1_reg_1295),to_integer(unsigned('0' & zext_ln188_fu_881_p1(31-1 downto 0)))));
    res_36_fu_885_p2 <= std_logic_vector(shift_right(unsigned(src1_reg_1295),to_integer(unsigned('0' & zext_ln188_fu_881_p1(31-1 downto 0)))));
    rs1_fu_414_p3 <= mem_q0(19 downto 15);
    rs2_fu_422_p3 <= mem_q0(24 downto 20);
        sext_ln151_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(src1_reg_1295),64));

        sext_ln70_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(immI_reg_1239),32));

        sext_ln73_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(simm_fu_602_p3),32));

        sext_ln77_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bimm_fu_613_p6),32));

        sext_ln81_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(jimm_fu_628_p6),32));

    simm_fu_602_p3 <= (func7_reg_1232 & rd_reg_1211);
    take_1_fu_742_p2 <= "0" when (src1_reg_1295 = src2_reg_1319) else "1";
    take_3_fu_736_p2 <= (grp_fu_324_p2 xor ap_const_lv1_1);
    take_6_fu_730_p2 <= (grp_fu_320_p2 xor ap_const_lv1_1);
    take_fu_746_p2 <= "1" when (src1_reg_1295 = src2_reg_1319) else "0";
    tmp_1_fu_361_p4 <= pc_fu_142(31 downto 15);
    tmp_7_fu_914_p4 <= grp_fu_328_p2(31 downto 1);
    tmp_9_fu_790_p4 <= grp_fu_328_p2(31 downto 15);
    trunc_ln173_fu_872_p1 <= op2_1_fu_865_p3(5 - 1 downto 0);
    trunc_ln208_fu_770_p1 <= grp_fu_328_p2(2 - 1 downto 0);
    trunc_ln231_fu_657_p1 <= addr_1_fu_651_p2(2 - 1 downto 0);
    trunc_ln27_fu_351_p1 <= pc_fu_142(2 - 1 downto 0);
    trunc_ln56_1_fu_402_p1 <= mem_q0(6 - 1 downto 0);
    zext_ln103_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rs1_fu_414_p3),64));
    zext_ln104_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rs2_fu_422_p3),64));
    zext_ln127_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rs2_reg_1218),32));
    zext_ln152_1_fu_830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src2_reg_1319),64));
    zext_ln186_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln173_fu_872_p1),32));
    zext_ln188_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln173_fu_872_p1),32));
    zext_ln191_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_30_reg_1513),32));
    zext_ln192_fu_1127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(res_16_reg_1523),32));
    zext_ln219_fu_812_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_780_p4),64));
    zext_ln242_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_reg_1340),64));
    zext_ln297_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rd_reg_1211),64));
    zext_ln49_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_383_p4),64));
end behav;
