{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638851988744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638851988744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 20:39:48 2021 " "Processing started: Mon Dec 06 20:39:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638851988744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851988744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851988744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638851989022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638851989022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/audiointerface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filesip/audiointerface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioInterface-Structural " "Found design unit 1: AudioInterface-Structural" {  } { { "filesIP/AudioInterface.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioInterface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994161 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioInterface " "Found entity 1: AudioInterface" {  } { { "filesIP/AudioInterface.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioInterface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/audiosubsystemmono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filesip/audiosubsystemmono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioSubSystemMono-Structural " "Found design unit 1: AudioSubSystemMono-Structural" {  } { { "filesIP/AudioSubSystemMono.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994164 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioSubSystemMono " "Found entity 1: AudioSubSystemMono" {  } { { "filesIP/AudioSubSystemMono.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/audtxrx.vhd 4 2 " "Found 4 design units, including 2 entities, in source file filesip/audtxrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudTx-dataflow " "Found design unit 1: AudTx-dataflow" {  } { { "filesIP/AudTxRx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudTxRx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994167 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AudRx-dataflow " "Found design unit 2: AudRx-dataflow" {  } { { "filesIP/AudTxRx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudTxRx.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994167 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudTx " "Found entity 1: AudTx" {  } { { "filesIP/AudTxRx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudTxRx.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994167 ""} { "Info" "ISGN_ENTITY_NAME" "2 AudRx " "Found entity 2: AudRx" {  } { { "filesIP/AudTxRx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudTxRx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/clockgen.vhd 4 2 " "Found 4 design units, including 2 entities, in source file filesip/clockgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGen-dataflow " "Found design unit 1: ClockGen-dataflow" {  } { { "filesIP/ClockGen.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/ClockGen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994169 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Synchroniser-rtl " "Found design unit 2: Synchroniser-rtl" {  } { { "filesIP/ClockGen.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/ClockGen.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994169 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGen " "Found entity 1: ClockGen" {  } { { "filesIP/ClockGen.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/ClockGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994169 ""} { "Info" "ISGN_ENTITY_NAME" "2 Synchroniser " "Found entity 2: Synchroniser" {  } { { "filesIP/ClockGen.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/ClockGen.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/codecinit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filesip/codecinit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CodecInit-Source4 " "Found design unit 1: CodecInit-Source4" {  } { { "filesIP/CodecInit.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/CodecInit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994174 ""} { "Info" "ISGN_ENTITY_NAME" "1 CodecInit " "Found entity 1: CodecInit" {  } { { "filesIP/CodecInit.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/CodecInit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/i2ctx.vhd 5 2 " "Found 5 design units, including 2 entities, in source file filesip/i2ctx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Codec " "Found design unit 1: Codec" {  } { { "filesIP/I2CTx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994175 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 I2CTx-Structural " "Found design unit 2: I2CTx-Structural" {  } { { "filesIP/I2CTx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994175 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 I2CTxDp-Reg29bit " "Found design unit 3: I2CTxDp-Reg29bit" {  } { { "filesIP/I2CTx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994175 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CTx " "Found entity 1: I2CTx" {  } { { "filesIP/I2CTx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994175 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2CTxDp " "Found entity 2: I2CTxDp" {  } { { "filesIP/I2CTx.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filesip/i2ctxcu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file filesip/i2ctxcu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CTxCu-NestedFSM " "Found design unit 1: I2CTxCu-NestedFSM" {  } { { "filesIP/I2CTxCu.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTxCu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994179 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 I2CTxCu-SingleFSM " "Found design unit 2: I2CTxCu-SingleFSM" {  } { { "filesIP/I2CTxCu.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTxCu.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994179 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CTxCu " "Found entity 1: I2CTxCu" {  } { { "filesIP/I2CTxCu.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTxCu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tonegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ToneGenerator-Structural " "Found design unit 1: ToneGenerator-Structural" {  } { { "ToneGenerator.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/ToneGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994183 ""} { "Info" "ISGN_ENTITY_NAME" "1 ToneGenerator " "Found entity 1: ToneGenerator" {  } { { "ToneGenerator.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/ToneGenerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smdb-logic " "Found design unit 1: smdb-logic" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994184 ""} { "Info" "ISGN_ENTITY_NAME" "1 smdb " "Found entity 1: smdb" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheduler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scheduler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scheduler-logic " "Found design unit 1: scheduler-logic" {  } { { "scheduler.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/scheduler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994188 ""} { "Info" "ISGN_ENTITY_NAME" "1 scheduler " "Found entity 1: scheduler" {  } { { "scheduler.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/scheduler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-behaviour " "Found design unit 1: PreScale-behaviour" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994192 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mechdebouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mechdebouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MechDebouncer-logic " "Found design unit 1: MechDebouncer-logic" {  } { { "MechDebouncer.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/MechDebouncer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994194 ""} { "Info" "ISGN_ENTITY_NAME" "1 MechDebouncer " "Found entity 1: MechDebouncer" {  } { { "MechDebouncer.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/MechDebouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_controller-LogicFunction " "Found design unit 1: io_controller-LogicFunction" {  } { { "io_controller.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/io_controller.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994199 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_controller " "Found entity 1: io_controller" {  } { { "io_controller.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/io_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file definitions_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions_package " "Found design unit 1: definitions_package" {  } { { "definitions_package.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/definitions_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994203 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 definitions_package-body " "Found design unit 2: definitions_package-body" {  } { { "definitions_package.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/definitions_package.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-rtl " "Found design unit 1: debouncer-rtl" {  } { { "debouncer.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/debouncer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994206 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994207 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom7seg-LogicFunction " "Found design unit 1: custom7seg-LogicFunction" {  } { { "custom7seg.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/custom7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994211 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom7seg " "Found entity 1: custom7seg" {  } { { "custom7seg.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/custom7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-LogicFunction " "Found design unit 1: control_unit-LogicFunction" {  } { { "control_unit.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/control_unit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994216 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/control_unit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file asip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asip-logic " "Found design unit 1: asip-logic" {  } { { "asip.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/asip.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994217 ""} { "Info" "ISGN_ENTITY_NAME" "1 asip " "Found entity 1: asip" {  } { { "asip.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/asip.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638851994217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851994217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "smdb " "Elaborating entity \"smdb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638851994254 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "freqVal smdb.vhd(28) " "VHDL Signal Declaration warning at smdb.vhd(28): used explicit default value for signal \"freqVal\" because signal was never assigned a value" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AudioIn smdb.vhd(31) " "Verilog HDL or VHDL warning at smdb.vhd(31): object \"AudioIn\" assigned a value but never read" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "audioMode smdb.vhd(228) " "VHDL Process Statement warning at smdb.vhd(228): signal \"audioMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemTable smdb.vhd(229) " "VHDL Process Statement warning at smdb.vhd(229): signal \"MemTable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter smdb.vhd(229) " "VHDL Process Statement warning at smdb.vhd(229): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "freqVal smdb.vhd(231) " "VHDL Process Statement warning at smdb.vhd(231): signal \"freqVal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error smdb.vhd(234) " "VHDL Process Statement warning at smdb.vhd(234): signal \"error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pauseKey smdb.vhd(235) " "VHDL Process Statement warning at smdb.vhd(235): signal \"pauseKey\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tone smdb.vhd(238) " "VHDL Process Statement warning at smdb.vhd(238): signal \"Tone\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994264 "|smdb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MechDebouncer MechDebouncer:OBJ1 " "Elaborating entity \"MechDebouncer\" for hierarchy \"MechDebouncer:OBJ1\"" {  } { { "smdb.vhd" "OBJ1" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer MechDebouncer:OBJ1\|debouncer:obj1 " "Elaborating entity \"debouncer\" for hierarchy \"MechDebouncer:OBJ1\|debouncer:obj1\"" {  } { { "MechDebouncer.vhd" "obj1" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/MechDebouncer.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:OBJ2 " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:OBJ2\"" {  } { { "smdb.vhd" "OBJ2" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994278 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode PreScale.vhd(20) " "VHDL Process Statement warning at PreScale.vhd(20): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode PreScale.vhd(28) " "VHDL Process Statement warning at PreScale.vhd(28): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode PreScale.vhd(36) " "VHDL Process Statement warning at PreScale.vhd(36): signal \"mode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode2 PreScale.vhd(58) " "VHDL Process Statement warning at PreScale.vhd(58): signal \"Mode2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode3 PreScale.vhd(59) " "VHDL Process Statement warning at PreScale.vhd(59): signal \"Mode3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode4 PreScale.vhd(60) " "VHDL Process Statement warning at PreScale.vhd(60): signal \"Mode4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mode1 PreScale.vhd(61) " "VHDL Process Statement warning at PreScale.vhd(61): signal \"Mode1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1638851994286 "|smdb|PreScale:OBJ2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asip asip:OBJ3 " "Elaborating entity \"asip\" for hierarchy \"asip:OBJ3\"" {  } { { "smdb.vhd" "OBJ3" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_controller asip:OBJ3\|io_controller:OBJ1 " "Elaborating entity \"io_controller\" for hierarchy \"asip:OBJ3\|io_controller:OBJ1\"" {  } { { "asip.vhd" "OBJ1" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/asip.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom7seg asip:OBJ3\|io_controller:OBJ1\|custom7seg:OBJ0 " "Elaborating entity \"custom7seg\" for hierarchy \"asip:OBJ3\|io_controller:OBJ1\|custom7seg:OBJ0\"" {  } { { "io_controller.vhd" "OBJ0" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/io_controller.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit asip:OBJ3\|control_unit:OBJ2 " "Elaborating entity \"control_unit\" for hierarchy \"asip:OBJ3\|control_unit:OBJ2\"" {  } { { "asip.vhd" "OBJ2" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/asip.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath asip:OBJ3\|datapath:OBJ3 " "Elaborating entity \"datapath\" for hierarchy \"asip:OBJ3\|datapath:OBJ3\"" {  } { { "asip.vhd" "OBJ3" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/asip.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scheduler asip:OBJ3\|datapath:OBJ3\|scheduler:OBJ1 " "Elaborating entity \"scheduler\" for hierarchy \"asip:OBJ3\|datapath:OBJ3\|scheduler:OBJ1\"" {  } { { "datapath.vhd" "OBJ1" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/datapath.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ToneGenerator ToneGenerator:OBJ4 " "Elaborating entity \"ToneGenerator\" for hierarchy \"ToneGenerator:OBJ4\"" {  } { { "smdb.vhd" "OBJ4" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioInterface AudioInterface:assm " "Elaborating entity \"AudioInterface\" for hierarchy \"AudioInterface:assm\"" {  } { { "smdb.vhd" "assm" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioSubSystemMono AudioInterface:assm\|AudioSubSystemMono:ASSM " "Elaborating entity \"AudioSubSystemMono\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\"" {  } { { "filesIP/AudioInterface.vhd" "ASSM" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioInterface.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen AudioInterface:assm\|AudioSubSystemMono:ASSM\|ClockGen:CG " "Elaborating entity \"ClockGen\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|ClockGen:CG\"" {  } { { "filesIP/AudioSubSystemMono.vhd" "CG" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser AudioInterface:assm\|AudioSubSystemMono:ASSM\|Synchroniser:SYN " "Elaborating entity \"Synchroniser\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|Synchroniser:SYN\"" {  } { { "filesIP/AudioSubSystemMono.vhd" "SYN" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodecInit AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI " "Elaborating entity \"CodecInit\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\"" {  } { { "filesIP/AudioSubSystemMono.vhd" "CI" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CTx AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX " "Elaborating entity \"I2CTx\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX\"" {  } { { "filesIP/CodecInit.vhd" "TX" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/CodecInit.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CTxDp AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX\|I2CTxDp:DP " "Elaborating entity \"I2CTxDp\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX\|I2CTxDp:DP\"" {  } { { "filesIP/I2CTx.vhd" "DP" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "I2CTxCu AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX\|I2CTxCu:CU A:nestedfsm " "Elaborating entity \"I2CTxCu\" using architecture \"A:nestedfsm\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|CodecInit:CI\|I2CTx:TX\|I2CTxCu:CU\"" {  } { { "filesIP/I2CTx.vhd" "CU" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/I2CTx.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudRx AudioInterface:assm\|AudioSubSystemMono:ASSM\|AudRx:AI " "Elaborating entity \"AudRx\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|AudRx:AI\"" {  } { { "filesIP/AudioSubSystemMono.vhd" "AI" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudTx AudioInterface:assm\|AudioSubSystemMono:ASSM\|AudTx:AO " "Elaborating entity \"AudTx\" for hierarchy \"AudioInterface:assm\|AudioSubSystemMono:ASSM\|AudTx:AO\"" {  } { { "filesIP/AudioSubSystemMono.vhd" "AO" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/filesIP/AudioSubSystemMono.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851994437 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "PreScale:OBJ2\|Mux0 " "Found clock multiplexer PreScale:OBJ2\|Mux0" {  } { { "PreScale.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/PreScale.vhd" 57 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638851994588 "|smdb|PreScale:OBJ2|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1638851994588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638851995650 "|smdb|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638851995650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638851995718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638851997872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638851997872 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "smdb.vhd" "" { Text "C:/Users/Sahaj Singh/Documents/Fall 2021/252Labz/Final/smdb.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638851997934 "|smdb|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638851997934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1147 " "Implemented 1147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638851997934 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638851997934 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1638851997934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1033 " "Implemented 1033 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638851997934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638851997934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638851997949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 20:39:57 2021 " "Processing ended: Mon Dec 06 20:39:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638851997949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638851997949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638851997949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638851997949 ""}
