
C:\cortex\gateway\out\stm32f10x_gpio.o:     file format elf32-littlearm
C:\cortex\gateway\out\stm32f10x_gpio.o


Disassembly of section .text.GPIO_DeInit:

00000000 <GPIO_DeInit>:
GPIO_DeInit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:52
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
   0:	b507      	push	{r0, r1, r2, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:56
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
   2:	4b24      	ldr	r3, [pc, #144]	; (94 <GPIO_DeInit+0x94>)
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:52
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
   4:	9001      	str	r0, [sp, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:56
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
   6:	4298      	cmp	r0, r3
   8:	d026      	beq.n	58 <GPIO_DeInit+0x58>
   a:	d809      	bhi.n	20 <GPIO_DeInit+0x20>
   c:	4b22      	ldr	r3, [pc, #136]	; (98 <GPIO_DeInit+0x98>)
   e:	4298      	cmp	r0, r3
  10:	d016      	beq.n	40 <GPIO_DeInit+0x40>
  12:	4b22      	ldr	r3, [pc, #136]	; (9c <GPIO_DeInit+0x9c>)
  14:	4298      	cmp	r0, r3
  16:	d019      	beq.n	4c <GPIO_DeInit+0x4c>
  18:	4b21      	ldr	r3, [pc, #132]	; (a0 <GPIO_DeInit+0xa0>)
  1a:	4298      	cmp	r0, r3
  1c:	d138      	bne.n	90 <GPIO_DeInit+0x90>
  1e:	e009      	b.n	34 <GPIO_DeInit+0x34>
  20:	4b20      	ldr	r3, [pc, #128]	; (a4 <GPIO_DeInit+0xa4>)
  22:	4298      	cmp	r0, r3
  24:	d024      	beq.n	70 <GPIO_DeInit+0x70>
  26:	4b20      	ldr	r3, [pc, #128]	; (a8 <GPIO_DeInit+0xa8>)
  28:	4298      	cmp	r0, r3
  2a:	d027      	beq.n	7c <GPIO_DeInit+0x7c>
  2c:	4b1f      	ldr	r3, [pc, #124]	; (ac <GPIO_DeInit+0xac>)
  2e:	4298      	cmp	r0, r3
  30:	d12e      	bne.n	90 <GPIO_DeInit+0x90>
  32:	e017      	b.n	64 <GPIO_DeInit+0x64>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:59
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
  34:	2004      	movs	r0, #4
  36:	2101      	movs	r1, #1
  38:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:60
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
  3c:	2004      	movs	r0, #4
  3e:	e024      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:64
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
  40:	2008      	movs	r0, #8
  42:	2101      	movs	r1, #1
  44:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:65
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
  48:	2008      	movs	r0, #8
  4a:	e01e      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:69
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
  4c:	2010      	movs	r0, #16
  4e:	2101      	movs	r1, #1
  50:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:70
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
  54:	2010      	movs	r0, #16
  56:	e018      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:74
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
  58:	2020      	movs	r0, #32
  5a:	2101      	movs	r1, #1
  5c:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:75
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
  60:	2020      	movs	r0, #32
  62:	e012      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:79
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
  64:	2040      	movs	r0, #64	; 0x40
  66:	2101      	movs	r1, #1
  68:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:80
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
  6c:	2040      	movs	r0, #64	; 0x40
  6e:	e00c      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:84
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
  70:	2080      	movs	r0, #128	; 0x80
  72:	2101      	movs	r1, #1
  74:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:85
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
  78:	2080      	movs	r0, #128	; 0x80
  7a:	e006      	b.n	8a <GPIO_DeInit+0x8a>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:89
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
  7c:	f44f 7080 	mov.w	r0, #256	; 0x100
  80:	2101      	movs	r1, #1
  82:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:90
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
  86:	f44f 7080 	mov.w	r0, #256	; 0x100
  8a:	2100      	movs	r1, #0
  8c:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:96
      break;                       

    default:
      break;
  }
}
  90:	bd0e      	pop	{r1, r2, r3, pc}
  92:	bf00      	nop
  94:	40011400 	.word	0x40011400
  98:	40010c00 	.word	0x40010c00
  9c:	40011000 	.word	0x40011000
  a0:	40010800 	.word	0x40010800
  a4:	40011c00 	.word	0x40011c00
  a8:	40012000 	.word	0x40012000
  ac:	40011800 	.word	0x40011800

Disassembly of section .text.GPIO_AFIODeInit:

00000000 <GPIO_AFIODeInit>:
GPIO_AFIODeInit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:109
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
   0:	2001      	movs	r0, #1
   2:	4601      	mov	r1, r0
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:108
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
   4:	b510      	push	{r4, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:109
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
   6:	f7ff fffe 	bl	0 <RCC_APB2PeriphResetCmd>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:110
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
   a:	2001      	movs	r0, #1
   c:	2100      	movs	r1, #0
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:111
}
   e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:110
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
  12:	f7ff bffe 	b.w	0 <RCC_APB2PeriphResetCmd>

Disassembly of section .text.GPIO_Init:

00000000 <GPIO_Init>:
GPIO_Init():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:135
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
   0:	78cb      	ldrb	r3, [r1, #3]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:125
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
   2:	b5f0      	push	{r4, r5, r6, r7, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:137
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
   4:	f013 0f10 	tst.w	r3, #16
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:135
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
   8:	f003 020f 	and.w	r2, r3, #15
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:147
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
   c:	880e      	ldrh	r6, [r1, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:142
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
   e:	bf1c      	itt	ne
  10:	788b      	ldrbne	r3, [r1, #2]
  12:	431a      	orrne	r2, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:147
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  14:	f016 0fff 	tst.w	r6, #255	; 0xff
  18:	d01d      	beq.n	56 <GPIO_Init+0x56>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:149
  {
    tmpreg = GPIOx->CRL;
  1a:	6804      	ldr	r4, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:151

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
  1c:	2300      	movs	r3, #0
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:153
    {
      pos = ((u32)0x01) << pinpos;
  1e:	2701      	movs	r7, #1
  20:	409f      	lsls	r7, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:155
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
  22:	ea07 0506 	and.w	r5, r7, r6
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:157

      if (currentpin == pos)
  26:	42bd      	cmp	r5, r7
  28:	d111      	bne.n	4e <GPIO_Init+0x4e>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:159
      {
        pos = pinpos << 2;
  2a:	009f      	lsls	r7, r3, #2
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:161
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
  2c:	f04f 0c0f 	mov.w	ip, #15
  30:	fa0c fc07 	lsl.w	ip, ip, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:165
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
  34:	fa12 f707 	lsls.w	r7, r2, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:162
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
  38:	ea24 040c 	bic.w	r4, r4, ip
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:165

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
  3c:	433c      	orrs	r4, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:168

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
  3e:	78cf      	ldrb	r7, [r1, #3]
  40:	2f28      	cmp	r7, #40	; 0x28
  42:	d101      	bne.n	48 <GPIO_Init+0x48>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:170
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
  44:	6145      	str	r5, [r0, #20]
  46:	e002      	b.n	4e <GPIO_Init+0x4e>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:175
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
  48:	2f48      	cmp	r7, #72	; 0x48
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:177
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
  4a:	bf08      	it	eq
  4c:	6105      	streq	r5, [r0, #16]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:151
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
  4e:	3301      	adds	r3, #1
  50:	2b08      	cmp	r3, #8
  52:	d1e4      	bne.n	1e <GPIO_Init+0x1e>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:182
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
  54:	6004      	str	r4, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:187
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  56:	880e      	ldrh	r6, [r1, #0]
  58:	2eff      	cmp	r6, #255	; 0xff
  5a:	d91f      	bls.n	9c <GPIO_Init+0x9c>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:189
  {
    tmpreg = GPIOx->CRH;
  5c:	6844      	ldr	r4, [r0, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:190
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
  5e:	2300      	movs	r3, #0
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:124
*                    contains the configuration information for the specified GPIO
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
  60:	f103 0508 	add.w	r5, r3, #8
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:192
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
  64:	2701      	movs	r7, #1
  66:	40af      	lsls	r7, r5
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:194
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
  68:	ea07 0506 	and.w	r5, r7, r6
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:195
      if (currentpin == pos)
  6c:	42bd      	cmp	r5, r7
  6e:	d111      	bne.n	94 <GPIO_Init+0x94>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:197
      {
        pos = pinpos << 2;
  70:	009f      	lsls	r7, r3, #2
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:199
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
  72:	f04f 0c0f 	mov.w	ip, #15
  76:	fa0c fc07 	lsl.w	ip, ip, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:203
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
  7a:	fa12 f707 	lsls.w	r7, r2, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:200
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
  7e:	ea24 040c 	bic.w	r4, r4, ip
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:203

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
  82:	433c      	orrs	r4, r7
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:206

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
  84:	78cf      	ldrb	r7, [r1, #3]
  86:	2f28      	cmp	r7, #40	; 0x28
  88:	d101      	bne.n	8e <GPIO_Init+0x8e>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:208
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
  8a:	6145      	str	r5, [r0, #20]
  8c:	e002      	b.n	94 <GPIO_Init+0x94>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:211
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
  8e:	2f48      	cmp	r7, #72	; 0x48
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:213
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
  90:	bf08      	it	eq
  92:	6105      	streq	r5, [r0, #16]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:190
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
  94:	3301      	adds	r3, #1
  96:	2b08      	cmp	r3, #8
  98:	d1e2      	bne.n	60 <GPIO_Init+0x60>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:217
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
  9a:	6044      	str	r4, [r0, #4]
  9c:	bdf0      	pop	{r4, r5, r6, r7, pc}

Disassembly of section .text.GPIO_StructInit:

00000000 <GPIO_StructInit>:
GPIO_StructInit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:232
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
   0:	f04f 33ff 	mov.w	r3, #4294967295
   4:	8003      	strh	r3, [r0, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:233
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
   6:	2302      	movs	r3, #2
   8:	7083      	strb	r3, [r0, #2]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:234
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
   a:	18db      	adds	r3, r3, r3
   c:	70c3      	strb	r3, [r0, #3]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:235
}
   e:	4770      	bx	lr

Disassembly of section .text.GPIO_ReadInputDataBit:

00000000 <GPIO_ReadInputDataBit>:
GPIO_ReadInputDataBit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:254
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
   0:	6883      	ldr	r3, [r0, #8]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:256
  {
    bitstatus = (u8)Bit_SET;
   2:	4219      	tst	r1, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:263
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
   4:	bf0c      	ite	eq
   6:	2000      	moveq	r0, #0
   8:	2001      	movne	r0, #1
   a:	4770      	bx	lr

Disassembly of section .text.GPIO_ReadInputData:

00000000 <GPIO_ReadInputData>:
GPIO_ReadInputData():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:277
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
   0:	6880      	ldr	r0, [r0, #8]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:278
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr

Disassembly of section .text.GPIO_ReadOutputDataBit:

00000000 <GPIO_ReadOutputDataBit>:
GPIO_ReadOutputDataBit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:297

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
   0:	68c3      	ldr	r3, [r0, #12]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:299
  {
    bitstatus = (u8)Bit_SET;
   2:	4219      	tst	r1, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:306
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
   4:	bf0c      	ite	eq
   6:	2000      	moveq	r0, #0
   8:	2001      	movne	r0, #1
   a:	4770      	bx	lr

Disassembly of section .text.GPIO_ReadOutputData:

00000000 <GPIO_ReadOutputData>:
GPIO_ReadOutputData():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:320
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
   0:	68c0      	ldr	r0, [r0, #12]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:321
}
   2:	b280      	uxth	r0, r0
   4:	4770      	bx	lr

Disassembly of section .text.GPIO_SetBits:

00000000 <GPIO_SetBits>:
GPIO_SetBits():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:339
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
   0:	6101      	str	r1, [r0, #16]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:340
}
   2:	4770      	bx	lr

Disassembly of section .text.GPIO_ResetBits:

00000000 <GPIO_ResetBits>:
GPIO_ResetBits():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:358
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
   0:	6141      	str	r1, [r0, #20]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:359
}
   2:	4770      	bx	lr

Disassembly of section .text.GPIO_WriteBit:

00000000 <GPIO_WriteBit>:
GPIO_WriteBit():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:381
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
   0:	b10a      	cbz	r2, 6 <GPIO_WriteBit+0x6>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:383
  {
    GPIOx->BSRR = GPIO_Pin;
   2:	6101      	str	r1, [r0, #16]
   4:	4770      	bx	lr
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:387
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
   6:	6141      	str	r1, [r0, #20]
   8:	4770      	bx	lr

Disassembly of section .text.GPIO_Write:

00000000 <GPIO_Write>:
GPIO_Write():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:405
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
   0:	60c1      	str	r1, [r0, #12]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:406
}
   2:	4770      	bx	lr

Disassembly of section .text.GPIO_PinLockConfig:

00000000 <GPIO_PinLockConfig>:
GPIO_PinLockConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:426
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
   0:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:428
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
   4:	6183      	str	r3, [r0, #24]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:430
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
   6:	6181      	str	r1, [r0, #24]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:432
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
   8:	6183      	str	r3, [r0, #24]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:434
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
   a:	6983      	ldr	r3, [r0, #24]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:436
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
   c:	6983      	ldr	r3, [r0, #24]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:437
}
   e:	4770      	bx	lr

Disassembly of section .text.GPIO_EventOutputConfig:

00000000 <GPIO_EventOutputConfig>:
GPIO_EventOutputConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:452
*                    This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EventOutputConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
   0:	b510      	push	{r4, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:459

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
   2:	4a06      	ldr	r2, [pc, #24]	; (1c <GPIO_EventOutputConfig+0x1c>)
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:461
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
   4:	f64f 7380 	movw	r3, #65408	; 0xff80
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:459

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
   8:	6814      	ldr	r4, [r2, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:462
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
   a:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:461
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
   e:	ea04 0303 	and.w	r3, r4, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:463
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
  12:	ea41 0303 	orr.w	r3, r1, r3
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:465

  AFIO->EVCR = tmpreg;
  16:	6013      	str	r3, [r2, #0]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:466
}
  18:	bd10      	pop	{r4, pc}
  1a:	bf00      	nop
  1c:	40010000 	.word	0x40010000

Disassembly of section .text.GPIO_EventOutputCmd:

00000000 <GPIO_EventOutputCmd>:
GPIO_EventOutputCmd():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:481
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
   0:	60184b01 	.word	0x60184b01
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:482
}
   4:	4770      	bx	lr
   6:	bf00      	nop
   8:	4220001c 	.word	0x4220001c

Disassembly of section .text.GPIO_PinRemapConfig:

00000000 <GPIO_PinRemapConfig>:
GPIO_PinRemapConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:520
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
   0:	b530      	push	{r4, r5, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:527

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
   2:	4a14      	ldr	r2, [pc, #80]	; (54 <GPIO_PinRemapConfig+0x54>)
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:532

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
   4:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
   8:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:527

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
   c:	6853      	ldr	r3, [r2, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:530

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
   e:	b284      	uxth	r4, r0
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:532

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  10:	d106      	bne.n	20 <GPIO_PinRemapConfig+0x20>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:535
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  12:	6855      	ldr	r5, [r2, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:534
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
  14:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:535
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  18:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
  1c:	6055      	str	r5, [r2, #4]
  1e:	e011      	b.n	44 <GPIO_PinRemapConfig+0x44>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:537
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  20:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
  24:	d006      	beq.n	34 <GPIO_PinRemapConfig+0x34>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:529
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  26:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
  2a:	0c12      	lsrs	r2, r2, #16
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:539
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
  2c:	2503      	movs	r5, #3
  2e:	fa15 f202 	lsls.w	r2, r5, r2
  32:	e003      	b.n	3c <GPIO_PinRemapConfig+0x3c>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:545
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
  34:	0d42      	lsrs	r2, r0, #21
  36:	0112      	lsls	r2, r2, #4
  38:	fa14 f202 	lsls.w	r2, r4, r2
  3c:	ea23 0302 	bic.w	r3, r3, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:546
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  40:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:549
  }

  if (NewState != DISABLE)
  44:	b119      	cbz	r1, 4e <GPIO_PinRemapConfig+0x4e>
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:551
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
  46:	0d40      	lsrs	r0, r0, #21
  48:	0100      	lsls	r0, r0, #4
  4a:	4084      	lsls	r4, r0
  4c:	4323      	orrs	r3, r4
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:554
  }

  AFIO->MAPR = tmpreg;
  4e:	4a01      	ldr	r2, [pc, #4]	; (54 <GPIO_PinRemapConfig+0x54>)
  50:	6053      	str	r3, [r2, #4]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:555
}
  52:	bd30      	pop	{r4, r5, pc}
  54:	40010000 	.word	0x40010000

Disassembly of section .text.GPIO_EXTILineConfig:

00000000 <GPIO_EXTILineConfig>:
GPIO_EXTILineConfig():
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:577

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
   0:	0203f001 	.word	0x0203f001
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:570
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
   4:	b530      	push	{r4, r5, lr}
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:577

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
   6:	0092      	lsls	r2, r2, #2
   8:	240f      	movs	r4, #15
   a:	4094      	lsls	r4, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:580

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
   c:	fa10 f202 	lsls.w	r2, r0, r2
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:579
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  10:	4b07      	ldr	r3, [pc, #28]	; (30 <GPIO_EXTILineConfig+0x30>)
  12:	0889      	lsrs	r1, r1, #2
  14:	3102      	adds	r1, #2
  16:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
  1a:	ea25 0404 	bic.w	r4, r5, r4
  1e:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:580
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
  22:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
  26:	ea42 0404 	orr.w	r4, r2, r4
  2a:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
C:\cortex\gateway\stlibrary\src/stm32f10x_gpio.c:581
}
  2e:	bd30      	pop	{r4, r5, pc}
  30:	40010000 	.word	0x40010000
