<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <link href="/kxreader/Content/css/detail?v=qX2z2KjRAEyQiNfAbKtl7dLnsqFoQ5Jdw3TZfDf0n1k1" rel="stylesheet"/>

    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>
</head>

<body>
    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637134009504162500%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dWXYJ201906007%26RESULT%3d1%26SIGN%3dZYTG8NwVSVcToArE4eWnNGIpnlc%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201906007&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=WXYJ201906007&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>

    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201906007&amp;v=MDUwOTZWN3ZMTWpYU1pMRzRIOWpNcVk5Rlk0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5M2g=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#21" data-title="1 &lt;b&gt;引 言&lt;/b&gt; ">1 <b>引 言</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#26" data-title="2 &lt;b&gt;控制器整体结构和&lt;/b&gt;MCU&lt;b&gt;设计&lt;/b&gt; ">2 <b>控制器整体结构和</b>MCU<b>设计</b></a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#27" data-title="2.1 &lt;b&gt;控制器整体结构&lt;/b&gt;">2.1 <b>控制器整体结构</b></a></li>
                                                <li><a href="#31" data-title="2.2 MCU&lt;b&gt;硬件功能设计&lt;/b&gt;">2.2 MCU<b>硬件功能设计</b></a></li>
                                                <li><a href="#40" data-title="2.3 &lt;b&gt;指令集设计与固件程序&lt;/b&gt;">2.3 <b>指令集设计与固件程序</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#44" data-title="3 &lt;b&gt;功能仿真验证&lt;/b&gt; ">3 <b>功能仿真验证</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#55" data-title="4 &lt;b&gt;分析&lt;/b&gt; ">4 <b>分析</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#58" data-title="5 &lt;b&gt;结束语&lt;/b&gt; ">5 <b>结束语</b></a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#29" data-title="&lt;b&gt;图&lt;/b&gt;1 &lt;b&gt;控制器整体结构图&lt;/b&gt;"><b>图</b>1 <b>控制器整体结构图</b></a></li>
                                                <li><a href="#33" data-title="&lt;b&gt;图&lt;/b&gt;2 MCU&lt;b&gt;内部模块划分&lt;/b&gt;"><b>图</b>2 MCU<b>内部模块划分</b></a></li>
                                                <li><a href="#42" data-title="&lt;b&gt;表&lt;/b&gt;1 &lt;b&gt;指令集&lt;/b&gt;"><b>表</b>1 <b>指令集</b></a></li>
                                                <li><a href="#47" data-title="&lt;b&gt;表&lt;/b&gt;2 &lt;b&gt;信号说明&lt;/b&gt;"><b>表</b>2 <b>信号说明</b></a></li>
                                                <li><a href="#50" data-title="&lt;b&gt;图&lt;/b&gt;3 TLC read &lt;b&gt;仿真结果&lt;/b&gt;"><b>图</b>3 TLC read <b>仿真结果</b></a></li>
                                                <li><a href="#54" data-title="&lt;b&gt;表&lt;/b&gt;3 MCU&lt;b&gt;性能参数&lt;/b&gt;"><b>表</b>3 MCU<b>性能参数</b></a></li>
                                                <li><a href="#57" data-title="&lt;b&gt;图&lt;/b&gt;4 &lt;b&gt;百万门级状态机与&lt;/b&gt;MCU&lt;b&gt;优化升级流程对比图&lt;/b&gt;"><b>图</b>4 <b>百万门级状态机与</b>MCU<b>优化升级流程对比图</b></a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="3">


                                    <a id="bibliography_1" title=" PARK K T, KIM D, HWANG S, et al.A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure[C]// International Solid-State Circuits Conference, USA, 2008:510-632." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A 45nm 4Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure">
                                        <b>[1]</b>
                                         PARK K T, KIM D, HWANG S, et al.A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure[C]// International Solid-State Circuits Conference, USA, 2008:510-632.
                                    </a>
                                </li>
                                <li id="5">


                                    <a id="bibliography_2" title=" PARK K T, BYEON D S, KIM D H.A world&#39;s first product of three-dimensional vertical NAND Flash memory and beyond[C]// Non-Volatile Memory Technology Symposium, South Korea, 2015:1-5." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A world&amp;#39;&amp;#39;s first product of three-dimensional vertical NAND Flash memory and beyond">
                                        <b>[2]</b>
                                         PARK K T, BYEON D S, KIM D H.A world&#39;s first product of three-dimensional vertical NAND Flash memory and beyond[C]// Non-Volatile Memory Technology Symposium, South Korea, 2015:1-5.
                                    </a>
                                </li>
                                <li id="7">


                                    <a id="bibliography_3" title=" PARK K T, NAM S, KIM D, et al.Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming[J].IEEE Journal of Solid-State Circuits, 2014, 50 (1) :204-213." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming">
                                        <b>[3]</b>
                                         PARK K T, NAM S, KIM D, et al.Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming[J].IEEE Journal of Solid-State Circuits, 2014, 50 (1) :204-213.
                                    </a>
                                </li>
                                <li id="9">


                                    <a id="bibliography_4" title=" SHIN S H, SHIM D K, JEONG J Y, et al.A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND Flash memory[C]// Symposium on VLSI Circuits, USA, 2012:132-133." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory">
                                        <b>[4]</b>
                                         SHIN S H, SHIM D K, JEONG J Y, et al.A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND Flash memory[C]// Symposium on VLSI Circuits, USA, 2012:132-133.
                                    </a>
                                </li>
                                <li id="11">


                                    <a id="bibliography_5" title=" MAROTTA G G, MACEROLA A, D ALESSANDRO A, et al.A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s[C]//International Solid-State Circuits Conference, USA, 2010:444-445." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s">
                                        <b>[5]</b>
                                         MAROTTA G G, MACEROLA A, D ALESSANDRO A, et al.A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s[C]//International Solid-State Circuits Conference, USA, 2010:444-445.
                                    </a>
                                </li>
                                <li id="13">


                                    <a id="bibliography_6" title=" SILVAGNI A, FUSILLO G, RAVASIO R, et al.An overview of logic architectures inside Flash memory devices[J].Proceedings of the IEEE, 2003, 91 (4) :569-580." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An overview of logic architectures inside flash memory devices">
                                        <b>[6]</b>
                                         SILVAGNI A, FUSILLO G, RAVASIO R, et al.An overview of logic architectures inside Flash memory devices[J].Proceedings of the IEEE, 2003, 91 (4) :569-580.
                                    </a>
                                </li>
                                <li id="15">


                                    <a id="bibliography_7" title=" CAMPARDO G, MICHELONI R, NOVOSEL D.VLSI-Design of Non-Volatile Memories[M].Berlin:Springer Press, 2005.448-449." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=VLSI-Design of Non-Volatile Memories">
                                        <b>[7]</b>
                                         CAMPARDO G, MICHELONI R, NOVOSEL D.VLSI-Design of Non-Volatile Memories[M].Berlin:Springer Press, 2005.448-449.
                                    </a>
                                </li>
                                <li id="17">


                                    <a id="bibliography_8" title=" WORKGROUPO.Open NANDFlash interface specification[Z].Revision, 2014, 2:1-174." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Open NANDFlash interface specification">
                                        <b>[8]</b>
                                         WORKGROUPO.Open NANDFlash interface specification[Z].Revision, 2014, 2:1-174.
                                    </a>
                                </li>
                                <li id="19">


                                    <a id="bibliography_9" title=" IM J-W, JEONG W, KIM D-H, et al.A 128Gb 3b/cell V-NAND Flash memory with 1Gb/s I/O rate[C]// International Solid-State Circuits Conference, USA, 2015:1-3." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A 128Gb 3b/cell V-NAND Flash memory with 1Gb/s I/O rate">
                                        <b>[9]</b>
                                         IM J-W, JEONG W, KIM D-H, et al.A 128Gb 3b/cell V-NAND Flash memory with 1Gb/s I/O rate[C]// International Solid-State Circuits Conference, USA, 2015:1-3.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">



        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=WXYJ" target="_blank">微电子学与计算机</a>
                2019,36(06),31-34+39             </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm">3<b>D NAND Flash 的片上控制逻辑电路设计</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%8E%8B%E7%BE%8E%E5%85%B0&amp;code=#&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">王美兰</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E7%8E%8B%E9%A2%80&amp;code=39817738&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">王颀</a>
                                <a href="javascript:;">陈振家</a>
                                <a href="javascript:;">刘志</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E6%A1%94%E8%90%8D&amp;code=#&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张桔萍</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E9%9C%8D%E5%AE%97%E4%BA%AE&amp;code=39817739&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">霍宗亮</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%A4%A7%E5%AD%A6&amp;code=1698842&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院大学</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E4%B8%AD%E5%9B%BD%E7%A7%91%E5%AD%A6%E9%99%A2%E5%BE%AE%E7%94%B5%E5%AD%90%E7%A0%94%E7%A9%B6%E6%89%80&amp;code=0052330&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">中国科学院微电子研究所</a>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E9%95%BF%E6%B1%9F%E5%AD%98%E5%82%A8%E7%A7%91%E6%8A%80%E6%9C%89%E9%99%90%E5%85%AC%E5%8F%B8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">长江存储科技有限公司</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>本文设计并实现了基于MCU的控制逻辑电路, 并在仿真环境下进行了功能验证, 用Design Compiler完成逻辑综合.结果表明, MCU工作正常, 所占面积为0.35 mm<sup>2</sup>, 在33 MHz的工作频率下动态功耗为7.52 mW, 符合设计目标.与传统的控制逻辑电路相比, 基于MCU的控制逻辑电路具有更高的可修改灵活性, 极大降低了升级产品的流片成本, 缩短控制逻辑电路设计更新周期约50%.</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=3D%20NAND%20Flash&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">3D NAND Flash;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E6%8E%A7%E5%88%B6%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">控制逻辑电路;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=MCU&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">MCU;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%AE%BE%E8%AE%A1%E7%81%B5%E6%B4%BB%E6%80%A7&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">设计灵活性;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    王美兰, 女, (1993-) , 硕士研究生.研究方向为数字集成电路设计.E-mail:wangmeilan16@mails.ucas.ac.on.;
                                </span>
                                <span>
                                    王颀, 男, (1975-) , 博士, 研究员, 博士生导师.研究方向为新型存储器设计技术研究.;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-09-27</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家自然科学基金 (61474137);</span>
                                <span>国家重点研发计划项目 (2018YFB1107700);</span>
                    </p>
            </div>
                    <h1><b>Design of</b> 3<b>D NAND flash memory on-chip control logic circuit</b></h1>
                    <h2>
                    <span>WANG Mei-lan</span>
                    <span>WANG Qi</span>
                    <span>CHEN Zhen-jia</span>
                    <span>LIU Zhi</span>
                    <span>ZHANG Ju-ping</span>
                    <span>HUO Zong-liang</span>
            </h2>
                    <h2>
                    <span>University of Chinese Academy of Sciences</span>
                    <span>Institute of Microelectronics, The Chinese Academy of Sciences</span>
                    <span>Yangtze memory technologies</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>This paper presents an implementation based on MCU as the control logic circuit for 3 D NAND Flash. The proposed circuit has passed functional verification in simulation environment and been synthesized by Design Compiler. Its area is 0.35 mm<sup>2</sup>, and the dynamic power consumption is 7.52 mW at 33 MHz operating frequency. Compared with the traditional design, control logic circuit based on MCU is easier to be modified, which can greatly reduce the tape out cost of the upgraded product and shorten upgrade cycle by approximately 50%.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=3D%20NAND%20Flash&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">3D NAND Flash;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=control%20logic&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">control logic;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=MCU&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">MCU;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=design%20flexibility&amp;code=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">design flexibility;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-09-27</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="21" name="21" class="anchor-tag">1 <b>引 言</b></h3>
                <div class="p1">
                    <p id="22">NAND Flash具有特殊的存储机制, 不支持随机字节访问, 读出和写入操作都是页 (Page) 大小的整数倍, 擦除则是以块 (Block) 为单位, 同一页面在未擦除前不允许进行多次写操作, 因此只有设计特殊的NAND Flash控制逻辑电路才能被上层设备使用.同时, 内部嵌入逻辑电路有利于简化用户接口, 释放外部控制器的资源, 达到存储设备整体的性能的优化.</p>
                </div>
                <div class="p1">
                    <p id="23">为了实现更高的存储容量, 同时解决由于器件尺寸不断缩小导致的单元间串扰等各种问题, 传统平面型NANF Flash转向3D NAND Flash已成为一种必然趋势.近几年来, 从器件的可行性到芯片的实现, 已经有大量的研究<citation id="61" type="reference"><link href="3" rel="bibliography" /><link href="5" rel="bibliography" /><sup>[<a class="sup">1</a>,<a class="sup">2</a>]</sup></citation>.随着3D NAND Flash的存储容量的扩大, 编程和读取算法的复杂度随之提高<citation id="62" type="reference"><link href="7" rel="bibliography" /><link href="9" rel="bibliography" /><sup>[<a class="sup">3</a>,<a class="sup">4</a>]</sup></citation>, 三层存储单元 (Triple Level Cell, TLC) 技术的实现, 使得每个状态的阈值电压分布变得更窄<citation id="60" type="reference"><link href="11" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>, 对控制的精确度要求更高.因此, 对控制逻辑电路的精心设计对提高3D NAND Flash的整体性能具有重要的意义.</p>
                </div>
                <div class="p1">
                    <p id="24">传统的NAND Flash的控制逻辑电路用状态机 (Finite State Machine, FSM) 实现.状态机的速度较快, 所有的输出能够作为所有输入的函数, 在输入改变时能够及时更新.但是由于每次算法的改动都需要重新进行一次完整的流程设计<citation id="63" type="reference"><link href="13" rel="bibliography" /><sup>[<a class="sup">6</a>]</sup></citation>, 设计周期长, 成本较高, 后期更新的灵活性低, 不利于越来越复杂的3D NAND Flash的算法的更新.</p>
                </div>
                <div class="p1">
                    <p id="25">MCU方案能够很好的解决状态机方案后期更新的灵活性低的问题.MCU方案的局限在于MCU通过固件程序产生控制信号, 从而在一个时钟周期内不能同时改变数目太多的输出信号, 一个8位数据位宽的MCU, 最多只能同时改变8个输出信号.因此, 对NAND Flash经典算法中同一时刻信号转换数目进行分析, 在NAND Flash的经典算法中需要在一个周期内同时改变的输出信号数目大多在4个以下<citation id="64" type="reference"><link href="15" rel="bibliography" /><sup>[<a class="sup">7</a>]</sup></citation>, 少数需要同时改变较多个信号的情况可用多个时钟周期完成, 因此不会影响控制逻辑电路的总体性能.所以, 用MCU代替状态机实现控制逻辑电路是可行的, 并且能够极大地提高控制逻辑电路可修改的灵活性.据此, 本文设计了适用于3D NAND Flash 的基于MCU的片上控制逻辑电路.</p>
                </div>
                <h3 id="26" name="26" class="anchor-tag">2 <b>控制器整体结构和</b>MCU<b>设计</b></h3>
                <h4 class="anchor-tag" id="27" name="27">2.1 <b>控制器整体结构</b></h4>
                <div class="p1">
                    <p id="28">3D NAND Flash控制器的整体结构框图如图1所示.外部控制器向3D NAND Flash发送各项操作命令;用户接口作为Flash与外界的接口模块, 兼容ONFI4.0协议, 负责对I/O口接收的用户命令地址等信号进行解析, 完成命令与地址的接收译码;MCU接收到用户接口传送的相关信号后, 产生各种控制信号到控制寄存器完成各类操作的逻辑控制, 包括对3D NAND Flash阵列的字线 (Word Line) 、位线 (Bit Line) 以及页缓存器与外围模拟模块的控制等;外围电路主要有模拟模块, 如电源电压电路, 温度补偿电路, 行、列译码器等.MCU控制模拟模块, 为3D NAND 阵列提供不同操作所需的不同电压及控制加电压的时序, 数据通路 (Datapath) 是3D NAND Flash与外界传输数据的高速通路.</p>
                </div>
                <div class="area_img" id="29">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201906007_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 控制器整体结构图" src="Detail/GetImg?filename=images/WXYJ201906007_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>1 <b>控制器整体结构图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201906007_029.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="30">本文实现的是控制器的“大脑”, 控制逻辑电路MCU的设计.MCU的设计主要有2方面的内容. (1) 硬件功能设计.根据需求对MCU的内部进行功能性划分, 并用硬件描述语言实现一套自定义指令集. (2) 固件程序.通过指令集的组合完成复杂的算法操作.</p>
                </div>
                <h4 class="anchor-tag" id="31" name="31">2.2 MCU<b>硬件功能设计</b></h4>
                <div class="p1">
                    <p id="32">3D NAND Flash的控制逻辑电路主要实现编程, 读取和擦除等算法, 因此, 相对于通用MCU, 可以最大化精简MCU的结构以节约成本.本文设计的MCU的各个功能模块划分如图2所示, 采用四级流水:取指→译码→执行→写回.</p>
                </div>
                <div class="area_img" id="33">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201906007_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 MCU内部模块划分" src="Detail/GetImg?filename=images/WXYJ201906007_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>2 MCU<b>内部模块划分</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201906007_033.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="34">取指令模块 (Fetch) :根据用户接口传送的不同命令, 如Read ID, 读操作, 编程操作等, 从ROM中读取相应指令.</p>
                </div>
                <div class="p1">
                    <p id="35">译码模块 (Decoder) :该模块负责将取得的指令进行解析译码, 并将结果传输到算数逻辑单元进行下一步运算, 或传输到执行模块进行读写寄存器等操作.</p>
                </div>
                <div class="p1">
                    <p id="36">算术逻辑单元 (ALU) :实现操作相关的算术运算和逻辑运算.</p>
                </div>
                <div class="p1">
                    <p id="37">执行模块 (Execute) :按照译码阶段给出的操作数、运算类型, 进行运算, 给出运算结果.</p>
                </div>
                <div class="p1">
                    <p id="38">写回模块 (Rewrite) :由一系列寄存器组构成, 包含状态寄存器, 控制器寄存器, 地址寄存器和数据寄存器等.其中状态寄存器用于保存3D NAND Flash工作时反馈的状态信息, 主要是Flash的R/B信号与阵列操作的反馈状态.写回模块为这些寄存器的更新和维护提供接口.</p>
                </div>
                <div class="p1">
                    <p id="39">另外, MCU按其存储类型可分为无片内ROM型和有片内ROM型.由于3D NAND Flash的片内操作比较固定, 因此采取片内有ROM型的MCU设计, 配置16 K字节的ROM存储固件程序, 2 K字节的RAM用于存储控制相关参数.</p>
                </div>
                <h4 class="anchor-tag" id="40" name="40">2.3 <b>指令集设计与固件程序</b></h4>
                <div class="p1">
                    <p id="41">3D NANDFlash的算法由一套自定义指令集实现并存储于ROM中.本文参考RSIC (Reduced Instruction Set Computer) 指令集的设计原则, 设计了一套专用指令集, 所设计的指令集长度为20 bit.按照功能分为4个类型, 包括数据传送类, 算术逻辑运算类, 跳转类和特殊指令类, 共11条, 如表1所示.</p>
                </div>
                <div class="area_img" id="42">
                    <p class="img_tit"><b>表</b>1 <b>指令集</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="42" border="1"><tr><td><br />指令类型</td><td>具体指令</td></tr><tr><td><br />数据传送类</td><td>SET CP CPRI CPIR</td></tr><tr><td><br />算术逻辑运算类</td><td>COMP</td></tr><tr><td><br />跳转类</td><td>JMP JMPC CALL RETN</td></tr><tr><td><br />特殊类</td><td>NULL LOOP WAIT</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="43">在数据传送类指令中, CP、CPRI和CPIR都是COPY指令, 区别在于寻址方式不同.CP指令的源寄存器与目标寄存器都是直接寻址, 而CPRI的目标寄存器是相对寻址, 源寄存器直接寻址, CPIR则相反.算术逻辑运算类指令COMP可根据第11～14 bit的不同值译码为不同的算术逻辑运算, 如加法、乘法、左移和异或等运算.跳转类指令分别为绝对跳转指令JMP、条件跳转指令JMPC以及调用指令组合CALL和RETN.特殊指令NULL指示程序的结束, LOOP与WAIT分别完成程序循环和不同的信号持续时间的要求.</p>
                </div>
                <h3 id="44" name="44" class="anchor-tag">3 <b>功能仿真验证</b></h3>
                <div class="p1">
                    <p id="45">对本文设计的MCU, 在EDA软件环境下用Synopsys的VCS工具进行功能的仿真验证.由该MCU组成的控制器控制3D NAND Flash阵列, 控制器接口兼容ONFI4.0协议<citation id="65" type="reference"><link href="17" rel="bibliography" /><sup>[<a class="sup">8</a>]</sup></citation>, 关键信号如表2所示.</p>
                </div>
                <div class="p1">
                    <p id="46">TLC技术通过对器件阈值分布的处理, 在一个存储单元中存入三个bit的信息量, 因此在同一根字线上的物理单元在逻辑上分为Lower page、Middle page和Upper page.图3是TLC读操作的仿真波形图.</p>
                </div>
                <div class="area_img" id="47">
                    <p class="img_tit"><b>表</b>2 <b>信号说明</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="47" border="1"><tr><td><br />信号名</td><td>描述</td></tr><tr><td><br />ce_n</td><td>片选信号, 低有效</td></tr><tr><td><br />cle</td><td>表明总线周期为命令类型</td></tr><tr><td><br />ale</td><td>表明总线周期为地址类型</td></tr><tr><td><br />web</td><td>写使能信号, 低有效</td></tr><tr><td><br />reb</td><td>读使能信号, 低有效</td></tr><tr><td><br />dq [7:0]</td><td>输入或输出数据端口</td></tr><tr><td><br />ready_busy</td><td>表明3D NAND Flash状态, 高为准备就绪</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="50">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201906007_05000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 TLC read 仿真结果" src="Detail/GetImg?filename=images/WXYJ201906007_05000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>3 TLC read <b>仿真结果</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201906007_05000.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <div class="p1">
                    <p id="51">根据ONFI接口协议, 控制器首先接收到读操作的预读取命令00H, 紧接着六个周期的地址数据&lt;00h-00h-00h-00h-00h-00h&gt;, 表明了读取的目标页所在的逻辑地址, 该地址包括逻辑单元号 (LUN) 、阵列 (Plane) 、块以及页地址, 该地址将映射在3D NAND Flash中某一层某一排具体逻辑单元, 最后收到页读取命令30H.正确接收到一系列地址与命令后, ready_busy信号拉低, 3D NAND Flash由MCU控制开始具体的读算法, 操作完成后ready_busy信号拉高, 将数据输出.图中三个页读取操作的页逻辑地址分别为00H, 01H和02H, 对应着Lower page read, Middle page read和Upper page read.</p>
                </div>
                <div class="p1">
                    <p id="52">由图可知, TLC模式的读算法可正确执行, 得到的数据与事先存储的数据一致, MCU的各个功能模块符合预期设计目标, 控制逻辑电路能够正常工作.</p>
                </div>
                <div class="p1">
                    <p id="53">功能仿真验证通过后, 用Synopsys公司的Design Compile (DC) 工具进行综合, 综合结果如下表3所示.结果显示, 本文设计的MCU面积较小, 功耗较低, 符合嵌入片内作为3D NAND Flash控制器的控制逻辑电路的需求.</p>
                </div>
                <div class="area_img" id="54">
                    <p class="img_tit"><b>表</b>3 MCU<b>性能参数</b> <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit"></p>
                    <p class="img_note"></p>
                    <table id="54" border="1"><tr><td><br />Total cell area</td><td>Total Dynamic Power</td><td>Max slack</td></tr><tr><td><br />355 561 μm2</td><td>7.525 9 mW</td><td>13.07 ns</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <h3 id="55" name="55" class="anchor-tag">4 <b>分析</b></h3>
                <div class="p1">
                    <p id="56">NAND Flash的控制逻辑电路通常用状态机实现.图4示出了NAND Flash算法更新后, 两种控制逻辑电路的更新实现的基本步骤和周期对比.由图可知, 状态机的每次更新都需要重新进行一次流程设计, 需要在功能验证后重新进行逻辑综合, 布局布线和后仿真时序分析 (STA) 等过程, 设计周期长, 百万门级的状态机的升级周期约为6～9个月, 设计更新的灵活性低.而MCU实现的控制逻辑电路, 设计更新只需进行固件程序的更新并进行功能验证, 设计周期短, 约为3～5个月, 所以采用MCU设计控制逻辑电路比状态机的更新周期缩短约50%.并且状态机的设计更新需要整个芯片重新流片, MCU只需重新流片ROM, 流片成本较低.</p>
                </div>
                <div class="area_img" id="57">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/WXYJ201906007_057.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 百万门级状态机与MCU优化升级流程对比图" src="Detail/GetImg?filename=images/WXYJ201906007_057.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit"><b>图</b>4 <b>百万门级状态机与</b>MCU<b>优化升级流程对比图</b>  <a class="btn-zoomin" href="Detail/GetImg?filename=images/WXYJ201906007_057.jpg&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit"></p>

                </div>
                <h3 id="58" name="58" class="anchor-tag">5 <b>结束语</b></h3>
                <div class="p1">
                    <p id="59">本文在对3D NAND Flash的控制需求仔细分析的基础上, 用MCU实现了3D NAND Flash的控制逻辑电路, 能够克服状态机的缺点, 缩短设计更新周期约50%, 有效地提高灵活性, 有利于3D NAND Flash编程和读取算法的不断优化, 缩短产品更新周期和提高竞争力, 满足市场需求.使用该控制逻辑电路, 还能够实现其他功能, 例如配合模拟电路完成编程读电压的温度补偿的设计, 提高读可靠性;控制页缓存器完成编程前数据预处理操作<citation id="66" type="reference"><link href="19" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>, 降低TLC编程时间.随着3D NAND Flash堆叠的层数越来越高, 基于MCU的控制逻辑电路将会有更大的应用空间.</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="3">
                            <a id="bibliography_1" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A 45nm 4Gb 3-dimensional double-stacked multi-level NAND flash memory with shared bitline structure">

                                <b>[1]</b> PARK K T, KIM D, HWANG S, et al.A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure[C]// International Solid-State Circuits Conference, USA, 2008:510-632.
                            </a>
                        </p>
                        <p id="5">
                            <a id="bibliography_2" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A world&amp;#39;&amp;#39;s first product of three-dimensional vertical NAND Flash memory and beyond">

                                <b>[2]</b> PARK K T, BYEON D S, KIM D H.A world's first product of three-dimensional vertical NAND Flash memory and beyond[C]// Non-Volatile Memory Technology Symposium, South Korea, 2015:1-5.
                            </a>
                        </p>
                        <p id="7">
                            <a id="bibliography_3" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming">

                                <b>[3]</b> PARK K T, NAM S, KIM D, et al.Three-Dimensional 128 Gb MLC Vertical NAND Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed Programming[J].IEEE Journal of Solid-State Circuits, 2014, 50 (1) :204-213.
                            </a>
                        </p>
                        <p id="9">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND flash memory">

                                <b>[4]</b> SHIN S H, SHIM D K, JEONG J Y, et al.A new 3-bit programming algorithm using SLC-to-TLC migration for 8MB/s high performance TLC NAND Flash memory[C]// Symposium on VLSI Circuits, USA, 2012:132-133.
                            </a>
                        </p>
                        <p id="11">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s">

                                <b>[5]</b> MAROTTA G G, MACEROLA A, D ALESSANDRO A, et al.A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s[C]//International Solid-State Circuits Conference, USA, 2010:444-445.
                            </a>
                        </p>
                        <p id="13">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An overview of logic architectures inside flash memory devices">

                                <b>[6]</b> SILVAGNI A, FUSILLO G, RAVASIO R, et al.An overview of logic architectures inside Flash memory devices[J].Proceedings of the IEEE, 2003, 91 (4) :569-580.
                            </a>
                        </p>
                        <p id="15">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=VLSI-Design of Non-Volatile Memories">

                                <b>[7]</b> CAMPARDO G, MICHELONI R, NOVOSEL D.VLSI-Design of Non-Volatile Memories[M].Berlin:Springer Press, 2005.448-449.
                            </a>
                        </p>
                        <p id="17">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Open NANDFlash interface specification">

                                <b>[8]</b> WORKGROUPO.Open NANDFlash interface specification[Z].Revision, 2014, 2:1-174.
                            </a>
                        </p>
                        <p id="19">
                            <a id="bibliography_9" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A 128Gb 3b/cell V-NAND Flash memory with 1Gb/s I/O rate">

                                <b>[9]</b> IM J-W, JEONG W, KIM D-H, et al.A 128Gb 3b/cell V-NAND Flash memory with 1Gb/s I/O rate[C]// International Solid-State Circuits Conference, USA, 2015:1-3.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="WXYJ201906007" />
        <input id="dpi" type="hidden" value="800" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>

    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=WXYJ201906007&amp;v=MDUwOTZWN3ZMTWpYU1pMRzRIOWpNcVk5Rlk0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5M2g=&amp;uid=WEEvREcwSlJHSldRa1Fhb09jT0lPUUo3bEZ1NGRMODlOanZuT1VLOEVOTT0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>

</body>
</html>
