<stg><name>pynqrypt_encrypt</name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="10" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="18" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="19" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="60" op_0_bw="32">
<![CDATA[
entry:0 %offset = alloca i32 1

]]></Node>
<StgValue><ssdm name="offset"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:18 %ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext

]]></Node>
<StgValue><ssdm name="ciphertext_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:19 %plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext

]]></Node>
<StgValue><ssdm name="plaintext_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length

]]></Node>
<StgValue><ssdm name="plaintext_length_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
entry:21 %nonce_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %nonce

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
entry:22 %key_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %key

]]></Node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %p_round_key_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_round_key_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="64">
<![CDATA[
entry:24 %pynqrypt_round_keys_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="pynqrypt_round_keys_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %tmp7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="p_round_key_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
entry:27 %store_ln137 = store i32 %tmp7, i6 %p_round_key_V_addr

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="p_round_key_V_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
entry:30 %store_ln138 = store i32 %tmp_s, i6 %p_round_key_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="128">
<![CDATA[
entry:34 %trunc_ln628 = trunc i128 %key_read

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln18_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln18_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln18_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ciphertext_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry:49 %store_ln18 = store i60 0, i60 %offset

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="p_round_key_V_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
entry:33 %store_ln139 = store i32 %tmp_1, i6 %p_round_key_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="p_round_key_V_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
entry:36 %store_ln140 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="60">
<![CDATA[
entry:41 %sext_ln18 = sext i60 %trunc_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry:42 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln18

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:38 %call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_12, i32 0, i32 1024, void @empty_5, void @empty_11, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %key

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_0, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %nonce

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_15, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:44 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="60">
<![CDATA[
entry:46 %sext_ln18_1 = sext i60 %trunc_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry:47 %gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:48 %empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %trunc_ln2

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
entry:50 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="60" op_0_bw="60" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_6 = load i60 %offset

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.inc.i:1 %icmp_ln18 = icmp_eq  i60 %i_6, i60 %trunc_ln18_3

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.inc.i:2 %i_3 = add i60 %i_6, i60 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln18 = br i1 %icmp_ln18, void %for.inc.i.split, void %_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
for.inc.i.split:1 %block_V = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="block_V"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:0 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:0 %specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:2 %br_ln183 = br void %for.inc.i.i5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc.i.i5:0 %p_Val2_s = phi i128 %block_V, void %for.inc.i.split, i128 %p_Result_s, void %for.inc.i.i5.split

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i.i5:1 %i = phi i4 0, void %for.inc.i.split, i4 %i_2, void %for.inc.i.i5.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i5:2 %icmp_ln183 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i5:3 %empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i5:4 %i_2 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i5:5 %br_ln183 = br i1 %icmp_ln183, void %for.inc.i.i5.split, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.i5.split:1 %trunc_ln184 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i.i5.split:2 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln184, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="6">
<![CDATA[
for.inc.i.i5.split:3 %zext_ln628 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:7 %xor_ln185 = xor i7 %zext_ln628, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln185"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:8 %sub_ln185 = sub i7 120, i7 %zext_ln628

]]></Node>
<StgValue><ssdm name="sub_ln185"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="60">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:0 %offword_V = trunc i60 %i_6

]]></Node>
<StgValue><ssdm name="offword_V"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="128" op_0_bw="128" op_1_bw="96" op_2_bw="32">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:1 %p_Result_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %nonce_read, i32 %offword_V

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:2 %block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_6, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V

]]></Node>
<StgValue><ssdm name="block_nonce_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="105" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:9 %icmp_ln628 = icmp_ugt  i7 %sub_ln185, i7 %xor_ln185

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i5.split:10 %tmp = partselect i128 @llvm.part.select.i128, i128 %p_Val2_s, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:11 %sub_ln628 = sub i7 %sub_ln185, i7 %xor_ln185

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.i5.split:12 %or_ln628 = or i6 7, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln628"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc.i.i5.split:13 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln628

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:14 %sub_ln628_1 = sub i7 %xor_ln185, i7 %sub_ln185

]]></Node>
<StgValue><ssdm name="sub_ln628_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i.i5.split:15 %select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628, i7 %sub_ln628_1

]]></Node>
<StgValue><ssdm name="select_ln628"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.i.i5.split:16 %select_ln628_1 = select i1 %icmp_ln628, i128 %tmp, i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln628_1"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i.i5.split:17 %select_ln628_2 = select i1 %icmp_ln628, i7 %tmp_2, i7 %sub_ln185

]]></Node>
<StgValue><ssdm name="select_ln628_2"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:18 %xor_ln628 = xor i7 %select_ln628, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i.i5.split:19 %zext_ln628_2 = zext i7 %select_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628_2"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i.i5.split:20 %zext_ln628_3 = zext i7 %xor_ln628

]]></Node>
<StgValue><ssdm name="zext_ln628_3"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:21 %lshr_ln628_1 = lshr i128 %select_ln628_1, i128 %zext_ln628_2

]]></Node>
<StgValue><ssdm name="lshr_ln628_1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:22 %lshr_ln628_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_3

]]></Node>
<StgValue><ssdm name="lshr_ln628_2"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:33 %icmp_ln368 = icmp_ugt  i7 %sub_ln185, i7 %xor_ln185

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i.i5.split:36 %select_ln368 = select i1 %icmp_ln368, i7 %sub_ln185, i7 %xor_ln185

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i.i5.split:37 %select_ln368_1 = select i1 %icmp_ln368, i7 %xor_ln185, i7 %sub_ln185

]]></Node>
<StgValue><ssdm name="select_ln368_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i.i5.split:39 %xor_ln368_1 = xor i7 %select_ln368, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln368_1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i.i5.split:41 %zext_ln368_3 = zext i7 %select_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i.i5.split:42 %zext_ln368_4 = zext i7 %xor_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:46 %shl_ln368_3 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="shl_ln368_3"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:47 %lshr_ln368 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="lshr_ln368"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:48 %and_ln368_1 = and i128 %shl_ln368_3, i128 %lshr_ln368

]]></Node>
<StgValue><ssdm name="and_ln368_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i5.split:0 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="6">
<![CDATA[
for.inc.i.i5.split:4 %zext_ln628_1 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:5 %lshr_ln628 = lshr i128 %p_Val2_s, i128 %zext_ln628_1

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="128">
<![CDATA[
for.inc.i.i5.split:6 %temp_V = trunc i128 %lshr_ln628

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:23 %p_Result_4 = and i128 %lshr_ln628_1, i128 %lshr_ln628_2

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="128">
<![CDATA[
for.inc.i.i5.split:24 %trunc_ln368 = trunc i128 %p_Result_4

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="6">
<![CDATA[
for.inc.i.i5.split:25 %zext_ln368 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:26 %shl_ln368 = shl i128 255, i128 %zext_ln368

]]></Node>
<StgValue><ssdm name="shl_ln368"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:27 %xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:28 %and_ln368 = and i128 %p_Val2_s, i128 %xor_ln368

]]></Node>
<StgValue><ssdm name="and_ln368"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="8">
<![CDATA[
for.inc.i.i5.split:29 %zext_ln368_1 = zext i8 %trunc_ln368

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:30 %shl_ln368_1 = shl i128 %zext_ln368_1, i128 %zext_ln368

]]></Node>
<StgValue><ssdm name="shl_ln368_1"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:31 %p_Result_5 = or i128 %and_ln368, i128 %shl_ln368_1

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="128" op_0_bw="8">
<![CDATA[
for.inc.i.i5.split:32 %zext_ln186 = zext i8 %temp_V

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.i5.split:34 %or_ln368 = or i6 7, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln368"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc.i.i5.split:35 %tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln368

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i.i5.split:38 %select_ln368_2 = select i1 %icmp_ln368, i7 %tmp_4, i7 %sub_ln185

]]></Node>
<StgValue><ssdm name="select_ln368_2"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i.i5.split:40 %zext_ln368_2 = zext i7 %select_ln368_2

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:43 %shl_ln368_2 = shl i128 %zext_ln186, i128 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="shl_ln368_2"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i5.split:44 %tmp_5 = partselect i128 @llvm.part.select.i128, i128 %shl_ln368_2, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.i.i5.split:45 %select_ln368_3 = select i1 %icmp_ln368, i128 %tmp_5, i128 %shl_ln368_2

]]></Node>
<StgValue><ssdm name="select_ln368_3"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:49 %xor_ln368_2 = xor i128 %and_ln368_1, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368_2"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:50 %and_ln368_2 = and i128 %p_Result_5, i128 %xor_ln368_2

]]></Node>
<StgValue><ssdm name="and_ln368_2"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:51 %and_ln368_3 = and i128 %select_ln368_3, i128 %and_ln368_1

]]></Node>
<StgValue><ssdm name="and_ln368_3"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i.i5.split:52 %p_Result_s = or i128 %and_ln368_2, i128 %and_ln368_3

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i5.split:53 %br_ln183 = br void %for.inc.i.i5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="154" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="128" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:2 %block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_6, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V

]]></Node>
<StgValue><ssdm name="block_nonce_V_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:3 %block_V_2 = xor i128 %block_nonce_V_1, i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="block_V_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i:4 %br_ln183 = br void %for.inc.i15.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
for.inc.i15.i:0 %p_Val2_2 = phi i128 %block_V_2, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i, i128 %p_Result_3, void %for.inc.i15.i.split

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.inc.i15.i:1 %i_4 = phi i4 0, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit.i, i4 %i_5, void %for.inc.i15.i.split

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i15.i:2 %icmp_ln183_1 = icmp_eq  i4 %i_4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln183_1"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i15.i:3 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i15.i:4 %i_5 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i15.i:5 %br_ln183 = br i1 %icmp_ln183_1, void %for.inc.i15.i.split, void %_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit16.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i15.i.split:1 %trunc_ln184_1 = trunc i4 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln184_1"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i15.i.split:2 %shl_ln184_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln184_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln184_1"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="6">
<![CDATA[
for.inc.i15.i.split:3 %zext_ln628_4 = zext i6 %shl_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln628_4"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:7 %xor_ln185_1 = xor i7 %zext_ln628_4, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln185_1"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:8 %sub_ln185_1 = sub i7 120, i7 %zext_ln628_4

]]></Node>
<StgValue><ssdm name="sub_ln185_1"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln183_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit16.i:1 %store_ln18 = store i60 %i_3, i60 %offset

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:9 %icmp_ln628_1 = icmp_ugt  i7 %sub_ln185_1, i7 %xor_ln185_1

]]></Node>
<StgValue><ssdm name="icmp_ln628_1"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i15.i.split:10 %tmp_6 = partselect i128 @llvm.part.select.i128, i128 %p_Val2_2, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:11 %sub_ln628_2 = sub i7 %sub_ln185_1, i7 %xor_ln185_1

]]></Node>
<StgValue><ssdm name="sub_ln628_2"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i15.i.split:12 %or_ln628_1 = or i6 7, i6 %shl_ln184_1

]]></Node>
<StgValue><ssdm name="or_ln628_1"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc.i15.i.split:13 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln628_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:14 %sub_ln628_3 = sub i7 %xor_ln185_1, i7 %sub_ln185_1

]]></Node>
<StgValue><ssdm name="sub_ln628_3"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i15.i.split:15 %select_ln628_3 = select i1 %icmp_ln628_1, i7 %sub_ln628_2, i7 %sub_ln628_3

]]></Node>
<StgValue><ssdm name="select_ln628_3"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.i15.i.split:16 %select_ln628_4 = select i1 %icmp_ln628_1, i128 %tmp_6, i128 %p_Val2_2

]]></Node>
<StgValue><ssdm name="select_ln628_4"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i15.i.split:17 %select_ln628_5 = select i1 %icmp_ln628_1, i7 %tmp_7, i7 %sub_ln185_1

]]></Node>
<StgValue><ssdm name="select_ln628_5"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:18 %xor_ln628_1 = xor i7 %select_ln628_3, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln628_1"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i15.i.split:19 %zext_ln628_6 = zext i7 %select_ln628_5

]]></Node>
<StgValue><ssdm name="zext_ln628_6"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i15.i.split:20 %zext_ln628_7 = zext i7 %xor_ln628_1

]]></Node>
<StgValue><ssdm name="zext_ln628_7"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:21 %lshr_ln628_4 = lshr i128 %select_ln628_4, i128 %zext_ln628_6

]]></Node>
<StgValue><ssdm name="lshr_ln628_4"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:22 %lshr_ln628_5 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_7

]]></Node>
<StgValue><ssdm name="lshr_ln628_5"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:33 %icmp_ln368_1 = icmp_ugt  i7 %sub_ln185_1, i7 %xor_ln185_1

]]></Node>
<StgValue><ssdm name="icmp_ln368_1"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i15.i.split:36 %select_ln368_4 = select i1 %icmp_ln368_1, i7 %sub_ln185_1, i7 %xor_ln185_1

]]></Node>
<StgValue><ssdm name="select_ln368_4"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i15.i.split:37 %select_ln368_5 = select i1 %icmp_ln368_1, i7 %xor_ln185_1, i7 %sub_ln185_1

]]></Node>
<StgValue><ssdm name="select_ln368_5"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i15.i.split:39 %xor_ln368_4 = xor i7 %select_ln368_4, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln368_4"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i15.i.split:41 %zext_ln368_8 = zext i7 %select_ln368_5

]]></Node>
<StgValue><ssdm name="zext_ln368_8"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i15.i.split:42 %zext_ln368_9 = zext i7 %xor_ln368_4

]]></Node>
<StgValue><ssdm name="zext_ln368_9"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:46 %shl_ln368_7 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_8

]]></Node>
<StgValue><ssdm name="shl_ln368_7"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:47 %lshr_ln368_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln368_9

]]></Node>
<StgValue><ssdm name="lshr_ln368_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:48 %and_ln368_5 = and i128 %shl_ln368_7, i128 %lshr_ln368_1

]]></Node>
<StgValue><ssdm name="and_ln368_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i15.i.split:0 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="6">
<![CDATA[
for.inc.i15.i.split:4 %zext_ln628_5 = zext i6 %shl_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln628_5"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:5 %lshr_ln628_3 = lshr i128 %p_Val2_2, i128 %zext_ln628_5

]]></Node>
<StgValue><ssdm name="lshr_ln628_3"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="128">
<![CDATA[
for.inc.i15.i.split:6 %temp_V_1 = trunc i128 %lshr_ln628_3

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:23 %p_Result_7 = and i128 %lshr_ln628_4, i128 %lshr_ln628_5

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="128">
<![CDATA[
for.inc.i15.i.split:24 %trunc_ln368_1 = trunc i128 %p_Result_7

]]></Node>
<StgValue><ssdm name="trunc_ln368_1"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="6">
<![CDATA[
for.inc.i15.i.split:25 %zext_ln368_5 = zext i6 %shl_ln184_1

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:26 %shl_ln368_4 = shl i128 255, i128 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="shl_ln368_4"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:27 %xor_ln368_3 = xor i128 %shl_ln368_4, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368_3"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:28 %and_ln368_4 = and i128 %p_Val2_2, i128 %xor_ln368_3

]]></Node>
<StgValue><ssdm name="and_ln368_4"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="8">
<![CDATA[
for.inc.i15.i.split:29 %zext_ln368_6 = zext i8 %trunc_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_6"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:30 %shl_ln368_5 = shl i128 %zext_ln368_6, i128 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="shl_ln368_5"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:31 %p_Result_8 = or i128 %and_ln368_4, i128 %shl_ln368_5

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="8">
<![CDATA[
for.inc.i15.i.split:32 %zext_ln186_4 = zext i8 %temp_V_1

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i15.i.split:34 %or_ln368_3 = or i6 7, i6 %shl_ln184_1

]]></Node>
<StgValue><ssdm name="or_ln368_3"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc.i15.i.split:35 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %or_ln368_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc.i15.i.split:38 %select_ln368_6 = select i1 %icmp_ln368_1, i7 %tmp_9, i7 %sub_ln185_1

]]></Node>
<StgValue><ssdm name="select_ln368_6"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="128" op_0_bw="7">
<![CDATA[
for.inc.i15.i.split:40 %zext_ln368_7 = zext i7 %select_ln368_6

]]></Node>
<StgValue><ssdm name="zext_ln368_7"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:43 %shl_ln368_6 = shl i128 %zext_ln186_4, i128 %zext_ln368_7

]]></Node>
<StgValue><ssdm name="shl_ln368_6"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i15.i.split:44 %tmp_10 = partselect i128 @llvm.part.select.i128, i128 %shl_ln368_6, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.i15.i.split:45 %select_ln368_7 = select i1 %icmp_ln368_1, i128 %tmp_10, i128 %shl_ln368_6

]]></Node>
<StgValue><ssdm name="select_ln368_7"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:49 %xor_ln368_5 = xor i128 %and_ln368_5, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368_5"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:50 %and_ln368_6 = and i128 %p_Result_8, i128 %xor_ln368_5

]]></Node>
<StgValue><ssdm name="and_ln368_6"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:51 %and_ln368_7 = and i128 %select_ln368_7, i128 %and_ln368_5

]]></Node>
<StgValue><ssdm name="and_ln368_7"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc.i15.i.split:52 %p_Result_3 = or i128 %and_ln368_6, i128 %and_ln368_7

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i15.i.split:53 %br_ln183 = br void %for.inc.i15.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="218" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit16.i:0 %write_ln29 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr_1, i128 %p_Val2_2, i16 65535

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt21swap_block_endiannessER7ap_uintILi128EE.exit16.i:2 %br_ln18 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="220" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:0 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="221" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:0 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="222" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:0 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="223" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="128">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:0 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0">
<![CDATA[
_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit:1 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
