Search.setIndex({docnames:["1_intro/TISCI","1_intro/index","2_tisci_msgs/general/core","2_tisci_msgs/index","2_tisci_msgs/pm/clocks","2_tisci_msgs/pm/devices","2_tisci_msgs/pm/sysreset","2_tisci_msgs/rm/rm_irq","2_tisci_msgs/rm/rm_psil","2_tisci_msgs/rm/rm_ra","2_tisci_msgs/rm/rm_udmap","2_tisci_msgs/security/PROC_BOOT","2_tisci_msgs/security/asymmetric_key_services","2_tisci_msgs/security/firewall_api","2_tisci_msgs/security/keystore","2_tisci_msgs/security/rng_api","2_tisci_msgs/security/sec_ap_data_transfer","2_tisci_msgs/security/sec_cert_format","3_boardcfg/BOARDCFG","3_boardcfg/BOARDCFG_PM","3_boardcfg/BOARDCFG_RM","3_boardcfg/BOARDCFG_SEC","3_boardcfg/index","4_trace/index","4_trace/trace","5_soc_doc/am6x/clocks","5_soc_doc/am6x/devices","5_soc_doc/am6x/firewalls","5_soc_doc/am6x/hosts","5_soc_doc/am6x/irq_dsts","5_soc_doc/am6x/irq_sources","5_soc_doc/am6x/navss","5_soc_doc/am6x/processors","5_soc_doc/am6x/resasg_types","5_soc_doc/am6x/sec_proxy","5_soc_doc/index","5_soc_doc/j721e/clocks","5_soc_doc/j721e/devices","5_soc_doc/j721e/firewalls","5_soc_doc/j721e/hosts","5_soc_doc/j721e/irq_dsts","5_soc_doc/j721e/irq_sources","5_soc_doc/j721e/navss","5_soc_doc/j721e/processors","5_soc_doc/j721e/resasg_types","5_soc_doc/j721e/sec_proxy","6_topic_user_guides/asymmetric_key_services","6_topic_user_guides/index","6_topic_user_guides/keystore_provision","6_topic_user_guides/secure_boot_signing","index"],envversion:53,filenames:["1_intro/TISCI.rst","1_intro/index.rst","2_tisci_msgs/general/core.rst","2_tisci_msgs/index.rst","2_tisci_msgs/pm/clocks.rst","2_tisci_msgs/pm/devices.rst","2_tisci_msgs/pm/sysreset.rst","2_tisci_msgs/rm/rm_irq.rst","2_tisci_msgs/rm/rm_psil.rst","2_tisci_msgs/rm/rm_ra.rst","2_tisci_msgs/rm/rm_udmap.rst","2_tisci_msgs/security/PROC_BOOT.rst","2_tisci_msgs/security/asymmetric_key_services.rst","2_tisci_msgs/security/firewall_api.rst","2_tisci_msgs/security/keystore.rst","2_tisci_msgs/security/rng_api.rst","2_tisci_msgs/security/sec_ap_data_transfer.rst","2_tisci_msgs/security/sec_cert_format.rst","3_boardcfg/BOARDCFG.rst","3_boardcfg/BOARDCFG_PM.rst","3_boardcfg/BOARDCFG_RM.rst","3_boardcfg/BOARDCFG_SEC.rst","3_boardcfg/index.rst","4_trace/index.rst","4_trace/trace.rst","5_soc_doc/am6x/clocks.rst","5_soc_doc/am6x/devices.rst","5_soc_doc/am6x/firewalls.rst","5_soc_doc/am6x/hosts.rst","5_soc_doc/am6x/irq_dsts.rst","5_soc_doc/am6x/irq_sources.rst","5_soc_doc/am6x/navss.rst","5_soc_doc/am6x/processors.rst","5_soc_doc/am6x/resasg_types.rst","5_soc_doc/am6x/sec_proxy.rst","5_soc_doc/index.rst","5_soc_doc/j721e/clocks.rst","5_soc_doc/j721e/devices.rst","5_soc_doc/j721e/firewalls.rst","5_soc_doc/j721e/hosts.rst","5_soc_doc/j721e/irq_dsts.rst","5_soc_doc/j721e/irq_sources.rst","5_soc_doc/j721e/navss.rst","5_soc_doc/j721e/processors.rst","5_soc_doc/j721e/resasg_types.rst","5_soc_doc/j721e/sec_proxy.rst","6_topic_user_guides/asymmetric_key_services.rst","6_topic_user_guides/index.rst","6_topic_user_guides/keystore_provision.rst","6_topic_user_guides/secure_boot_signing.rst","index.rst"],objects:{},objnames:{},objtypes:{},terms:{"00b":20,"01b":20,"0byte":2,"0x0":[2,11],"0x00":[2,11,17,33,44,48],"0x000":33,"0x0000":33,"0x00000000":[17,27,38],"0x0000000070000000":2,"0x00000000700effff":2,"0x00000000701effff":2,"0x00009988":48,"0x0001":33,"0x00010005":17,"0x0002":33,"0x0002u":2,"0x0003":33,"0x0005u":6,"0x000au":2,"0x000bu":18,"0x000cu":20,"0x000du":21,"0x000eu":19,"0x001":33,"0x002":33,"0x0020u":2,"0x003":33,"0x004":33,"0x0040":33,"0x0041":33,"0x005":33,"0x006":[33,44],"0x007":33,"0x008":33,"0x0080":33,"0x0081":33,"0x009":33,"0x00a":33,"0x00b":33,"0x00c":33,"0x00c0":33,"0x00c1":33,"0x00c2":33,"0x00c3":33,"0x00d":33,"0x00e":[33,44],"0x00f":33,"0x01":[32,33,43,44],"0x010":33,"0x0100":[4,33],"0x0100u":4,"0x0101":4,"0x0101u":4,"0x0102":4,"0x0102u":4,"0x0103":4,"0x0103u":4,"0x0104":4,"0x0104u":4,"0x010c":4,"0x010cu":4,"0x010d":4,"0x010du":4,"0x010e":4,"0x010eu":4,"0x012":44,"0x013":44,"0x0140":33,"0x0180":[33,44],"0x0181":[33,44],"0x0182":[33,44],"0x0183":[33,44],"0x0184":[33,44],"0x0185":[33,44],"0x0186":33,"0x0187":33,"0x0188":33,"0x01c0":33,"0x01c1":33,"0x01c2":33,"0x01c3":33,"0x01c4":33,"0x01c5":33,"0x01c6":33,"0x01c7":33,"0x02":[32,33,43,44],"0x0200":[5,33],"0x0200u":5,"0x0201":5,"0x0201u":5,"0x0202":5,"0x0202u":5,"0x0240":33,"0x0241":33,"0x0242":33,"0x0243":33,"0x0244":33,"0x0280":33,"0x0281":33,"0x0282":33,"0x0283":33,"0x0284":33,"0x02c0":33,"0x02c1":33,"0x02c2":33,"0x02c3":33,"0x02c4":33,"0x03":[33,43,44],"0x0300":33,"0x0301":33,"0x0302":33,"0x0303":33,"0x0340":33,"0x0341":33,"0x0342":33,"0x0343":33,"0x0380":[33,44],"0x0381":[33,44],"0x0382":44,"0x0383":44,"0x0384":44,"0x0385":44,"0x03c0":33,"0x03c1":33,"0x04":[33,43,44],"0x0400":33,"0x0401":33,"0x0480":44,"0x0481":44,"0x04c0":44,"0x04c1":44,"0x04c2":44,"0x04c3":44,"0x04c4":44,"0x04c5":44,"0x04c6":44,"0x04c7":44,"0x05":[33,44],"0x06":[33,43,44],"0x061":44,"0x063":44,"0x07":[33,43,44],"0x077":44,"0x078":44,"0x08":[33,43,44],"0x08e":44,"0x08f":44,"0x09":43,"0x0a":44,"0x0b":44,"0x0c":44,"0x0c7":44,"0x0cf":44,"0x0d":44,"0x0d0":44,"0x0d1":44,"0x0d3":44,"0x0d4":44,"0x0e":44,"0x0e9":44,"0x0eb":44,"0x0ec":44,"0x0ef":44,"0x0f":44,"0x0f0":44,"0x0f1":44,"0x0f2":44,"0x0f5":44,"0x0f6":44,"0x0f7":44,"0x0f8":44,"0x0fa":44,"0x0fb":44,"0x1":[11,24],"0x10":[2,44],"0x1000":[7,24,31,42],"0x1000u":7,"0x1001":[7,31],"0x1001u":7,"0x1077":31,"0x108b":42,"0x11":48,"0x1100":9,"0x1101":9,"0x1102":9,"0x1103":9,"0x1110":9,"0x1110u":9,"0x1111":9,"0x1111u":9,"0x1120":9,"0x1120u":9,"0x1200":10,"0x1201":10,"0x1205":10,"0x1205u":10,"0x1206":10,"0x1206u":10,"0x1210":10,"0x1211":10,"0x1215":10,"0x1215u":10,"0x1216":10,"0x1216u":10,"0x1220":10,"0x1221":10,"0x1230":10,"0x1230u":10,"0x1231":10,"0x1231u":10,"0x1232":10,"0x1232u":10,"0x1233":10,"0x1233u":10,"0x1240":10,"0x1240u":10,"0x1241":10,"0x1241u":10,"0x1280":8,"0x1280u":8,"0x1281":8,"0x1281u":8,"0x1282":8,"0x1282u":8,"0x1283":8,"0x1283u":8,"0x1500u":20,"0x1840":44,"0x1841":44,"0x1842":44,"0x18c0":44,"0x18c1":44,"0x18c2":44,"0x1dc0":44,"0x1dc1":44,"0x1dc2":44,"0x1dc3":44,"0x1dc4":44,"0x1dc5":44,"0x1dc6":44,"0x1e00":44,"0x1e01":44,"0x1e02":44,"0x1e03":44,"0x1e04":44,"0x1e05":44,"0x1e06":44,"0x2":[11,24],"0x20":[2,17,32,42,43],"0x20210102":17,"0x21":[32,43],"0x22":[32,48],"0x2223":17,"0x23":32,"0x2380":44,"0x2381":44,"0x2382":44,"0x2383":44,"0x2384":44,"0x23c0":44,"0x23c1":44,"0x23c2":44,"0x23c3":44,"0x23c4":44,"0x2700":14,"0x283c0000":[27,38],"0x283c001f":[27,38],"0x28400000":[27,38],"0x28401fff":[27,38],"0x28440000":[27,38],"0x2847ffff":[27,38],"0x28480000":[27,38],"0x28481fff":[27,38],"0x284a0000":[27,38],"0x284a3fff":[27,38],"0x284c0000":[27,38],"0x284c3fff":[27,38],"0x28560000":[27,38],"0x2856ffff":[27,38],"0x28570000":[27,38],"0x2857007f":27,"0x285701ff":38,"0x28580000":[27,38],"0x28580fff":[27,38],"0x285b0000":27,"0x285c0000":[27,38],"0x285c00ff":[27,38],"0x285d0000":[27,38],"0x285d03ff":[27,38],"0x2a280000":[27,38],"0x2a29ffff":[27,38],"0x2a47ffff":27,"0x2a600000":[27,38],"0x2a6fffff":[27,38],"0x2a700000":[27,38],"0x2a7fffff":[27,38],"0x2a800000":[27,38],"0x2a83ffff":[27,38],"0x2aa00000":[27,38],"0x2aa3ffff":[27,38],"0x2b000000":[27,38],"0x2b3fffff":[27,38],"0x2b800000":[27,38],"0x2bbfffff":[27,38],"0x3":[11,48],"0x30":43,"0x30800000":[27,38],"0x3080001f":[27,38],"0x30801000":[27,38],"0x3080101f":[27,38],"0x30802000":[27,38],"0x3080201f":[27,38],"0x30900000":[27,38],"0x30907fff":[27,38],"0x30908000":[27,38],"0x3090ffff":[27,38],"0x30940000":[27,38],"0x3097ffff":[27,38],"0x30b00000":[27,38],"0x30b0ffff":27,"0x30b1ffff":38,"0x30c00000":[27,38],"0x30c0ffff":[27,38],"0x30d00000":[27,38],"0x30d07fff":[27,38],"0x31040000":[27,38],"0x31043fff":[27,38],"0x31080000":[27,38],"0x310bffff":[27,38],"0x31100000":[27,38],"0x3110007f":27,"0x31100fff":38,"0x31110000":[27,38],"0x31113fff":[27,38],"0x31120000":38,"0x311200ff":38,"0x31130000":38,"0x31133fff":38,"0x31150000":[27,38],"0x311500ff":[27,38],"0x31160000":[27,38],"0x311603ff":[27,38],"0x31c0":44,"0x31c1":44,"0x31c2":44,"0x31c3":44,"0x31c4":44,"0x31c5":44,"0x31c6":44,"0x31c7":44,"0x32000000":[27,38],"0x3201ffff":[27,38],"0x33":48,"0x33000000":38,"0x3303ffff":38,"0x33221100":48,"0x33400000":38,"0x3343ffff":38,"0x33800000":[27,38],"0x339fffff":[27,38],"0x33c00000":[27,38],"0x33c3ffff":[27,38],"0x33c40000":[27,38],"0x33c7ffff":[27,38],"0x33ca":44,"0x33cd":44,"0x33d00000":[27,38],"0x33dfffff":[27,38],"0x34000000":[27,38],"0x340a":44,"0x340d":44,"0x340fffff":[27,38],"0x3440":44,"0x3441":44,"0x3442":44,"0x344a":44,"0x344b":44,"0x344c":44,"0x344d":44,"0x34c0":44,"0x34c1":44,"0x34c2":44,"0x34c3":44,"0x34c4":44,"0x34c5":44,"0x34c6":44,"0x34c7":44,"0x34c8":44,"0x34ca":44,"0x3500":44,"0x35000000":[27,38],"0x3501":44,"0x3502":44,"0x3503":44,"0x350a":44,"0x350b":44,"0x350c":44,"0x350d":44,"0x350e":44,"0x350f":44,"0x350fffff":27,"0x3510":44,"0x351fffff":38,"0x38000000":[27,38],"0x383fffff":[27,38],"0x3a40":44,"0x3a4a":44,"0x3a4b":44,"0x3a4c":44,"0x3a4d":44,"0x3ac0":44,"0x3ac1":44,"0x3ac2":44,"0x3ac3":44,"0x3ac5":44,"0x3ac7":44,"0x3aca":44,"0x3b00":44,"0x3b01":44,"0x3b02":44,"0x3b03":44,"0x3b0a":44,"0x3b0b":44,"0x3b0d":44,"0x3b0f":44,"0x3bc0":44,"0x3c00":44,"0x3c000000":[27,38],"0x3c3fffff":[27,38],"0x3c40":44,"0x3c80":44,"0x3d40":44,"0x3d41":44,"0x3d42":44,"0x3d80":44,"0x3d81":44,"0x3d82":44,"0x3dc0":44,"0x3dc1":44,"0x3dc2":44,"0x3e00":44,"0x3e01":44,"0x3e02":44,"0x3e80":44,"0x3e81":44,"0x3e82":44,"0x3e83":44,"0x3e84":44,"0x3ec0":44,"0x3ec1":44,"0x3ec2":44,"0x3ec3":44,"0x3ec4":44,"0x40":24,"0x400":10,"0x4000":[31,42],"0x4001":31,"0x4003":[31,42],"0x4100":[31,42],"0x4104":42,"0x4113":31,"0x4200":[31,42],"0x4204":42,"0x4213":31,"0x4300":[31,42],"0x4302":42,"0x4304":42,"0x4305":42,"0x4313":31,"0x44":48,"0x4400":[31,42],"0x4402":42,"0x4404":42,"0x44083000":24,"0x440b":42,"0x443f":31,"0x4500":[31,42],"0x45000000":[27,38],"0x4508":42,"0x453f":31,"0x45ffffff":[27,38],"0x4600":[31,42],"0x460a":42,"0x460c":42,"0x4616":42,"0x4618":42,"0x4622":42,"0x4624":42,"0x462e":42,"0x463f":31,"0x4700":[31,42],"0x4701":42,"0x4702":42,"0x4703":42,"0x4704":42,"0x4707":31,"0x4709":42,"0x470c":42,"0x4729":42,"0x4800":[31,42],"0x481f":42,"0x4820":42,"0x483f":[31,42],"0x4840":42,"0x487f":42,"0x4880":42,"0x489f":42,"0x4900":42,"0x4968b2e9":16,"0x49ff":42,"0x4a00":42,"0x55":48,"0x5au":48,"0x6000":[31,42],"0x60000000":[27,38],"0x602d":42,"0x602e":42,"0x602f":[31,42],"0x66":48,"0x6cffffff":[27,38],"0x6d000000":[27,38],"0x6dffffff":[27,38],"0x6e000000":[27,38],"0x6effffff":[27,38],"0x7000":[31,42],"0x70000000":[27,38],"0x701fffff":[27,38],"0x7100":[31,42],"0x7106":42,"0x713f":31,"0x7200":[31,42],"0x7207":42,"0x723f":31,"0x7300":42,"0x7303":42,"0x7400":42,"0x7403":42,"0x7500":42,"0x7501":42,"0x7502":42,"0x7503":42,"0x77":48,"0x77665544":48,"0x8":42,"0x80b5ae71":16,"0x88":48,"0x9000":[13,31,42],"0x9000u":13,"0x9001":[13,31],"0x9001u":13,"0x9002":[13,31],"0x9002u":13,"0x900d":14,"0x900du":14,"0x900e":14,"0x900eu":14,"0x900f":14,"0x900fu":14,"0x9010":12,"0x9010u":12,"0x9011":12,"0x9011u":12,"0x9012":12,"0x9012u":12,"0x9013":12,"0x9013u":12,"0x9014":12,"0x9014u":12,"0x9015":12,"0x9015u":12,"0x9016":14,"0x9016u":14,"0x9020":15,"0x9020u":15,"0x908b":42,"0x9095":31,"0x99":48,"0xc000":[11,31,42],"0xc000u":11,"0xc001":[11,31,42],"0xc001u":11,"0xc005":11,"0xc005u":11,"0xc100":[11,31,42],"0xc100u":11,"0xc101":11,"0xc101u":11,"0xc108":42,"0xc10f":31,"0xc120":11,"0xc120u":11,"0xc200":[31,42],"0xc208":42,"0xc20f":31,"0xc300":31,"0xc30f":31,"0xc400":[11,31,42],"0xc400u":11,"0xc401":11,"0xc401u":11,"0xc402":42,"0xc404":42,"0xc40b":42,"0xc43f":31,"0xc500":[31,42],"0xc508":42,"0xc53f":31,"0xc600":[31,42],"0xc60a":42,"0xc60c":42,"0xc616":42,"0xc618":42,"0xc622":42,"0xc624":42,"0xc62e":42,"0xc63f":31,"0xc700":42,"0xc701":42,"0xc702":42,"0xc703":42,"0xc704":42,"0xc709":42,"0xc70c":42,"0xc729":42,"0xc800":[31,42],"0xc81f":42,"0xc820":42,"0xc83f":[31,42],"0xc840":42,"0xc87f":42,"0xc880":42,"0xc89f":42,"0xc900":42,"0xc9ff":42,"0xca00":42,"0xca07":42,"0xdead3a17":16,"0xdeadfa17":16,"0xe000":[31,42],"0xe02c":42,"0xe02d":42,"0xe02f":[31,42],"0xf000":[31,42],"0xf007":[31,42],"0xf100":[31,42],"0xf106":42,"0xf13f":31,"0xf200":[31,42],"0xf207":42,"0xf23f":31,"0xf300":42,"0xf303":42,"0xf3ff":42,"0xf400":42,"0xf500":42,"0xf501":42,"0xffffffff":4,"0xfffffffffff":[27,38],"0xffffffffu":48,"10b":20,"11b":20,"18u":18,"1mb":2,"2mb":2,"32bit":11,"32u":48,"3rd":10,"41c02100":17,"520u":48,"64k":2,"68u":48,"90a":15,"abstract":[0,17],"byte":[0,2,7,8,9,10,14,16,17,20,48,49],"case":[0,2,4,7,11,13,15,20,48],"catch":28,"char":2,"default":[4,10,11,16,24,27,38,42],"export":[19,48],"final":[17,20],"function":[1,2,4,10,16,19,21,25,34,36,45,46,50],"import":[2,11,48],"int":17,"long":[4,10,11,17,24,48,49],"new":[4,6,11,13,17,24],"public":[0,12,16,17,18,20,46],"return":[0,2,4,6,7,8,9,10,13,15,16,20],"short":[10,11,24],"static":[10,18,31,48],"switch":[9,10,11,19],"true":17,"while":[0,4,18,24,46],AES:[17,48,49],AND:[11,19],BUT:11,Bus:20,For:[0,4,5,7,8,9,14,17,18,19,20,27,38,46],IAs:[7,20],IDs:[4,5,7,8,9,10,11,17,18,20,21,25,34,36,44,45],IPs:4,IRs:20,NOT:[0,7,9,10,11],Not:11,OES:[7,10,24,30,33,41],One:[7,17,18,24,25,36,48],PEs:[28,33,34,39,44,45],QoS:[10,18,20,24],THAT:19,TRs:10,The:[0,2,4,5,6,7,8,9,10,11,13,14,15,16,17,18,19,20,21,24,25,26,27,29,30,31,36,37,38,40,41,42,44,46,48,49],Then:20,There:[4,13,16,18,20,25,36,46],These:[9,11,18,20,25,28,32,33,34,36,39,43,45],USE:[9,10],Use:[10,11,21,24,48,49],Used:28,Useful:7,Using:[18,49],With:16,Yes:[2,12,14,18,21],__attribute__:48,a53:28,a53_0:[28,34],a53_1:[28,34],a53_2:[28,34],a53_3:[28,34],a53_4:[28,34],a53_5:[28,34],a53_6:[28,34],a53_7:[28,34],a53_cl0_c0:32,a53_cl0_c1:32,a53_cl1_c0:32,a53_cl1_c1:32,a53_non_secure_supervisor:27,a53_secure_supervisor:27,a72:39,a72_0:[39,45],a72_1:[39,45],a72_2:[39,45],a72_3:[39,45],a72_4:[39,45],a72_non_secure_supervisor:38,a72_secure_supervisor:38,a72ss0_core0:43,a72ss0_core1:43,abi:[2,4,20,21],abi_major:2,abi_minor:2,abil:24,abl:[0,12,20,24,48],abort:2,about:[2,4,11,24],abov:[2,24,46,48,49],acceler:[0,3,7,10,24,30,31,42,46,48],accept:[0,4,11],access:[0,5,7,8,9,10,12,16,18,20,24,46,48],accommod:48,accomod:48,accompani:[14,17],accord:[10,17,20,46],accordingli:46,account:[4,11],accur:11,achiev:[0,4,5,11],acinactm:11,ack:[0,4,5,11,12,13,14,20,46],across:[20,48],action:[0,4,17,48],activ:[4,11,14,16,48,49],actual:[0,2,4,5,11,17,18,28,32,39,43],add:[7,17,24],addit:[0,4,5,10,11,17,19,21,24,48],addition:4,addr:24,addr_hi:9,addr_lo:9,address:[2,8,9,10,11,17,18,19,20,21,24,27,38],adjust:9,affect:11,aforement:24,after:[0,4,7,8,9,10,11,16,18,19,20,21],again:[4,15,48],against:[9,17,24,46],aggreg:[0,7,20,31,42],ainact:11,air:8,akin:0,algo:48,algorithm:46,align:[2,9,20],all:[0,7,11,13,14,16,17,18,19,20,21,24,28,29,30,46,48],alloc:[2,7,8,9,10,11,14,18,20,28,39,48],allow:[0,4,5,7,9,10,11,14,15,16,18,19,20,21,24,25,26,36,37,46],allowed_atyp:20,allowed_orderid:20,allowed_prior:20,allowed_qo:20,allowed_sched_prior:20,along:[11,24],alphabet:[25,36],alreadi:[5,9,11,46],also:[0,4,5,7,11,20,25,36,48,49],alter:5,altern:11,although:[2,4,5,6,11,18,19,20,21],altough:5,alwai:[0,2,7,15,17,18,24],am65x:24,am6:[20,50],am6_dev_board0:[25,26],am6_dev_cal0:[25,26,30],am6_dev_cbass0:[25,26,30],am6_dev_cbass_debug0:[25,26,30],am6_dev_cbass_fw0:[25,26,30],am6_dev_cbass_infra0:[25,26,30],am6_dev_ccdebugss0:[25,26,30],am6_dev_cmpevent_intrtr0:[25,26],am6_dev_compute_cluster_a53_0:[25,26],am6_dev_compute_cluster_a53_1:[25,26],am6_dev_compute_cluster_a53_2:[25,26],am6_dev_compute_cluster_a53_3:[25,26],am6_dev_compute_cluster_cpac0:[25,26],am6_dev_compute_cluster_cpac1:[25,26],am6_dev_compute_cluster_cpac_pbist0:26,am6_dev_compute_cluster_cpac_pbist1:26,am6_dev_compute_cluster_msmc0:[25,26],am6_dev_compute_cluster_pbist0:26,am6_dev_cpt2_aggr0:[25,26],am6_dev_cpt2_probe_vbusm_main_cal0_0:[25,26],am6_dev_cpt2_probe_vbusm_main_dss_2:[25,26],am6_dev_cpt2_probe_vbusm_main_navddrhi_5:[25,26],am6_dev_cpt2_probe_vbusm_main_navddrlo_6:[25,26],am6_dev_cpt2_probe_vbusm_main_navsramhi_3:[25,26],am6_dev_cpt2_probe_vbusm_main_navsramlo_4:[25,26],am6_dev_cpt2_probe_vbusm_mcu_export_slv_0:[25,26],am6_dev_cpt2_probe_vbusm_mcu_fss_s0_2:[25,26],am6_dev_cpt2_probe_vbusm_mcu_fss_s1_3:[25,26],am6_dev_cpt2_probe_vbusm_mcu_sram_slv_1:[25,26],am6_dev_ctrl_mmr0:[25,26,30],am6_dev_dcc0:[25,26,30],am6_dev_dcc1:[25,26,30],am6_dev_dcc2:[25,26,30],am6_dev_dcc3:[25,26,30],am6_dev_dcc4:[25,26,30],am6_dev_dcc5:[25,26,30],am6_dev_dcc6:[25,26,30],am6_dev_dcc7:[25,26,30],am6_dev_ddrss0:[25,26,30],am6_dev_debugss0:[25,26,30],am6_dev_debugss_wrap0:[25,26],am6_dev_debugsuspendrtr0:[25,26],am6_dev_dftss0:[25,26],am6_dev_dss0:[25,26,30],am6_dev_dummy_ip_lpsc_debug2dmsc:26,am6_dev_dummy_ip_lpsc_dmsc:26,am6_dev_dummy_ip_lpsc_emif_data:26,am6_dev_dummy_ip_lpsc_main2mcu:26,am6_dev_dummy_ip_lpsc_mcu2main:26,am6_dev_dummy_ip_lpsc_mcu2main_infra:26,am6_dev_dummy_ip_lpsc_mcu2wkup:26,am6_dev_dummy_ip_lpsc_wkup2main_infra:26,am6_dev_dummy_ip_lpsc_wkup2mcu:26,am6_dev_ecap0:[25,26,30],am6_dev_ecc_aggr0:[25,26],am6_dev_ecc_aggr1:[25,26],am6_dev_ecc_aggr2:[25,26],am6_dev_efuse0:[25,26],am6_dev_ehrpwm0:[25,26,30],am6_dev_ehrpwm1:[25,26,30],am6_dev_ehrpwm2:[25,26,30],am6_dev_ehrpwm3:[25,26,30],am6_dev_ehrpwm4:[25,26,30],am6_dev_ehrpwm5:[25,26,30],am6_dev_elm0:[25,26,30],am6_dev_eqep0:[25,26,30],am6_dev_eqep1:[25,26,30],am6_dev_eqep2:[25,26,30],am6_dev_esm0:[25,26],am6_dev_gic0:[25,26,29],am6_dev_gpio0:[25,26,30],am6_dev_gpio1:[25,26,30],am6_dev_gpiomux_intrtr0:[25,26],am6_dev_gpmc0:[25,26,30],am6_dev_gpu0:[25,26,30],am6_dev_gs80prg_mcu_wrap_wkup_0:[25,26],am6_dev_gs80prg_soc_wrap_wkup_0:[25,26],am6_dev_gtc0:[25,26],am6_dev_i2c0:[25,26,30],am6_dev_i2c1:[25,26,30],am6_dev_i2c2:[25,26,30],am6_dev_i2c3:[25,26,30],am6_dev_icemelter_wkup_0:26,am6_dev_k3_arm_atb_funnel_3_32_mcu_0:[25,26],am6_dev_k3_led_main_0:26,am6_dev_main2mcu_lvl_intrtr0:[25,26],am6_dev_main2mcu_pls_intrtr0:[25,26],am6_dev_mcasp0:[25,26,30],am6_dev_mcasp1:[25,26,30],am6_dev_mcasp2:[25,26,30],am6_dev_mcspi0:[25,26,30],am6_dev_mcspi1:[25,26,30],am6_dev_mcspi2:[25,26,30],am6_dev_mcspi3:[25,26,30],am6_dev_mcspi4:[25,26],am6_dev_mcu_adc0:[25,26],am6_dev_mcu_adc1:[25,26],am6_dev_mcu_armss0:[25,26],am6_dev_mcu_armss0_cpu0:[25,26,29],am6_dev_mcu_armss0_cpu1:[25,26,29],am6_dev_mcu_cbass0:[25,26],am6_dev_mcu_cbass_debug0:[25,26],am6_dev_mcu_cbass_fw0:[25,26],am6_dev_mcu_cpsw0:[25,26,30],am6_dev_mcu_cpt2_aggr0:[25,26],am6_dev_mcu_ctrl_mmr0:[25,26],am6_dev_mcu_dcc0:[25,26],am6_dev_mcu_dcc1:[25,26],am6_dev_mcu_dcc2:[25,26],am6_dev_mcu_debugss0:[25,26],am6_dev_mcu_ecc_aggr0:[25,26],am6_dev_mcu_ecc_aggr1:[25,26],am6_dev_mcu_efuse0:[25,26],am6_dev_mcu_esm0:[25,26],am6_dev_mcu_fss0:[25,26],am6_dev_mcu_i2c0:[25,26],am6_dev_mcu_mcan0:[25,26],am6_dev_mcu_mcan1:[25,26],am6_dev_mcu_mcspi0:[25,26],am6_dev_mcu_mcspi1:[25,26],am6_dev_mcu_mcspi2:[25,26],am6_dev_mcu_msram0:[25,26],am6_dev_mcu_navss0:[25,26,31],am6_dev_mcu_navss0_intr_aggr_0:[26,31],am6_dev_mcu_navss0_intr_router_0:26,am6_dev_mcu_navss0_mcrc0:26,am6_dev_mcu_navss0_proxy0:26,am6_dev_mcu_navss0_ringacc0:[26,30,31],am6_dev_mcu_navss0_sec_proxy0:26,am6_dev_mcu_navss0_udmap0:[26,30,31],am6_dev_mcu_pbist0:[25,26],am6_dev_mcu_pdma0:[25,26],am6_dev_mcu_pdma1:[25,26],am6_dev_mcu_pll_mmr0:[25,26],am6_dev_mcu_psram0:[25,26],am6_dev_mcu_rom0:[25,26],am6_dev_mcu_rti0:[25,26],am6_dev_mcu_rti1:[25,26],am6_dev_mcu_sec_mmr0:[25,26],am6_dev_mcu_timer0:[25,26],am6_dev_mcu_timer1:[25,26],am6_dev_mcu_timer2:[25,26],am6_dev_mcu_timer3:[25,26],am6_dev_mcu_uart0:[25,26],am6_dev_mmcsd0:[25,26,30],am6_dev_mmcsd1:[25,26,30],am6_dev_mx_efuse_main_chain_main_0:[25,26],am6_dev_mx_efuse_mcu_chain_mcu_0:[25,26],am6_dev_mx_wakeup_reset_sync_wkup_0:26,am6_dev_navss0:[25,26,30,31],am6_dev_navss0_cpts0:[26,30],am6_dev_navss0_intr_router_0:26,am6_dev_navss0_mailbox0_cluster0:[26,30],am6_dev_navss0_mailbox0_cluster10:[26,30],am6_dev_navss0_mailbox0_cluster11:[26,30],am6_dev_navss0_mailbox0_cluster1:[26,30],am6_dev_navss0_mailbox0_cluster2:[26,30],am6_dev_navss0_mailbox0_cluster3:[26,30],am6_dev_navss0_mailbox0_cluster4:[26,30],am6_dev_navss0_mailbox0_cluster5:[26,30],am6_dev_navss0_mailbox0_cluster6:[26,30],am6_dev_navss0_mailbox0_cluster7:[26,30],am6_dev_navss0_mailbox0_cluster8:[26,30],am6_dev_navss0_mailbox0_cluster9:[26,30],am6_dev_navss0_mcrc0:[26,30],am6_dev_navss0_modss_inta0:[26,31],am6_dev_navss0_modss_inta1:[26,31],am6_dev_navss0_proxy0:26,am6_dev_navss0_pvu0:[26,30],am6_dev_navss0_pvu1:[26,30],am6_dev_navss0_ringacc0:[26,30,31],am6_dev_navss0_sec_proxy0:26,am6_dev_navss0_timer_mgr0:26,am6_dev_navss0_timer_mgr1:26,am6_dev_navss0_udmap0:[26,30,31],am6_dev_navss0_udmass_inta0:[26,31],am6_dev_oldi_tx_core_main_0:[25,26],am6_dev_pbist0:[25,26],am6_dev_pbist1:[25,26],am6_dev_pcie0:[25,26,30],am6_dev_pcie1:[25,26,30],am6_dev_pdma0:[25,26],am6_dev_pdma1:[25,26],am6_dev_pdma_debug0:[25,26],am6_dev_pll_mmr0:[25,26],am6_dev_pllctrl0:[25,26],am6_dev_pru_icssg0:[25,26,29,30],am6_dev_pru_icssg1:[25,26,29,30],am6_dev_pru_icssg2:[25,26,29,30],am6_dev_psc0:[25,26],am6_dev_psramecc0:[25,26],am6_dev_rti0:[25,26],am6_dev_rti1:[25,26],am6_dev_rti2:[25,26],am6_dev_rti3:[25,26],am6_dev_sa2_ul0:[25,26,30],am6_dev_serdes0:[25,26],am6_dev_serdes1:[25,26],am6_dev_stm0:[25,26],am6_dev_timer0:[25,26,30],am6_dev_timer10:[25,26,30],am6_dev_timer11:[25,26,30],am6_dev_timer1:[25,26,30],am6_dev_timer2:[25,26,30],am6_dev_timer3:[25,26,30],am6_dev_timer4:[25,26,30],am6_dev_timer5:[25,26,30],am6_dev_timer6:[25,26,30],am6_dev_timer7:[25,26,30],am6_dev_timer8:[25,26,30],am6_dev_timer9:[25,26,30],am6_dev_timesync_intrtr0:[25,26],am6_dev_uart0:[25,26,30],am6_dev_uart1:[25,26,30],am6_dev_uart2:[25,26,30],am6_dev_usb3ss0:[25,26,30],am6_dev_usb3ss1:[25,26,30],am6_dev_vdc_data_vbusm_32b_ref_mcu2wkup:26,am6_dev_vdc_data_vbusm_32b_ref_wkup2mcu:26,am6_dev_vdc_data_vbusm_64b_ref_main2mcu:26,am6_dev_vdc_data_vbusm_64b_ref_mcu2main:26,am6_dev_vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:26,am6_dev_vdc_infra_vbusp_32b_ref_mcu2main_infra:26,am6_dev_vdc_infra_vbusp_32b_ref_wkup2main_infra:26,am6_dev_vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:26,am6_dev_vdc_nav_psil_128b_ref_main2mcu:26,am6_dev_vdc_soc_fw_vbusp_32b_ref_fwmcu2main:26,am6_dev_vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:26,am6_dev_wkup_cbass0:[25,26],am6_dev_wkup_cbass_fw0:[25,26],am6_dev_wkup_ctrl_mmr0:[25,26],am6_dev_wkup_dmsc0:[25,26],am6_dev_wkup_dmsc0_cortex_m3_0:26,am6_dev_wkup_dmsc0_intr_aggr_0:26,am6_dev_wkup_ecc_aggr0:[25,26],am6_dev_wkup_esm0:[25,26],am6_dev_wkup_gpio0:[25,26,30],am6_dev_wkup_gpiomux_intrtr0:[25,26],am6_dev_wkup_i2c0:[25,26],am6_dev_wkup_pllctrl0:[25,26],am6_dev_wkup_psc0:[25,26],am6_dev_wkup_uart0:[25,26],am6_dev_wkup_vtm0:[25,26],am6x:0,among:4,amongst:20,amount:[17,24,48],ani:[0,4,6,7,8,9,10,11,14,17,19,20,21,24,48],anoth:[0,4,5,11,13,20,24,31,42],anti:17,api:[0,1,3,7,8,9,10,12,14,16,17,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50],append:[4,17,20,48,49],appli:[4,7,11,16,17,48,49],applic:[2,4,7,8,9,10,11,13,16,17,18,20,31,42],approach:0,appropri:[4,5,11,49],arbitrari:24,arch32:11,architectur:[7,18,20],argument:46,arm:[0,24],arrai:[10,15,17,19,20,21,29,31,40,42,48],ascend:20,askei:48,askey_cfg:48,askey_statu:48,askey_typ:48,asn1:17,asn:17,assert:[5,16],assign:[9,10,13,18,24,28,29,31,35,40,42,48],associ:[13,16,18,19,25,36,46],assum:[7,9,10,46],assumpt:46,assur:20,asymmetr:[3,47,48,50],atcm:11,atcm_en:11,attack:11,attempt:[4,5,7,9,11,16,20,24],attribut:[17,20],atyp:[20,24],auth_in_plac:17,authent:[0,14,17],authenticate_and_start_imag:11,authinplac:17,automat:[2,4,15,16],avail:[1,2,4,10,14,15,16,19,20,21,24,46,48,50],availail:12,avoid:11,back:[0,2,8,9,14,18,28,39],backward:4,bad:24,bad_devic:24,base:[4,5,7,8,9,10,11,13,16,17,18,24,31,42,48],baseport:18,basic:[11,17],basicconstraint:17,becaus:[9,16,20],becom:48,been:[0,4,7,14,16,20,24],befor:[0,4,8,11,15,16,17,18,24,46,48,49],begin:[2,10,17],behavior:[2,5],behind:20,being:[0,4,5,10,11,17,18,19],belong:[4,24],below:[11,13,16,17,18,20,21,24,27,29,30,38,46,48,49],ber:17,best:[4,46],better:[4,11],between:[0,5,7,9,11,16,20,29,30,40,41],beyond:[0,10,20],big:[17,48],bigint:46,bigint_len:48,biginteg:48,binari:[11,17,47,48,50],bit:[0,2,4,5,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,33,44,46,48],bitfield:[7,8,9,10,17,20],bitwis:48,blob:[0,14,18,20],block:[0,4,5,10,15,17,20,48],block_everyon:[27,38],bmpk:17,board0:4,board:[2,7,9,10,11,13,16,24,25,28,29,31,35,36,40,42,50],boardcfg:[19,20,21,27,38],boardcfg_abi_maj:18,boardcfg_abi_min:18,boardcfg_abi_rev:[18,21],boardcfg_cfg:18,boardcfg_dbg_cfg:24,boardcfg_max_main_host_count:18,boardcfg_max_mcu_host_count:18,boardcfg_msmc:2,boardcfg_pm_siz:19,boardcfg_pmp_high:19,boardcfg_pmp_low:19,boardcfg_rm_siz:20,boardcfg_rmp_high:20,boardcfg_rmp_low:20,boardcfg_sec:21,boardcfg_security_s:21,boardcfg_securityp_high:21,boardcfg_securityp_low:21,boardcfg_siz:18,boardcfg_subhdr:18,boardcfgp_high:18,boardcfgp_low:18,boardconfig:24,boot:[2,3,15,18,19,20,21,24,27,28,38,39,47,48,50],boot_seq:17,bootcor:17,bootcoreopts_clr:17,bootcoreopts_set:17,bootload:2,bootvector:11,bootvector_hi:11,bootvector_lo:11,both:[0,4,8,17,18,19,20,21,46],boundari:[0,9,20],bp_init_complet:24,brief:[1,48,50],bring:49,broadcast:20,btcm:11,btcm_en:11,buffer:[10,15,17,18],build:24,built:[24,46],bulk:48,burst:[10,24],bus:[9,10,11,20],bus_access_err:30,bus_aqcmpintr_level:30,bus_bc_lvl:30,bus_cpts0_comp:30,bus_cpts0_genf0:30,bus_cpts0_genf1:30,bus_cpts0_genf2:30,bus_cpts0_genf3:30,bus_cpts0_genf4:30,bus_cpts0_genf5:30,bus_cpts0_sync:30,bus_cpts_comp:30,bus_cpts_genf0:30,bus_cpts_genf1:30,bus_cpts_sync:30,bus_ctm_level:30,bus_ddrss_v2h_other_err_lvl:30,bus_dispc_intr_req_0:30,bus_dispc_intr_req_1:30,bus_ecap_int:30,bus_elm_porocpsinterrupt_lvl:30,bus_emmcsdss_intr:30,bus_epwm_etint:30,bus_epwm_tripzint:30,bus_eqep_int:30,bus_exp_intr:30,bus_gpio:30,bus_gpio_bank:30,bus_gpmc_sinterrupt:30,bus_gpu_irq:30,bus_i00_lvl:30,bus_i01_lvl:30,bus_i02_lvl:30,bus_i03_lvl:30,bus_i04_lvl:30,bus_i05_lvl:30,bus_i06_lvl:30,bus_i07_lvl:30,bus_i08_lvl:30,bus_i09_lvl:30,bus_i10_lvl:30,bus_i11_lvl:30,bus_i12_lvl:30,bus_i13_lvl:30,bus_i14_lvl:30,bus_i15_lvl:30,bus_init_err:30,bus_int_cal_l:30,bus_int_lvdsrx1_p:30,bus_int_lvdsrx2_p:30,bus_int_lvdsrx3_p:30,bus_int_lvdsrx4_p:30,bus_intr_64:34,bus_intr_65:34,bus_intr_66:34,bus_intr_67:34,bus_intr_done_level:30,bus_intr_pend:30,bus_intr_spi:30,bus_lpsc_main_debug_err_intr:30,bus_lpsc_main_infra_err_intr:30,bus_lpsc_per_common_err_intr:30,bus_misc_lvl:30,bus_otg_lvl:30,bus_pcie0_pend:30,bus_pcie10_pend:30,bus_pcie11_pend:30,bus_pcie12_pend:30,bus_pcie13_pend:30,bus_pcie14_pend:30,bus_pcie1_pend:30,bus_pcie2_pend:30,bus_pcie3_pend:30,bus_pcie4_pend:30,bus_pcie5_pend:30,bus_pcie6_pend:30,bus_pcie7_pend:30,bus_pcie8_pend:30,bus_pcie9_pend:30,bus_pcie_cpts_comp:30,bus_pcie_cpts_genf0:30,bus_pcie_cpts_hw1_push:30,bus_pcie_cpts_pend:30,bus_pcie_cpts_sync:30,bus_pme_gen_lvl:30,bus_pointrpend:30,bus_pr1_edc0_sync0_out:30,bus_pr1_edc0_sync1_out:30,bus_pr1_edc1_sync0_out:30,bus_pr1_edc1_sync1_out:30,bus_pr1_host_intr_pend:30,bus_pr1_host_intr_req:30,bus_pr1_iep0_cmp_intr_req:30,bus_pr1_iep1_cmp_intr_req:30,bus_pr1_rx_sof_intr_req:30,bus_pr1_tx_sof_intr_req:30,bus_rec_intr_pend:30,bus_sa_ul_pka:30,bus_sa_ul_trng:30,bus_spi_64:34,bus_spi_65:34,bus_spi_66:34,bus_spi_67:34,bus_spi_68:34,bus_spi_69:34,bus_spi_70:34,bus_spi_71:34,bus_spi_72:34,bus_spi_73:34,bus_spi_74:34,bus_spi_75:34,bus_spi_76:34,bus_spi_77:34,bus_spi_78:34,bus_spi_79:34,bus_target_err:30,bus_usart_irq:30,bus_xmit_intr_pend:30,bytelen:48,c66:11,c66_event_in_sync_4:45,c66_event_in_sync_5:45,c66_event_in_sync_6:45,c66_event_in_sync_7:45,c66ss0_core0:[43,45],c66ss0_introuter0:40,c66ss1_core0:[43,45],c66ss1_introuter0:40,c6x_0:39,c6x_0_0:[39,45],c6x_0_1:[39,45],c6x_1:39,c6x_1_0:[39,45],c6x_1_1:[39,45],c71ss0:43,c7x:39,c7x_0:[39,45],c7x_1:[39,45],cach:[2,18,27,38],cal0:31,calc_val:0,calcul:[9,46,48,49],call:[4,11,19],can:[0,4,5,7,8,9,10,11,13,16,18,19,20,21,24,25,26,27,33,36,37,38,46,48],cannot:[9,10,11,16,20,28,29,31,40,42],canon:17,cap0:10,cap1:10,cap2:10,cap3:10,capabl:[0,4,7,8,10,19,20,21,29,30,41],capac:[31,33],care:19,carefulli:5,caus:[2,20,46],cba_permission_0:[27,38],cba_permission_1:[27,38],cba_permission_2:[27,38],cba_permission_x:[27,38],cbc:[17,48,49],ccdc_intr_pend:41,ceil:48,center:2,central:0,cer:17,cert_key_flags_cust_ssk:17,cert_key_flags_kek:17,certain:[0,4,5],certif:[3,11,14,16,48,49],certificate_address_hi:11,certificate_address_lo:11,cfg:[9,10,11,19,20,21],challeng:0,chang:[4,7,10,14,24,48,49],channel:[7,8,9,13,18,20,24,30,33,41],chapter:[4,5,7,8,9,10,11,13,15,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,50],check:[9,10,11,16,17,18,20,21],choic:18,choos:[0,25,36,46,48,49],chose:0,chosen:[0,46,48,49],cipher_hi:12,cipher_lo:12,ciphertext:[12,46],claim:[5,11],cleanup:11,clear:[7,8,11,16,17,24],clk32:4,clk:[4,24],clk_gate:11,clk_stop:11,clock:[3,11,19,24,35],clock_dis:24,clock_en:24,clock_set_par:24,clock_set_r:24,close:[4,16],closest:4,cluster:[11,32,43],cmpevent_intrtr0:40,cnt:9,code:[0,11,24],coeffici:48,coher:[18,20],collect:48,com:17,combin:[7,9,16,17,20,27,38],come:24,command:[3,4,14],common:[10,12,13,14,20,24,31,33],commun:[0,2,16,19,34,45],compact:[18,24],compar:[17,29,33],compat:[18,48],compatibl:0,complet:[0,5,7,9,10,11,12,14,16,18,19,20,21,24,48],complex:[0,49],complianc:5,compliant:15,complic:11,compon:[2,12],comprehend:[24,48],compris:0,comput:[28,39],compute_cluster0_clec:45,compute_cluster0_gic500ss:45,compute_cluster_j7es_tb_vdc_main_0_dmsc_wrap:43,compute_cluster_msmc0:32,concept:11,condit:[0,11],config:[2,8,11,13,24,33],config_flags_1:11,config_flags_1_clear:11,config_flags_1_set:11,configflags_clr:17,configflags_set:17,configur:[0,2,7,16,17,27,28,29,31,35,38,40,41,42,48,50],confirm:[4,11],conform:20,confus:[32,43],conjunct:[5,11],connect:4,consecut:11,consid:[0,2,7,9,10,11,20],consider:24,consist:[2,4,5,6,11,18,19,20,21],consol:24,constant:10,constraint:11,consum:20,contain:[0,2,4,5,6,7,8,9,10,11,15,16,17,18,19,20,21,46,48],content:[2,12,13,17,24,46],context:[0,5,28,39,48],context_loss_count:5,contigu:[10,20],continu:[11,19,20],contrast:48,control:[1,7,10,13,16,17,18,20,21,24,25,28,29,33,36,39,40,50],control_flags_1:11,control_flags_1_clear:11,control_flags_1_set:11,convent:24,convert:9,coordin:48,copi:[10,14,17,46],core:[0,2,11,17,24,29,33,49],core_halt:11,coredbgen:17,coredbgsecen:17,corepac:11,correct:[10,11],correctli:0,correspond:[0,7,9,10,11,25,27,36,38,46],corrupt:18,cortex:[28,39],could:[11,14,18,20],count:[8,9,10,24,31],counter:[5,9,33],coupl:15,cover:[8,9],cpsw0:31,cpts0_comp:41,cpts0_genf0:41,cpts0_genf1:41,cpts0_genf2:41,cpts0_genf3:41,cpts0_genf4:41,cpts0_genf5:41,cpts_comp:41,cpts_genf0:41,cpts_genf1:41,cpts_sync:41,cpu:11,creat:[2,4,5,6,11,18,19,20,21,46],credenti:[0,9],credit:[8,10,18,24],criteria:20,critic:[0,2,11],crt:48,crypto:[0,48],cryptograph:46,cryptographi:46,csi_err_irq:41,csi_interrupt:41,csi_irq:41,csi_level:41,current:[2,4,5,11,13,15,17,18,19,20,48],current_st:[4,5],curv:[46,48],curve_param:48,custom:[4,16,17,18,20],dalla:17,data0_v:9,data1_v:9,data:[0,9,10,11,12,14,15,17,50],data_block:48,data_block_bigint:48,data_hi:12,data_lo:12,dbg_en:11,dbg_niden:11,dbg_spiden:11,dbg_spniden:11,ddrss_control:41,ddrss_hs_phy_global_error:41,ddrss_pll_freq_change_req:41,ddrss_v2a_other_err_lvl:41,debug:[11,16,27,31,38],debug_cfg:18,debug_core_sel:17,debug_dis:17,debug_ful:17,debug_preserv:17,debug_priv_level:17,debug_publ:17,debug_public_us:17,debug_secure_us:17,debugctrl:17,debugg:16,debugss:16,debugtyp:17,debuguid:17,decis:17,decod:[17,24],decoupl:9,decrypt:[0,17,48,49],dedic:18,deepest:0,defer:[19,21],defin:[0,7,8,9,10,13,14,17,18,19,20,21,24,25,26,28,36,37,48],definit:[0,18,20,48],delai:[11,16],delay_before_iteration_loop_start_u:11,delay_per_iteration_u:11,demand:18,depend:[5,11,16,17,19,20,21],deprec:10,depth:10,der:17,deriv:[27,38],describ:[0,2,4,5,6,7,9,10,12,14,17,18,20,21,24,25,31,36,42,46,48,49],descript:[0,2,3,4,5,6,17,18,19,20,21,25,35,36,48],descriptor:[10,24],design:[2,4,14,24,48],desir:[0,4,5,11,19,46],destaddr:17,destin:[0,7,8,10,17,24,30,35,41],detail:[0,11,14,24,27,38,46,48],detect:[20,29,31,40,42],determin:[4,5,17,48,49],determinist:15,dev:24,dev_a72ss0_cluster_clk:36,dev_a72ss0_core0_arm_clk_clk:36,dev_a72ss0_core0_msmc_clk:36,dev_a72ss0_core0_pll_ctrl_clk:36,dev_a72ss0_core1_arm_clk_clk:36,dev_aasrc0_rx0_sync_0:36,dev_aasrc0_rx0_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsr_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_rx0_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_rx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_rx0_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_rx0_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_rx1_sync_0:36,dev_aasrc0_rx1_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsr_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_rx1_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_rx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_rx1_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_rx1_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_rx2_sync_0:36,dev_aasrc0_rx2_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsr_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_rx2_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_rx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_rx2_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_rx2_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_rx3_sync_0:36,dev_aasrc0_rx3_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsr_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_rx3_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_rx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_rx3_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_rx3_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_sys_clk:36,dev_aasrc0_tx0_sync_0:36,dev_aasrc0_tx0_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp0_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp10_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp11_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp1_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp2_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp3_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp4_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp5_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp6_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp7_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp8_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcasp9_afsx_out_dup0:36,dev_aasrc0_tx0_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_tx0_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_tx0_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_tx0_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_tx0_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_tx1_sync_0:36,dev_aasrc0_tx1_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp0_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp10_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp11_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp1_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp2_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp3_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp4_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp5_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp6_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp7_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp8_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcasp9_afsx_out_dup0:36,dev_aasrc0_tx1_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_tx1_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_tx1_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_tx1_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_tx1_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_tx2_sync_0:36,dev_aasrc0_tx2_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp0_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp10_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp11_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp1_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp2_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp3_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp4_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp5_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp6_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp7_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp8_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcasp9_afsx_out_dup0:36,dev_aasrc0_tx2_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_tx2_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_tx2_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_tx2_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_tx2_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_tx3_sync_0:36,dev_aasrc0_tx3_sync_0_parent_board_0_ext_refclk1_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp0_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp10_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp11_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp1_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp2_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp3_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp4_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp5_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp6_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp7_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp8_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcasp9_afsx_out_dup0:36,dev_aasrc0_tx3_sync_0_parent_board_0_mcu_ext_refclk0_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbclk_out:36,dev_aasrc0_tx3_sync_0_parent_board_0_mlb0_mlbcp_out:36,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_15_hsdivout3_clk:36,dev_aasrc0_tx3_sync_0_parent_hsdiv3_16fft_main_4_hsdivout3_clk:36,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out0:36,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out1:36,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out2:36,dev_aasrc0_tx3_sync_0_parent_mcasp_ahclko_mux_out3:36,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out0:36,dev_aasrc0_tx3_sync_0_parent_mcu_adc_clk_sel_out1:36,dev_aasrc0_vbusp_clk:36,dev_atl0_atl_clk:36,dev_atl0_atl_clk_parent_board_0_ext_refclk1_out:36,dev_atl0_atl_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_15_hsdivout1_clk:36,dev_atl0_atl_clk_parent_hsdiv3_16fft_main_4_hsdivout1_clk:36,dev_atl0_atl_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_atl0_atl_clk_parent_postdiv3_16fft_main_0_hsdivout7_clk:36,dev_atl0_atl_io_port_atclk_out_0:36,dev_atl0_atl_io_port_atclk_out_1:36,dev_atl0_atl_io_port_atclk_out_2:36,dev_atl0_atl_io_port_atclk_out_3:36,dev_atl0_vbus_clk:36,dev_board0_audio_ext_refclk0_in:36,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_board0_audio_ext_refclk0_in_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_board0_audio_ext_refclk0_in_parent_board_0_audio_ext_refclk0_out:36,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_board0_audio_ext_refclk0_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk0_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk0_out:36,dev_board0_audio_ext_refclk1_in:36,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_board0_audio_ext_refclk1_in_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_board0_audio_ext_refclk1_in_parent_board_0_audio_ext_refclk1_out:36,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_board0_audio_ext_refclk1_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk1_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk1_out:36,dev_board0_audio_ext_refclk2_in:36,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_board0_audio_ext_refclk2_in_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_board0_audio_ext_refclk2_in_parent_board_0_audio_ext_refclk2_out:36,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_board0_audio_ext_refclk2_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk2_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk2_out:36,dev_board0_audio_ext_refclk3_in:36,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_board0_audio_ext_refclk3_in_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_board0_audio_ext_refclk3_in_parent_board_0_audio_ext_refclk3_out:36,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_board0_audio_ext_refclk3_in_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_0_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_10_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_11_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_1_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_2_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_3_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_4_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_5_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_6_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_7_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_8_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkr_pout_0:36,dev_board0_audio_ext_refclk3_in_parent_mcasp_main_9_mcasp_ahclkx_pout_0:36,dev_board0_audio_ext_refclk3_out:36,dev_board0_bus_ccdc0_pclk:25,dev_board0_bus_cpts_rft_clk:25,dev_board0_bus_dss0extpclkin:25,dev_board0_bus_dss0pclk:25,dev_board0_bus_ext_refclk1:25,dev_board0_bus_gpmcclk:25,dev_board0_bus_mcasp0aclkr:25,dev_board0_bus_mcasp0aclkx:25,dev_board0_bus_mcasp0ahclkr:25,dev_board0_bus_mcasp0ahclkx:25,dev_board0_bus_mcasp1aclkr:25,dev_board0_bus_mcasp1aclkx:25,dev_board0_bus_mcasp1ahclkr:25,dev_board0_bus_mcasp1ahclkx:25,dev_board0_bus_mcasp2aclkr:25,dev_board0_bus_mcasp2aclkx:25,dev_board0_bus_mcasp2ahclkr:25,dev_board0_bus_mcasp2ahclkx:25,dev_board0_bus_mcu_clkout:25,dev_board0_bus_mcu_clkout_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk10:25,dev_board0_bus_mcu_clkout_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:25,dev_board0_bus_mcu_cpts_rft_clk:25,dev_board0_bus_mcu_ext_refclk0:25,dev_board0_bus_mcu_obsclk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_clkout_clk_dup0:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout1_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:25,dev_board0_bus_mcu_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:25,dev_board0_bus_mcu_obsclk_parent_gluelogic_lfosc_clk_bus_out:25,dev_board0_bus_mcu_obsclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_mcu_obsclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk_dup0:25,dev_board0_bus_mcu_obsclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_board0_bus_mcu_obsclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_board0_bus_mcu_ospi0clk:25,dev_board0_bus_mcu_ospi0dq:25,dev_board0_bus_mcu_ospi0lbclko:25,dev_board0_bus_mcu_ospi1clk:25,dev_board0_bus_mcu_ospi1dq:25,dev_board0_bus_mcu_ospi1lbclko:25,dev_board0_bus_mcu_rgmii1_rclk:25,dev_board0_bus_mcu_rgmii1_tclk:25,dev_board0_bus_mcu_rmii1_refclk:25,dev_board0_bus_mcu_scl0:25,dev_board0_bus_mcu_spi0clk:25,dev_board0_bus_mcu_spi1clk:25,dev_board0_bus_mcu_sysclkout:25,dev_board0_bus_obsclk:25,dev_board0_bus_obsclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout1_clk:25,dev_board0_bus_obsclk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllljm_wrap_main_1_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllljm_wrap_main_4_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllm_wrap_main_6_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_adpllm_wrap_main_7_bus_clkout_clk:25,dev_board0_bus_obsclk_parent_board_0_hfosc1_clk:25,dev_board0_bus_obsclk_parent_gluelogic_lfosc_clk_bus_out:25,dev_board0_bus_obsclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_obsclk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_board0_bus_obsclk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_board0_bus_obsclk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_board0_bus_obsclk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_board0_bus_pcie1refclkm:25,dev_board0_bus_pcie1refclkp:25,dev_board0_bus_prg0_rgmii1_rclk:25,dev_board0_bus_prg0_rgmii1_tclk:25,dev_board0_bus_prg0_rgmii2_rclk:25,dev_board0_bus_prg0_rgmii2_tclk:25,dev_board0_bus_prg1_rgmii1_rclk:25,dev_board0_bus_prg1_rgmii1_tclk:25,dev_board0_bus_prg1_rgmii2_rclk:25,dev_board0_bus_prg2_rgmii1_rclk:25,dev_board0_bus_prg2_rgmii1_tclk:25,dev_board0_bus_prg2_rgmii2_rclk:25,dev_board0_bus_prg2_rgmii2_tclk:25,dev_board0_bus_refclk0m:25,dev_board0_bus_refclk0m_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_board0_bus_refclk0m_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_board0_bus_refclk0m_parent_board_0_hfosc1_clk:25,dev_board0_bus_refclk0m_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_refclk0p:25,dev_board0_bus_refclk0p_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_board0_bus_refclk0p_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_board0_bus_refclk0p_parent_board_0_hfosc1_clk:25,dev_board0_bus_refclk0p_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_refclk1m:25,dev_board0_bus_refclk1m_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_board0_bus_refclk1m_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_board0_bus_refclk1m_parent_board_0_hfosc1_clk:25,dev_board0_bus_refclk1m_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_refclk1p:25,dev_board0_bus_refclk1p_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_board0_bus_refclk1p_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_board0_bus_refclk1p_parent_board_0_hfosc1_clk:25,dev_board0_bus_refclk1p_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_board0_bus_scl0:25,dev_board0_bus_scl1:25,dev_board0_bus_scl2:25,dev_board0_bus_scl3:25,dev_board0_bus_spi0clk:25,dev_board0_bus_spi1clk:25,dev_board0_bus_spi2clk:25,dev_board0_bus_spi3clk:25,dev_board0_bus_sysclkout:25,dev_board0_bus_usb0refclkm:25,dev_board0_bus_usb0refclkp:25,dev_board0_bus_wkup_scl0:25,dev_board0_bus_wkup_tck:25,dev_board0_clkout_in:36,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk10:36,dev_board0_clkout_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk5:36,dev_board0_cpts0_rft_clk_out:36,dev_board0_ddr0_ck0_in:36,dev_board0_ddr0_ck0_n_in:36,dev_board0_dsi_txclkn_in:36,dev_board0_dsi_txclkp_in:36,dev_board0_ext_refclk1_out:36,dev_board0_gpmc0_clk_in:36,dev_board0_gpmc0_clk_out:36,dev_board0_gpmc0_fclk_mux_in:36,dev_board0_hfosc1_clk:25,dev_board0_hfosc1_clk_out:36,dev_board0_i2c0_scl_out:36,dev_board0_i2c1_scl_out:36,dev_board0_i2c2_scl_out:36,dev_board0_i2c3_scl_out:36,dev_board0_i2c4_scl_out:36,dev_board0_i2c5_scl_out:36,dev_board0_i2c6_scl_out:36,dev_board0_i3c0_scl_in:36,dev_board0_i3c0_scl_out:36,dev_board0_led_clk_out:36,dev_board0_mcasp0_aclkr_in:36,dev_board0_mcasp0_aclkr_out:36,dev_board0_mcasp0_aclkx_in:36,dev_board0_mcasp0_aclkx_out:36,dev_board0_mcasp0_afsr_out:36,dev_board0_mcasp0_afsx_out:36,dev_board0_mcasp10_aclkr_in:36,dev_board0_mcasp10_aclkr_out:36,dev_board0_mcasp10_aclkx_in:36,dev_board0_mcasp10_aclkx_out:36,dev_board0_mcasp10_afsr_out:36,dev_board0_mcasp10_afsx_out:36,dev_board0_mcasp11_aclkr_in:36,dev_board0_mcasp11_aclkr_out:36,dev_board0_mcasp11_aclkx_in:36,dev_board0_mcasp11_aclkx_out:36,dev_board0_mcasp11_afsr_out:36,dev_board0_mcasp11_afsx_out:36,dev_board0_mcasp1_aclkr_in:36,dev_board0_mcasp1_aclkr_out:36,dev_board0_mcasp1_aclkx_in:36,dev_board0_mcasp1_aclkx_out:36,dev_board0_mcasp1_afsr_out:36,dev_board0_mcasp1_afsx_out:36,dev_board0_mcasp2_aclkr_in:36,dev_board0_mcasp2_aclkr_out:36,dev_board0_mcasp2_aclkx_in:36,dev_board0_mcasp2_aclkx_out:36,dev_board0_mcasp2_afsr_out:36,dev_board0_mcasp2_afsx_out:36,dev_board0_mcasp3_aclkr_in:36,dev_board0_mcasp3_aclkr_out:36,dev_board0_mcasp3_aclkx_in:36,dev_board0_mcasp3_aclkx_out:36,dev_board0_mcasp3_afsr_out:36,dev_board0_mcasp3_afsx_out:36,dev_board0_mcasp4_aclkr_in:36,dev_board0_mcasp4_aclkr_out:36,dev_board0_mcasp4_aclkx_in:36,dev_board0_mcasp4_aclkx_out:36,dev_board0_mcasp4_afsr_out:36,dev_board0_mcasp4_afsx_out:36,dev_board0_mcasp5_aclkr_in:36,dev_board0_mcasp5_aclkr_out:36,dev_board0_mcasp5_aclkx_in:36,dev_board0_mcasp5_aclkx_out:36,dev_board0_mcasp5_afsr_out:36,dev_board0_mcasp5_afsx_out:36,dev_board0_mcasp6_aclkr_in:36,dev_board0_mcasp6_aclkr_out:36,dev_board0_mcasp6_aclkx_in:36,dev_board0_mcasp6_aclkx_out:36,dev_board0_mcasp6_afsr_out:36,dev_board0_mcasp6_afsx_out:36,dev_board0_mcasp7_aclkr_in:36,dev_board0_mcasp7_aclkr_out:36,dev_board0_mcasp7_aclkx_in:36,dev_board0_mcasp7_aclkx_out:36,dev_board0_mcasp7_afsr_out:36,dev_board0_mcasp7_afsx_out:36,dev_board0_mcasp8_aclkr_in:36,dev_board0_mcasp8_aclkr_out:36,dev_board0_mcasp8_aclkx_in:36,dev_board0_mcasp8_aclkx_out:36,dev_board0_mcasp8_afsr_out:36,dev_board0_mcasp8_afsx_out:36,dev_board0_mcasp9_aclkr_in:36,dev_board0_mcasp9_aclkr_out:36,dev_board0_mcasp9_aclkx_in:36,dev_board0_mcasp9_aclkx_out:36,dev_board0_mcasp9_afsr_out:36,dev_board0_mcasp9_afsx_out:36,dev_board0_mcu_clkout0_in:36,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk4:36,dev_board0_mcu_clkout0_in_parent_hsdiv4_16fft_mcu_2_hsdivout0_clk9:36,dev_board0_mcu_cpts0_rft_clk_out:36,dev_board0_mcu_ext_refclk0_out:36,dev_board0_mcu_hyperbus0_ck_in:36,dev_board0_mcu_hyperbus0_ckn_in:36,dev_board0_mcu_i2c0_scl_in:36,dev_board0_mcu_i2c0_scl_out:36,dev_board0_mcu_i2c1_scl_out:36,dev_board0_mcu_i3c0_scl_in:36,dev_board0_mcu_i3c0_scl_out:36,dev_board0_mcu_i3c1_scl_in:36,dev_board0_mcu_i3c1_scl_out:36,dev_board0_mcu_mdio0_mdc_in:36,dev_board0_mcu_obsclk0_in:36,dev_board0_mcu_obsclk0_in_parent_gluelogic_hfosc0_clkout:36,dev_board0_mcu_obsclk0_in_parent_mcu_obsclk_div_out0:36,dev_board0_mcu_ospi0_clk_in:36,dev_board0_mcu_ospi0_dqs_out:36,dev_board0_mcu_ospi0_lbclko_in:36,dev_board0_mcu_ospi1_clk_in:36,dev_board0_mcu_ospi1_dqs_out:36,dev_board0_mcu_ospi1_lbclko_in:36,dev_board0_mcu_rgmii1_rxc_out:36,dev_board0_mcu_rgmii1_txc_in:36,dev_board0_mcu_rgmii1_txc_out:36,dev_board0_mcu_rmii1_ref_clk_out:36,dev_board0_mcu_spi0_clk_in:36,dev_board0_mcu_spi1_clk_in:36,dev_board0_mcu_sysclkout0_in:36,dev_board0_mdio0_mdc_in:36,dev_board0_mlb0_mlbclk_out:36,dev_board0_mlb0_mlbcp_out:36,dev_board0_mmc0_clk_in:36,dev_board0_mmc1_clk_in:36,dev_board0_mmc2_clk_in:36,dev_board0_obsclk0_in:36,dev_board0_obsclk0_in_parent_board_0_hfosc1_clk_out:36,dev_board0_obsclk0_in_parent_gluelogic_hfosc0_clkout:36,dev_board0_obsclk0_in_parent_gluelogic_lpxosc_clkout:36,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_12_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_24_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv0_16fft_main_6_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_14_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_16_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_17_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_18_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_19_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_23_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv1_16fft_main_25_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv3_16fft_main_5_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_0_hsdivout0_clk_dup0:36,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_1_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_2_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_hsdiv4_16fft_main_3_hsdivout0_clk:36,dev_board0_obsclk0_in_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_board0_obsclk0_in_parent_navss512l_main_0_cpts0_genf3_0:36,dev_board0_obsclk0_in_parent_obsclk1_mux_out0:36,dev_board0_obsclk1_in:36,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_7_hsdivout0_clk3:36,dev_board0_obsclk1_in_parent_hsdiv0_16fft_main_8_hsdivout0_clk7:36,dev_board0_obsclk1_in_parent_hsdiv3_16fft_main_13_hsdivout0_clk3:36,dev_board0_pcie_refclk0n_out:36,dev_board0_pcie_refclk0p_out:36,dev_board0_pcie_refclk1n_out:36,dev_board0_pcie_refclk1p_out:36,dev_board0_pcie_refclk2n_out:36,dev_board0_pcie_refclk2p_out:36,dev_board0_pcie_refclk3n_out:36,dev_board0_pcie_refclk3p_out:36,dev_board0_prg0_mdio0_mdc_in:36,dev_board0_prg0_rgmii1_rxc_out:36,dev_board0_prg0_rgmii1_txc_in:36,dev_board0_prg0_rgmii1_txc_out:36,dev_board0_prg0_rgmii2_rxc_out:36,dev_board0_prg0_rgmii2_txc_in:36,dev_board0_prg0_rgmii2_txc_out:36,dev_board0_prg1_mdio0_mdc_in:36,dev_board0_prg1_rgmii1_rxc_out:36,dev_board0_prg1_rgmii1_txc_in:36,dev_board0_prg1_rgmii1_txc_out:36,dev_board0_prg1_rgmii2_rxc_out:36,dev_board0_prg1_rgmii2_txc_in:36,dev_board0_prg1_rgmii2_txc_out:36,dev_board0_rgmii3_rxc_out:36,dev_board0_rgmii4_rxc_out:36,dev_board0_rgmii5_rxc_out:36,dev_board0_rgmii6_rxc_out:36,dev_board0_rgmii7_rxc_out:36,dev_board0_rgmii8_rxc_out:36,dev_board0_rmii_ref_clk_out:36,dev_board0_spi0_clk_in:36,dev_board0_spi1_clk_in:36,dev_board0_spi2_clk_in:36,dev_board0_spi3_clk_in:36,dev_board0_spi5_clk_in:36,dev_board0_spi6_clk_in:36,dev_board0_spi7_clk_in:36,dev_board0_sysclkout0_in:36,dev_board0_tck_out:36,dev_board0_trc_clk_in:36,dev_board0_ufs0_ref_clk_in:36,dev_board0_vout1_extpclkin_out:36,dev_board0_vout1_pclk_in:36,dev_board0_vout2_extpclkin_out:36,dev_board0_vout2_pclk_in:36,dev_board0_vpfe0_pclk_out:36,dev_board0_wkup_i2c0_scl_in:36,dev_board0_wkup_i2c0_scl_out:36,dev_c66ss0_core0_gem_clk2_out_clk:36,dev_c66ss0_core0_gem_trc_clk:36,dev_c66ss0_introuter0_intr_clk:36,dev_c66ss1_core0_gem_clk2_out_clk:36,dev_c66ss1_core0_gem_trc_clk:36,dev_c66ss1_introuter0_intr_clk:36,dev_c71ss0_c7x_clk:36,dev_c71ss0_mma_mma_clk:36,dev_c71ss0_mma_pll_ctrl_clk:36,dev_c71ss0_pll_ctrl_clk:36,dev_cal0_bus_clk:25,dev_cal0_bus_cp_c_clk:25,dev_cbass0_bus_main_sysclk0_2_clk:25,dev_cbass0_bus_main_sysclk0_4_clk:25,dev_cbass_debug0_bus_main_sysclk0_2_clk:25,dev_cbass_debug0_bus_main_sysclk0_4_clk:25,dev_cbass_fw0_bus_main_sysclk0_2_clk:25,dev_cbass_fw0_bus_main_sysclk0_4_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_cpts_rft_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_ext_refclk1:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_cpts_rft_clk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_cbass_infra0_bus_gtc_clock_1_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:25,dev_cbass_infra0_bus_main_sysclk0_2_clk:25,dev_cbass_infra0_bus_main_sysclk0_4_clk:25,dev_ccdebugss0_bus_atb0_clk:25,dev_ccdebugss0_bus_atb1_clk:25,dev_ccdebugss0_bus_cfg_clk:25,dev_ccdebugss0_bus_dbg_clk:25,dev_ccdebugss0_bus_sys_clk:25,dev_cmpevent_intrtr0_bus_intr_clk:25,dev_cmpevent_intrtr0_intr_clk:36,dev_compute_cluster0_cfg_wrap_clk4_clk:36,dev_compute_cluster0_clec_clk1_clk:36,dev_compute_cluster0_clec_clk4_clk:36,dev_compute_cluster0_core_core_clk1_clk:36,dev_compute_cluster0_core_core_psil_leaf_clk:36,dev_compute_cluster0_ddr32ss_emif0_ew_ddrss_ddr_pll_clk:36,dev_compute_cluster0_ddr32ss_emif0_ew_pll_ctrl_clk:36,dev_compute_cluster0_debug_wrap_clk1_clk_clk:36,dev_compute_cluster0_debug_wrap_clk2_clk_clk:36,dev_compute_cluster0_dmsc_wrap_clk4_clk_clk:36,dev_compute_cluster0_en_msmc_domain_msmc_clk1_clk:36,dev_compute_cluster0_gic500ss_vclk_clk:36,dev_compute_cluster0_pbist_wrap_divh_clk2_clk_clk:36,dev_compute_cluster0_pbist_wrap_divh_clk4_clk_clk:36,dev_compute_cluster0_pbist_wrap_divp_clk1_clk_clk:36,dev_compute_cluster_a53_0_bus_arm0_clk:25,dev_compute_cluster_a53_1_bus_arm0_clk:25,dev_compute_cluster_a53_2_bus_arm1_clk:25,dev_compute_cluster_a53_3_bus_arm1_clk:25,dev_compute_cluster_cpac0_bus_arm0_clk:25,dev_compute_cluster_cpac1_bus_arm1_clk:25,dev_compute_cluster_msmc0_bus_msmc_clk:25,dev_compute_cluster_msmc0_bus_tb_soc_gic_clk:25,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_cfg_clk:25,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dbg_clk:25,dev_compute_cluster_msmc0_bus_tb_soc_vbusp_dmsc_clk:25,dev_cpsw0_cppi_clk_clk:36,dev_cpsw0_cpts_genf0_0:36,dev_cpsw0_cpts_rft_clk:36,dev_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:36,dev_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:36,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_cpsw0_gmii1_mr_clk:36,dev_cpsw0_gmii1_mt_clk:36,dev_cpsw0_gmii2_mr_clk:36,dev_cpsw0_gmii2_mt_clk:36,dev_cpsw0_gmii3_mr_clk:36,dev_cpsw0_gmii3_mt_clk:36,dev_cpsw0_gmii4_mr_clk:36,dev_cpsw0_gmii4_mt_clk:36,dev_cpsw0_gmii5_mr_clk:36,dev_cpsw0_gmii5_mt_clk:36,dev_cpsw0_gmii6_mr_clk:36,dev_cpsw0_gmii6_mt_clk:36,dev_cpsw0_gmii7_mr_clk:36,dev_cpsw0_gmii7_mt_clk:36,dev_cpsw0_gmii8_mr_clk:36,dev_cpsw0_gmii8_mt_clk:36,dev_cpsw0_gmii_rft_clk:36,dev_cpsw0_mdio_mdclk_o_0:36,dev_cpsw0_rgmii_mhz_250_clk:36,dev_cpsw0_rgmii_mhz_50_clk:36,dev_cpsw0_rgmii_mhz_5_clk:36,dev_cpsw0_rmii_mhz_50_clk:36,dev_cpsw0_serdes1_refclk:36,dev_cpsw0_serdes1_rxclk:36,dev_cpsw0_serdes1_rxfclk:36,dev_cpsw0_serdes1_txclk:36,dev_cpsw0_serdes1_txfclk:36,dev_cpsw0_serdes1_txmclk:36,dev_cpsw0_serdes2_refclk:36,dev_cpsw0_serdes2_rxclk:36,dev_cpsw0_serdes2_rxfclk:36,dev_cpsw0_serdes2_txclk:36,dev_cpsw0_serdes2_txfclk:36,dev_cpsw0_serdes2_txmclk:36,dev_cpsw0_serdes3_refclk:36,dev_cpsw0_serdes3_rxclk:36,dev_cpsw0_serdes3_rxfclk:36,dev_cpsw0_serdes3_txclk:36,dev_cpsw0_serdes3_txfclk:36,dev_cpsw0_serdes3_txmclk:36,dev_cpsw0_serdes4_refclk:36,dev_cpsw0_serdes4_rxclk:36,dev_cpsw0_serdes4_rxfclk:36,dev_cpsw0_serdes4_txclk:36,dev_cpsw0_serdes4_txfclk:36,dev_cpsw0_serdes4_txmclk:36,dev_cpsw0_serdes5_refclk:36,dev_cpsw0_serdes5_rxclk:36,dev_cpsw0_serdes5_rxfclk:36,dev_cpsw0_serdes5_txclk:36,dev_cpsw0_serdes5_txfclk:36,dev_cpsw0_serdes5_txmclk:36,dev_cpsw0_serdes6_refclk:36,dev_cpsw0_serdes6_rxclk:36,dev_cpsw0_serdes6_rxfclk:36,dev_cpsw0_serdes6_txclk:36,dev_cpsw0_serdes6_txfclk:36,dev_cpsw0_serdes6_txmclk:36,dev_cpsw0_serdes7_refclk:36,dev_cpsw0_serdes7_rxclk:36,dev_cpsw0_serdes7_rxfclk:36,dev_cpsw0_serdes7_txclk:36,dev_cpsw0_serdes7_txfclk:36,dev_cpsw0_serdes7_txmclk:36,dev_cpsw0_serdes8_refclk:36,dev_cpsw0_serdes8_rxclk:36,dev_cpsw0_serdes8_rxfclk:36,dev_cpsw0_serdes8_txclk:36,dev_cpsw0_serdes8_txfclk:36,dev_cpsw0_serdes8_txmclk:36,dev_cpt2_aggr0_bus_vclk_clk:25,dev_cpt2_aggr0_vclk_clk:36,dev_cpt2_aggr1_vclk_clk:36,dev_cpt2_aggr2_vclk_clk:36,dev_cpt2_probe_vbusm_main_cal0_0_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_cal0_0_bus_vbus_clk:25,dev_cpt2_probe_vbusm_main_dss_2_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_dss_2_bus_vbus_clk:25,dev_cpt2_probe_vbusm_main_navddrhi_5_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_navddrhi_5_bus_vbus_clk:25,dev_cpt2_probe_vbusm_main_navddrlo_6_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_navddrlo_6_bus_vbus_clk:25,dev_cpt2_probe_vbusm_main_navsramhi_3_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_navsramhi_3_bus_vbus_clk:25,dev_cpt2_probe_vbusm_main_navsramlo_4_bus_probe_clk:25,dev_cpt2_probe_vbusm_main_navsramlo_4_bus_vbus_clk:25,dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_probe_clk:25,dev_cpt2_probe_vbusm_mcu_export_slv_0_bus_vbus_clk:25,dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_probe_clk:25,dev_cpt2_probe_vbusm_mcu_fss_s0_2_bus_vbus_clk:25,dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_probe_clk:25,dev_cpt2_probe_vbusm_mcu_fss_s1_3_bus_vbus_clk:25,dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_probe_clk:25,dev_cpt2_probe_vbusm_mcu_sram_slv_1_bus_vbus_clk:25,dev_csi_psilss0_main_clk:36,dev_csi_rx_if0_main_clk_clk:36,dev_csi_rx_if0_ppi_rx_byte_clk:36,dev_csi_rx_if0_vbus_clk_clk:36,dev_csi_rx_if0_vp_clk_clk:36,dev_csi_rx_if1_main_clk_clk:36,dev_csi_rx_if1_ppi_rx_byte_clk:36,dev_csi_rx_if1_vbus_clk_clk:36,dev_csi_rx_if1_vp_clk_clk:36,dev_csi_tx_if0_dphy_txbyteclkhs_cl_clk:36,dev_csi_tx_if0_esc_clk_clk:36,dev_csi_tx_if0_main_clk_clk:36,dev_csi_tx_if0_vbus_clk_clk:36,dev_ctrl_mmr0_bus_vbusp_clk:25,dev_dcc0_bus_dcc_clksrc0_clk:25,dev_dcc0_bus_dcc_clksrc1_clk:25,dev_dcc0_bus_dcc_clksrc2_clk:25,dev_dcc0_bus_dcc_clksrc3_clk:25,dev_dcc0_bus_dcc_clksrc4_clk:25,dev_dcc0_bus_dcc_clksrc5_clk:25,dev_dcc0_bus_dcc_clksrc6_clk:25,dev_dcc0_bus_dcc_input00_clk:25,dev_dcc0_bus_dcc_input01_clk:25,dev_dcc0_bus_dcc_input02_clk:25,dev_dcc0_bus_dcc_input10_clk:25,dev_dcc0_bus_vbus_clk:25,dev_dcc0_dcc_clksrc0_clk:36,dev_dcc0_dcc_clksrc1_clk:36,dev_dcc0_dcc_clksrc2_clk:36,dev_dcc0_dcc_clksrc3_clk:36,dev_dcc0_dcc_clksrc4_clk:36,dev_dcc0_dcc_clksrc5_clk:36,dev_dcc0_dcc_clksrc6_clk:36,dev_dcc0_dcc_clksrc7_clk:36,dev_dcc0_dcc_input00_clk:36,dev_dcc0_dcc_input01_clk:36,dev_dcc0_dcc_input02_clk:36,dev_dcc0_dcc_input10_clk:36,dev_dcc0_vbus_clk:36,dev_dcc10_dcc_clksrc0_clk:36,dev_dcc10_dcc_clksrc1_clk:36,dev_dcc10_dcc_clksrc2_clk:36,dev_dcc10_dcc_clksrc3_clk:36,dev_dcc10_dcc_clksrc4_clk:36,dev_dcc10_dcc_clksrc5_clk:36,dev_dcc10_dcc_clksrc6_clk:36,dev_dcc10_dcc_clksrc7_clk:36,dev_dcc10_dcc_input00_clk:36,dev_dcc10_dcc_input01_clk:36,dev_dcc10_dcc_input02_clk:36,dev_dcc10_dcc_input10_clk:36,dev_dcc10_vbus_clk:36,dev_dcc11_dcc_clksrc0_clk:36,dev_dcc11_dcc_clksrc1_clk:36,dev_dcc11_dcc_clksrc2_clk:36,dev_dcc11_dcc_clksrc3_clk:36,dev_dcc11_dcc_clksrc4_clk:36,dev_dcc11_dcc_clksrc5_clk:36,dev_dcc11_dcc_clksrc6_clk:36,dev_dcc11_dcc_clksrc7_clk:36,dev_dcc11_dcc_input00_clk:36,dev_dcc11_dcc_input01_clk:36,dev_dcc11_dcc_input02_clk:36,dev_dcc11_dcc_input10_clk:36,dev_dcc11_vbus_clk:36,dev_dcc12_dcc_clksrc0_clk:36,dev_dcc12_dcc_clksrc1_clk:36,dev_dcc12_dcc_clksrc2_clk:36,dev_dcc12_dcc_clksrc3_clk:36,dev_dcc12_dcc_clksrc4_clk:36,dev_dcc12_dcc_clksrc5_clk:36,dev_dcc12_dcc_clksrc6_clk:36,dev_dcc12_dcc_clksrc7_clk:36,dev_dcc12_dcc_input00_clk:36,dev_dcc12_dcc_input01_clk:36,dev_dcc12_dcc_input02_clk:36,dev_dcc12_dcc_input10_clk:36,dev_dcc12_vbus_clk:36,dev_dcc1_bus_dcc_clksrc0_clk:25,dev_dcc1_bus_dcc_clksrc1_clk:25,dev_dcc1_bus_dcc_clksrc2_clk:25,dev_dcc1_bus_dcc_clksrc3_clk:25,dev_dcc1_bus_dcc_clksrc4_clk:25,dev_dcc1_bus_dcc_clksrc5_clk:25,dev_dcc1_bus_dcc_clksrc6_clk:25,dev_dcc1_bus_dcc_clksrc7_clk:25,dev_dcc1_bus_dcc_input00_clk:25,dev_dcc1_bus_dcc_input01_clk:25,dev_dcc1_bus_dcc_input02_clk:25,dev_dcc1_bus_dcc_input10_clk:25,dev_dcc1_bus_vbus_clk:25,dev_dcc1_dcc_clksrc0_clk:36,dev_dcc1_dcc_clksrc1_clk:36,dev_dcc1_dcc_clksrc2_clk:36,dev_dcc1_dcc_clksrc3_clk:36,dev_dcc1_dcc_clksrc4_clk:36,dev_dcc1_dcc_clksrc5_clk:36,dev_dcc1_dcc_clksrc6_clk:36,dev_dcc1_dcc_clksrc7_clk:36,dev_dcc1_dcc_input00_clk:36,dev_dcc1_dcc_input01_clk:36,dev_dcc1_dcc_input02_clk:36,dev_dcc1_dcc_input10_clk:36,dev_dcc1_vbus_clk:36,dev_dcc2_bus_dcc_clksrc0_clk:25,dev_dcc2_bus_dcc_clksrc1_clk:25,dev_dcc2_bus_dcc_clksrc2_clk:25,dev_dcc2_bus_dcc_clksrc3_clk:25,dev_dcc2_bus_dcc_clksrc4_clk:25,dev_dcc2_bus_dcc_clksrc5_clk:25,dev_dcc2_bus_dcc_clksrc6_clk:25,dev_dcc2_bus_dcc_clksrc7_clk:25,dev_dcc2_bus_dcc_input00_clk:25,dev_dcc2_bus_dcc_input01_clk:25,dev_dcc2_bus_dcc_input02_clk:25,dev_dcc2_bus_dcc_input10_clk:25,dev_dcc2_bus_vbus_clk:25,dev_dcc2_dcc_clksrc0_clk:36,dev_dcc2_dcc_clksrc1_clk:36,dev_dcc2_dcc_clksrc2_clk:36,dev_dcc2_dcc_clksrc3_clk:36,dev_dcc2_dcc_clksrc4_clk:36,dev_dcc2_dcc_clksrc5_clk:36,dev_dcc2_dcc_clksrc6_clk:36,dev_dcc2_dcc_clksrc7_clk:36,dev_dcc2_dcc_input00_clk:36,dev_dcc2_dcc_input01_clk:36,dev_dcc2_dcc_input02_clk:36,dev_dcc2_dcc_input10_clk:36,dev_dcc2_vbus_clk:36,dev_dcc3_bus_dcc_clksrc0_clk:25,dev_dcc3_bus_dcc_clksrc1_clk:25,dev_dcc3_bus_dcc_clksrc2_clk:25,dev_dcc3_bus_dcc_clksrc3_clk:25,dev_dcc3_bus_dcc_clksrc4_clk:25,dev_dcc3_bus_dcc_clksrc5_clk:25,dev_dcc3_bus_dcc_clksrc7_clk:25,dev_dcc3_bus_dcc_input00_clk:25,dev_dcc3_bus_dcc_input01_clk:25,dev_dcc3_bus_dcc_input02_clk:25,dev_dcc3_bus_dcc_input10_clk:25,dev_dcc3_bus_vbus_clk:25,dev_dcc3_dcc_clksrc0_clk:36,dev_dcc3_dcc_clksrc1_clk:36,dev_dcc3_dcc_clksrc2_clk:36,dev_dcc3_dcc_clksrc3_clk:36,dev_dcc3_dcc_clksrc4_clk:36,dev_dcc3_dcc_clksrc5_clk:36,dev_dcc3_dcc_clksrc6_clk:36,dev_dcc3_dcc_clksrc7_clk:36,dev_dcc3_dcc_input00_clk:36,dev_dcc3_dcc_input01_clk:36,dev_dcc3_dcc_input02_clk:36,dev_dcc3_dcc_input10_clk:36,dev_dcc3_vbus_clk:36,dev_dcc4_bus_dcc_clksrc0_clk:25,dev_dcc4_bus_dcc_clksrc2_clk:25,dev_dcc4_bus_dcc_clksrc3_clk:25,dev_dcc4_bus_dcc_clksrc4_clk:25,dev_dcc4_bus_dcc_clksrc5_clk:25,dev_dcc4_bus_dcc_clksrc6_clk:25,dev_dcc4_bus_dcc_clksrc7_clk:25,dev_dcc4_bus_dcc_input00_clk:25,dev_dcc4_bus_dcc_input01_clk:25,dev_dcc4_bus_dcc_input02_clk:25,dev_dcc4_bus_dcc_input10_clk:25,dev_dcc4_bus_vbus_clk:25,dev_dcc4_dcc_clksrc0_clk:36,dev_dcc4_dcc_clksrc1_clk:36,dev_dcc4_dcc_clksrc2_clk:36,dev_dcc4_dcc_clksrc3_clk:36,dev_dcc4_dcc_clksrc4_clk:36,dev_dcc4_dcc_clksrc5_clk:36,dev_dcc4_dcc_clksrc6_clk:36,dev_dcc4_dcc_clksrc7_clk:36,dev_dcc4_dcc_input00_clk:36,dev_dcc4_dcc_input01_clk:36,dev_dcc4_dcc_input02_clk:36,dev_dcc4_dcc_input10_clk:36,dev_dcc4_vbus_clk:36,dev_dcc5_bus_dcc_clksrc0_clk:25,dev_dcc5_bus_dcc_clksrc1_clk:25,dev_dcc5_bus_dcc_clksrc2_clk:25,dev_dcc5_bus_dcc_clksrc3_clk:25,dev_dcc5_bus_dcc_clksrc4_clk:25,dev_dcc5_bus_dcc_clksrc5_clk:25,dev_dcc5_bus_dcc_clksrc6_clk:25,dev_dcc5_bus_dcc_clksrc7_clk:25,dev_dcc5_bus_dcc_input00_clk:25,dev_dcc5_bus_dcc_input01_clk:25,dev_dcc5_bus_dcc_input02_clk:25,dev_dcc5_bus_dcc_input10_clk:25,dev_dcc5_bus_vbus_clk:25,dev_dcc5_dcc_clksrc0_clk:36,dev_dcc5_dcc_clksrc1_clk:36,dev_dcc5_dcc_clksrc2_clk:36,dev_dcc5_dcc_clksrc3_clk:36,dev_dcc5_dcc_clksrc4_clk:36,dev_dcc5_dcc_clksrc5_clk:36,dev_dcc5_dcc_clksrc6_clk:36,dev_dcc5_dcc_clksrc7_clk:36,dev_dcc5_dcc_input00_clk:36,dev_dcc5_dcc_input01_clk:36,dev_dcc5_dcc_input02_clk:36,dev_dcc5_dcc_input10_clk:36,dev_dcc5_vbus_clk:36,dev_dcc6_bus_dcc_clksrc0_clk:25,dev_dcc6_bus_dcc_clksrc1_clk:25,dev_dcc6_bus_dcc_clksrc2_clk:25,dev_dcc6_bus_dcc_clksrc3_clk:25,dev_dcc6_bus_dcc_clksrc4_clk:25,dev_dcc6_bus_dcc_clksrc5_clk:25,dev_dcc6_bus_dcc_clksrc6_clk:25,dev_dcc6_bus_dcc_clksrc7_clk:25,dev_dcc6_bus_dcc_input00_clk:25,dev_dcc6_bus_dcc_input01_clk:25,dev_dcc6_bus_dcc_input02_clk:25,dev_dcc6_bus_dcc_input10_clk:25,dev_dcc6_bus_vbus_clk:25,dev_dcc6_dcc_clksrc0_clk:36,dev_dcc6_dcc_clksrc1_clk:36,dev_dcc6_dcc_clksrc2_clk:36,dev_dcc6_dcc_clksrc3_clk:36,dev_dcc6_dcc_clksrc4_clk:36,dev_dcc6_dcc_clksrc5_clk:36,dev_dcc6_dcc_clksrc6_clk:36,dev_dcc6_dcc_clksrc7_clk:36,dev_dcc6_dcc_input00_clk:36,dev_dcc6_dcc_input01_clk:36,dev_dcc6_dcc_input02_clk:36,dev_dcc6_dcc_input10_clk:36,dev_dcc6_vbus_clk:36,dev_dcc7_bus_dcc_clksrc0_clk:25,dev_dcc7_bus_dcc_clksrc1_clk:25,dev_dcc7_bus_dcc_clksrc2_clk:25,dev_dcc7_bus_dcc_clksrc3_clk:25,dev_dcc7_bus_dcc_clksrc4_clk:25,dev_dcc7_bus_dcc_clksrc5_clk:25,dev_dcc7_bus_dcc_clksrc6_clk:25,dev_dcc7_bus_dcc_clksrc7_clk:25,dev_dcc7_bus_dcc_input00_clk:25,dev_dcc7_bus_dcc_input01_clk:25,dev_dcc7_bus_dcc_input02_clk:25,dev_dcc7_bus_dcc_input10_clk:25,dev_dcc7_bus_vbus_clk:25,dev_dcc7_dcc_clksrc0_clk:36,dev_dcc7_dcc_clksrc1_clk:36,dev_dcc7_dcc_clksrc2_clk:36,dev_dcc7_dcc_clksrc3_clk:36,dev_dcc7_dcc_clksrc4_clk:36,dev_dcc7_dcc_clksrc5_clk:36,dev_dcc7_dcc_clksrc6_clk:36,dev_dcc7_dcc_clksrc7_clk:36,dev_dcc7_dcc_input00_clk:36,dev_dcc7_dcc_input01_clk:36,dev_dcc7_dcc_input02_clk:36,dev_dcc7_dcc_input10_clk:36,dev_dcc7_vbus_clk:36,dev_dcc8_dcc_clksrc0_clk:36,dev_dcc8_dcc_clksrc1_clk:36,dev_dcc8_dcc_clksrc2_clk:36,dev_dcc8_dcc_clksrc3_clk:36,dev_dcc8_dcc_clksrc4_clk:36,dev_dcc8_dcc_clksrc5_clk:36,dev_dcc8_dcc_clksrc6_clk:36,dev_dcc8_dcc_clksrc7_clk:36,dev_dcc8_dcc_input00_clk:36,dev_dcc8_dcc_input01_clk:36,dev_dcc8_dcc_input02_clk:36,dev_dcc8_dcc_input10_clk:36,dev_dcc8_vbus_clk:36,dev_dcc9_dcc_clksrc0_clk:36,dev_dcc9_dcc_clksrc1_clk:36,dev_dcc9_dcc_clksrc2_clk:36,dev_dcc9_dcc_clksrc3_clk:36,dev_dcc9_dcc_clksrc4_clk:36,dev_dcc9_dcc_clksrc5_clk:36,dev_dcc9_dcc_clksrc6_clk:36,dev_dcc9_dcc_clksrc7_clk:36,dev_dcc9_dcc_input00_clk:36,dev_dcc9_dcc_input01_clk:36,dev_dcc9_dcc_input02_clk:36,dev_dcc9_dcc_input10_clk:36,dev_dcc9_vbus_clk:36,dev_ddr0_ddrss_cfg_clk:36,dev_ddr0_ddrss_ddr_pll_clk:36,dev_ddr0_ddrss_io_ck_0:36,dev_ddr0_ddrss_io_ck_n_0:36,dev_ddr0_ddrss_vbus_clk:36,dev_ddr0_pll_ctrl_clk:36,dev_ddrss0_bus_ddrss_byp_4x_clk:25,dev_ddrss0_bus_ddrss_byp_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_byp_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_cfg_clk:25,dev_ddrss0_bus_ddrss_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in0_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_phy_ctl_clk_bus_in1_adpllljm_wrap_main_3_bus_clkout_clk:25,dev_ddrss0_bus_ddrss_tclk:25,dev_ddrss0_bus_ddrss_vbus_clk:25,dev_debugss0_bus_atb0_clk:25,dev_debugss0_bus_atb1_clk:25,dev_debugss0_bus_atb2_clk:25,dev_debugss0_bus_atb3_clk:25,dev_debugss0_bus_atb4_clk:25,dev_debugss0_bus_atb5_clk:25,dev_debugss0_bus_cfg_clk:25,dev_debugss0_bus_dbg_clk:25,dev_debugss0_bus_sys_clk:25,dev_debugss_wrap0_atb_clk:36,dev_debugss_wrap0_bus_atb_clk:25,dev_debugss_wrap0_bus_core_clk:25,dev_debugss_wrap0_bus_jtag_tck:25,dev_debugss_wrap0_bus_trexpt_clk:25,dev_debugss_wrap0_core_clk:36,dev_debugss_wrap0_cstpiu_traceclk_0:36,dev_debugss_wrap0_jtag_tck:36,dev_debugss_wrap0_trexpt_clk:36,dev_debugsuspendrtr0_bus_intr_clk:25,dev_decoder0_sys_clk:36,dev_dftss0_bus_vbusp_clk_clk:25,dev_dmpac0_sde_0_clk:36,dev_dphy_rx0_main_clk_clk:36,dev_dphy_rx0_ppi_rx_byte_clk:36,dev_dphy_rx1_main_clk_clk:36,dev_dphy_rx1_ppi_rx_byte_clk:36,dev_dphy_tx0_ck_m_0:36,dev_dphy_tx0_ck_p_0:36,dev_dphy_tx0_clk:36,dev_dphy_tx0_dphy_ref_clk:36,dev_dphy_tx0_dphy_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_dphy_tx0_dphy_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_dphy_tx0_dphy_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_dphy_tx0_ip1_ppi_m_rxclkesc_clk:36,dev_dphy_tx0_ip1_ppi_m_txclkesc_clk:36,dev_dphy_tx0_ip1_ppi_txbyteclkhs_cl_clk:36,dev_dphy_tx0_ip2_ppi_txbyteclkhs_cl_clk:36,dev_dphy_tx0_psm_clk:36,dev_dss0_bus_dpi_0_in_clk_bus_in0_clockdivider_dss_bus_out0:25,dev_dss0_bus_dpi_0_in_clk_bus_in1_clockdivider_dss_bus_out0:25,dev_dss0_bus_dpi_1_in_clk:25,dev_dss0_bus_dpi_1_in_clk_parent_board_0_bus_dss0extpclkin:25,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out07:25,dev_dss0_bus_dpi_1_in_clk_parent_clockdivider_dss_bus_out1:25,dev_dss0_bus_dpi_1_out_clk:25,dev_dss0_bus_dss_func_clk:25,dev_dss0_dpi0_ext_clksel:36,dev_dss0_dpi0_ext_clksel_parent_board_0_vout1_extpclkin_out:36,dev_dss0_dpi0_ext_clksel_parent_hsdiv1_16fft_main_19_hsdivout0_clk:36,dev_dss0_dpi1_ext_clksel:36,dev_dss0_dpi1_ext_clksel_parent_board_0_vout2_extpclkin_out:36,dev_dss0_dpi1_ext_clksel_parent_hsdiv1_16fft_main_23_hsdivout0_clk:36,dev_dss0_dss_func_clk:36,dev_dss0_dss_inst0_dpi_0_in_2x_clk:36,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_dpi_1_pclk_sel_out0:36,dev_dss0_dss_inst0_dpi_0_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:36,dev_dss0_dss_inst0_dpi_0_out_2x_clk:36,dev_dss0_dss_inst0_dpi_0_out_clk:36,dev_dss0_dss_inst0_dpi_1_in_2x_clk:36,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi0_ext_clksel_out0:36,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_dpi1_ext_clksel_out0:36,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:36,dev_dss0_dss_inst0_dpi_1_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout0_clk:36,dev_dss0_dss_inst0_dpi_1_out_clk:36,dev_dss0_dss_inst0_dpi_2_in_2x_clk:36,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_dpi0_ext_clksel_out0:36,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout0_clk:36,dev_dss0_dss_inst0_dpi_2_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout0_clk:36,dev_dss0_dss_inst0_dpi_2_out_clk:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi0_ext_clksel_out0:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_dpi1_ext_clksel_out0:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_16_hsdivout1_clk:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_17_hsdivout1_clk:36,dev_dss0_dss_inst0_dpi_3_in_2x_clk_parent_hsdiv1_16fft_main_18_hsdivout1_clk:36,dev_dss0_dss_inst0_dpi_3_out_clk:36,dev_dss_dsi0_dphy_0_rx_esc_clk:36,dev_dss_dsi0_dphy_0_tx_esc_clk:36,dev_dss_dsi0_dpi_0_clk:36,dev_dss_dsi0_pll_ctrl_clk:36,dev_dss_dsi0_ppi_0_txbyteclkhs_cl_clk:36,dev_dss_dsi0_sys_clk:36,dev_dss_edp0_aif_i2s_clk:36,dev_dss_edp0_dpi_2_2x_clk:36,dev_dss_edp0_dpi_2_clk:36,dev_dss_edp0_dpi_3_clk:36,dev_dss_edp0_dpi_4_clk:36,dev_dss_edp0_dpi_5_clk:36,dev_dss_edp0_dptx_mod_clk:36,dev_dss_edp0_phy_ln0_refclk:36,dev_dss_edp0_phy_ln0_rxclk:36,dev_dss_edp0_phy_ln0_rxfclk:36,dev_dss_edp0_phy_ln0_txclk:36,dev_dss_edp0_phy_ln0_txfclk:36,dev_dss_edp0_phy_ln0_txmclk:36,dev_dss_edp0_phy_ln1_refclk:36,dev_dss_edp0_phy_ln1_rxclk:36,dev_dss_edp0_phy_ln1_rxfclk:36,dev_dss_edp0_phy_ln1_txclk:36,dev_dss_edp0_phy_ln1_txfclk:36,dev_dss_edp0_phy_ln1_txmclk:36,dev_dss_edp0_phy_ln2_refclk:36,dev_dss_edp0_phy_ln2_rxclk:36,dev_dss_edp0_phy_ln2_rxfclk:36,dev_dss_edp0_phy_ln2_txclk:36,dev_dss_edp0_phy_ln2_txfclk:36,dev_dss_edp0_phy_ln2_txmclk:36,dev_dss_edp0_phy_ln3_refclk:36,dev_dss_edp0_phy_ln3_rxclk:36,dev_dss_edp0_phy_ln3_rxfclk:36,dev_dss_edp0_phy_ln3_txclk:36,dev_dss_edp0_phy_ln3_txfclk:36,dev_dss_edp0_phy_ln3_txmclk:36,dev_dss_edp0_pll_ctrl_clk:36,dev_ecap0_bus_vbus_clk:25,dev_ecap0_vbus_clk:36,dev_ecap1_vbus_clk:36,dev_ecap2_vbus_clk:36,dev_ecc_aggr0_bus_aggr_clk:25,dev_ecc_aggr1_bus_aggr_clk:25,dev_ecc_aggr2_bus_aggr_clk:25,dev_efuse0_bus_efc0_ctl_fclk:25,dev_efuse0_bus_efc1_ctl_fclk:25,dev_efuse0_bus_vbusp_pll_clk_clk:25,dev_ehrpwm0_bus_vbusp_clk:25,dev_ehrpwm0_vbusp_clk:36,dev_ehrpwm1_bus_vbusp_clk:25,dev_ehrpwm1_vbusp_clk:36,dev_ehrpwm2_bus_vbusp_clk:25,dev_ehrpwm2_vbusp_clk:36,dev_ehrpwm3_bus_vbusp_clk:25,dev_ehrpwm3_vbusp_clk:36,dev_ehrpwm4_bus_vbusp_clk:25,dev_ehrpwm4_vbusp_clk:36,dev_ehrpwm5_bus_vbusp_clk:25,dev_ehrpwm5_vbusp_clk:36,dev_elm0_bus_vbusp_clk:25,dev_elm0_vbusp_clk:36,dev_encoder0_sys_clk:36,dev_eqep0_bus_vbus_clk:25,dev_eqep0_vbus_clk:36,dev_eqep1_bus_vbus_clk:25,dev_eqep1_vbus_clk:36,dev_eqep2_bus_vbus_clk:25,dev_eqep2_vbus_clk:36,dev_esm0_bus_clk:25,dev_esm0_clk:36,dev_gic0_bus_vclk_clk:25,dev_gpio0_bus_mmr_clk:25,dev_gpio0_mmr_clk:36,dev_gpio1_bus_mmr_clk:25,dev_gpio1_mmr_clk:36,dev_gpio2_mmr_clk:36,dev_gpio3_mmr_clk:36,dev_gpio4_mmr_clk:36,dev_gpio5_mmr_clk:36,dev_gpio6_mmr_clk:36,dev_gpio7_mmr_clk:36,dev_gpiomux_intrtr0_bus_intr_clk:25,dev_gpiomux_intrtr0_intr_clk:36,dev_gpmc0_bus_func_clk:25,dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk2:25,dev_gpmc0_bus_func_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_clkout_clk3:25,dev_gpmc0_bus_func_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:25,dev_gpmc0_bus_func_clk_parent_k3_pll_ctrl_wrap_main_0_bus_chip_div1_clk_clk4:25,dev_gpmc0_bus_pi_gpmc_ret_clk:25,dev_gpmc0_bus_po_gpmc_dev_clk:25,dev_gpmc0_bus_vbusp_clk:25,dev_gpmc0_func_clk:36,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_0_hsdivout3_clk:36,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk3:36,dev_gpmc0_func_clk_parent_hsdiv4_16fft_main_2_hsdivout1_clk5:36,dev_gpmc0_func_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk4:36,dev_gpmc0_pi_gpmc_ret_clk:36,dev_gpmc0_po_gpmc_dev_clk:36,dev_gpmc0_vbusp_clk:36,dev_gpu0_bus_hyd_core_clk:25,dev_gpu0_bus_mem_clk:25,dev_gpu0_bus_sgx_core_clk:25,dev_gpu0_bus_sys_clk:25,dev_gpu0_gpu_0_gpu_pll_clk:36,dev_gs80prg_mcu_wrap_wkup_0_bus_clk:25,dev_gs80prg_mcu_wrap_wkup_0_bus_osc_clk:25,dev_gs80prg_soc_wrap_wkup_0_bus_clk:25,dev_gs80prg_soc_wrap_wkup_0_bus_osc_clk:25,dev_gtc0_bus_vbusp_clk:25,dev_gtc0_bus_vbusp_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_gtc0_bus_vbusp_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_cpts_rft_clk:25,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_ext_refclk1:25,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_cpts_rft_clk:25,dev_gtc0_bus_vbusp_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_gtc0_bus_vbusp_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:25,dev_gtc0_gtc_clk:36,dev_gtc0_gtc_clk_parent_board_0_cpts0_rft_clk_out:36,dev_gtc0_gtc_clk_parent_board_0_ext_refclk1_out:36,dev_gtc0_gtc_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_gtc0_gtc_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_gtc0_gtc_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_gtc0_gtc_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_gtc0_gtc_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_gtc0_gtc_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_gtc0_vbusp_clk:36,dev_i2c0_bus_clk:25,dev_i2c0_bus_piscl:25,dev_i2c0_bus_pisys_clk:25,dev_i2c0_clk:36,dev_i2c0_piscl_0:36,dev_i2c0_pisys_clk:36,dev_i2c1_bus_clk:25,dev_i2c1_bus_piscl:25,dev_i2c1_bus_pisys_clk:25,dev_i2c1_clk:36,dev_i2c1_piscl_0:36,dev_i2c1_pisys_clk:36,dev_i2c2_bus_clk:25,dev_i2c2_bus_piscl:25,dev_i2c2_bus_pisys_clk:25,dev_i2c2_clk:36,dev_i2c2_piscl_0:36,dev_i2c2_pisys_clk:36,dev_i2c3_bus_clk:25,dev_i2c3_bus_piscl:25,dev_i2c3_bus_pisys_clk:25,dev_i2c3_clk:36,dev_i2c3_piscl_0:36,dev_i2c3_pisys_clk:36,dev_i2c4_clk:36,dev_i2c4_piscl_0:36,dev_i2c4_pisys_clk:36,dev_i2c5_clk:36,dev_i2c5_piscl_0:36,dev_i2c5_pisys_clk:36,dev_i2c6_clk:36,dev_i2c6_piscl_0:36,dev_i2c6_pisys_clk:36,dev_i3c0_i3c_pclk_clk:36,dev_i3c0_i3c_scl_di:36,dev_i3c0_i3c_scl_do_0:36,dev_i3c0_i3c_sclk_clk:36,dev_k3_arm_atb_funnel_3_32_mcu_0_bus_dbg_clk:25,dev_led0_led_clk:36,dev_led0_vbus_clk:36,dev_main2mcu_lvl_intrtr0_bus_intr_clk:25,dev_main2mcu_lvl_intrtr0_intr_clk:36,dev_main2mcu_pls_intrtr0_bus_intr_clk:25,dev_main2mcu_pls_intrtr0_intr_clk:36,dev_mcan0_mcanss_cclk_clk:36,dev_mcan0_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan0_mcanss_hclk_clk:36,dev_mcan10_mcanss_cclk_clk:36,dev_mcan10_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan10_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan10_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan10_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan10_mcanss_hclk_clk:36,dev_mcan11_mcanss_cclk_clk:36,dev_mcan11_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan11_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan11_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan11_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan11_mcanss_hclk_clk:36,dev_mcan12_mcanss_cclk_clk:36,dev_mcan12_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan12_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan12_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan12_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan12_mcanss_hclk_clk:36,dev_mcan13_mcanss_cclk_clk:36,dev_mcan13_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan13_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan13_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan13_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan13_mcanss_hclk_clk:36,dev_mcan1_mcanss_cclk_clk:36,dev_mcan1_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan1_mcanss_hclk_clk:36,dev_mcan2_mcanss_cclk_clk:36,dev_mcan2_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan2_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan2_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan2_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan2_mcanss_hclk_clk:36,dev_mcan3_mcanss_cclk_clk:36,dev_mcan3_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan3_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan3_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan3_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan3_mcanss_hclk_clk:36,dev_mcan4_mcanss_cclk_clk:36,dev_mcan4_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan4_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan4_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan4_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan4_mcanss_hclk_clk:36,dev_mcan5_mcanss_cclk_clk:36,dev_mcan5_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan5_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan5_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan5_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan5_mcanss_hclk_clk:36,dev_mcan6_mcanss_cclk_clk:36,dev_mcan6_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan6_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan6_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan6_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan6_mcanss_hclk_clk:36,dev_mcan7_mcanss_cclk_clk:36,dev_mcan7_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan7_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan7_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan7_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan7_mcanss_hclk_clk:36,dev_mcan8_mcanss_cclk_clk:36,dev_mcan8_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan8_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan8_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan8_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan8_mcanss_hclk_clk:36,dev_mcan9_mcanss_cclk_clk:36,dev_mcan9_mcanss_cclk_clk_parent_board_0_hfosc1_clk_out:36,dev_mcan9_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcan9_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcan9_mcanss_cclk_clk_parent_hsdiv4_16fft_main_0_hsdivout4_clk:36,dev_mcan9_mcanss_hclk_clk:36,dev_mcasp0_aux_clk:36,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp0_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp0_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp0_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp0_bus_aux_clk:25,dev_mcasp0_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_mcasp0_bus_aux_clk_parent_board_0_bus_ext_refclk1:25,dev_mcasp0_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk:25,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_dup0:25,dev_mcasp0_bus_aux_clk_parent_board_0_hfosc1_clk_dup1:25,dev_mcasp0_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out0:25,dev_mcasp0_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcasp0_bus_mcasp_ahclkr_pin:25,dev_mcasp0_bus_mcasp_ahclkx_pin:25,dev_mcasp0_bus_vbusp_clk:25,dev_mcasp0_mcasp_aclkr_pin_0:36,dev_mcasp0_mcasp_aclkr_pout_0:36,dev_mcasp0_mcasp_aclkx_pin_0:36,dev_mcasp0_mcasp_aclkx_pout_0:36,dev_mcasp0_mcasp_ahclkr_pin_0:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp0_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp0_mcasp_ahclkr_pout_0:36,dev_mcasp0_mcasp_ahclkx_pin_0:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp0_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp0_mcasp_ahclkx_pout_0:36,dev_mcasp0_vbusp_clk:36,dev_mcasp10_aux_clk:36,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp10_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp10_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp10_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp10_mcasp_aclkr_pin_0:36,dev_mcasp10_mcasp_aclkr_pout_0:36,dev_mcasp10_mcasp_aclkx_pin_0:36,dev_mcasp10_mcasp_aclkx_pout_0:36,dev_mcasp10_mcasp_ahclkr_pin_0:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp10_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp10_mcasp_ahclkr_pout_0:36,dev_mcasp10_mcasp_ahclkx_pin_0:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp10_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp10_mcasp_ahclkx_pout_0:36,dev_mcasp10_vbusp_clk:36,dev_mcasp11_aux_clk:36,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp11_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp11_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp11_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp11_mcasp_aclkr_pin_0:36,dev_mcasp11_mcasp_aclkr_pout_0:36,dev_mcasp11_mcasp_aclkx_pin_0:36,dev_mcasp11_mcasp_aclkx_pout_0:36,dev_mcasp11_mcasp_ahclkr_pin_0:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp11_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp11_mcasp_ahclkr_pout_0:36,dev_mcasp11_mcasp_ahclkx_pin_0:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp11_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp11_mcasp_ahclkx_pout_0:36,dev_mcasp11_vbusp_clk:36,dev_mcasp1_aux_clk:36,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp1_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp1_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp1_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp1_bus_aux_clk:25,dev_mcasp1_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_mcasp1_bus_aux_clk_parent_board_0_bus_ext_refclk1:25,dev_mcasp1_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk:25,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_dup0:25,dev_mcasp1_bus_aux_clk_parent_board_0_hfosc1_clk_dup1:25,dev_mcasp1_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out1:25,dev_mcasp1_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcasp1_bus_mcasp_ahclkr_pin:25,dev_mcasp1_bus_mcasp_ahclkx_pin:25,dev_mcasp1_bus_vbusp_clk:25,dev_mcasp1_mcasp_aclkr_pin_0:36,dev_mcasp1_mcasp_aclkr_pout_0:36,dev_mcasp1_mcasp_aclkx_pin_0:36,dev_mcasp1_mcasp_aclkx_pout_0:36,dev_mcasp1_mcasp_ahclkr_pin_0:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp1_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp1_mcasp_ahclkr_pout_0:36,dev_mcasp1_mcasp_ahclkx_pin_0:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp1_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp1_mcasp_ahclkx_pout_0:36,dev_mcasp1_vbusp_clk:36,dev_mcasp2_aux_clk:36,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp2_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp2_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp2_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp2_bus_aux_clk:25,dev_mcasp2_bus_aux_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_mcasp2_bus_aux_clk_parent_board_0_bus_ext_refclk1:25,dev_mcasp2_bus_aux_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk:25,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_dup0:25,dev_mcasp2_bus_aux_clk_parent_board_0_hfosc1_clk_dup1:25,dev_mcasp2_bus_aux_clk_parent_clockdivider_mcasp_arm1_pll_div_bus_out2:25,dev_mcasp2_bus_aux_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcasp2_bus_mcasp_ahclkr_pin:25,dev_mcasp2_bus_mcasp_ahclkx_pin:25,dev_mcasp2_bus_vbusp_clk:25,dev_mcasp2_mcasp_aclkr_pin_0:36,dev_mcasp2_mcasp_aclkr_pout_0:36,dev_mcasp2_mcasp_aclkx_pin_0:36,dev_mcasp2_mcasp_aclkx_pout_0:36,dev_mcasp2_mcasp_ahclkr_pin_0:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp2_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp2_mcasp_ahclkr_pout_0:36,dev_mcasp2_mcasp_ahclkx_pin_0:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp2_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp2_mcasp_ahclkx_pout_0:36,dev_mcasp2_vbusp_clk:36,dev_mcasp3_aux_clk:36,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp3_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp3_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp3_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp3_mcasp_aclkr_pin_0:36,dev_mcasp3_mcasp_aclkr_pout_0:36,dev_mcasp3_mcasp_aclkx_pin_0:36,dev_mcasp3_mcasp_aclkx_pout_0:36,dev_mcasp3_mcasp_ahclkr_pin_0:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp3_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp3_mcasp_ahclkr_pout_0:36,dev_mcasp3_mcasp_ahclkx_pin_0:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp3_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp3_mcasp_ahclkx_pout_0:36,dev_mcasp3_vbusp_clk:36,dev_mcasp4_aux_clk:36,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp4_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp4_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp4_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp4_mcasp_aclkr_pin_0:36,dev_mcasp4_mcasp_aclkr_pout_0:36,dev_mcasp4_mcasp_aclkx_pin_0:36,dev_mcasp4_mcasp_aclkx_pout_0:36,dev_mcasp4_mcasp_ahclkr_pin_0:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp4_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp4_mcasp_ahclkr_pout_0:36,dev_mcasp4_mcasp_ahclkx_pin_0:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp4_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp4_mcasp_ahclkx_pout_0:36,dev_mcasp4_vbusp_clk:36,dev_mcasp5_aux_clk:36,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp5_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp5_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp5_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp5_mcasp_aclkr_pin_0:36,dev_mcasp5_mcasp_aclkr_pout_0:36,dev_mcasp5_mcasp_aclkx_pin_0:36,dev_mcasp5_mcasp_aclkx_pout_0:36,dev_mcasp5_mcasp_ahclkr_pin_0:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp5_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp5_mcasp_ahclkr_pout_0:36,dev_mcasp5_mcasp_ahclkx_pin_0:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp5_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp5_mcasp_ahclkx_pout_0:36,dev_mcasp5_vbusp_clk:36,dev_mcasp6_aux_clk:36,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp6_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp6_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp6_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp6_mcasp_aclkr_pin_0:36,dev_mcasp6_mcasp_aclkr_pout_0:36,dev_mcasp6_mcasp_aclkx_pin_0:36,dev_mcasp6_mcasp_aclkx_pout_0:36,dev_mcasp6_mcasp_ahclkr_pin_0:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp6_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp6_mcasp_ahclkr_pout_0:36,dev_mcasp6_mcasp_ahclkx_pin_0:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp6_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp6_mcasp_ahclkx_pout_0:36,dev_mcasp6_vbusp_clk:36,dev_mcasp7_aux_clk:36,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp7_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp7_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp7_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp7_mcasp_aclkr_pin_0:36,dev_mcasp7_mcasp_aclkr_pout_0:36,dev_mcasp7_mcasp_aclkx_pin_0:36,dev_mcasp7_mcasp_aclkx_pout_0:36,dev_mcasp7_mcasp_ahclkr_pin_0:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp7_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp7_mcasp_ahclkr_pout_0:36,dev_mcasp7_mcasp_ahclkx_pin_0:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp7_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp7_mcasp_ahclkx_pout_0:36,dev_mcasp7_vbusp_clk:36,dev_mcasp8_aux_clk:36,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp8_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp8_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp8_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp8_mcasp_aclkr_pin_0:36,dev_mcasp8_mcasp_aclkr_pout_0:36,dev_mcasp8_mcasp_aclkx_pin_0:36,dev_mcasp8_mcasp_aclkx_pout_0:36,dev_mcasp8_mcasp_ahclkr_pin_0:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp8_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp8_mcasp_ahclkr_pout_0:36,dev_mcasp8_mcasp_ahclkx_pin_0:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp8_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp8_mcasp_ahclkx_pout_0:36,dev_mcasp8_vbusp_clk:36,dev_mcasp9_aux_clk:36,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp9_aux_clk_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_15_hsdivout0_clk:36,dev_mcasp9_aux_clk_parent_hsdiv3_16fft_main_4_hsdivout0_clk:36,dev_mcasp9_aux_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mcasp9_mcasp_aclkr_pin_0:36,dev_mcasp9_mcasp_aclkr_pout_0:36,dev_mcasp9_mcasp_aclkx_pin_0:36,dev_mcasp9_mcasp_aclkx_pout_0:36,dev_mcasp9_mcasp_ahclkr_pin_0:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp9_mcasp_ahclkr_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp9_mcasp_ahclkr_pout_0:36,dev_mcasp9_mcasp_ahclkx_pin_0:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_0:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_1:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_2:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_atl_main_0_atl_io_port_atclk_out_3:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_hfosc1_clk_out:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbclk_out:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_board_0_mlb0_mlbcp_out:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_gluelogic_hfosc0_clkout:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out0:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out1:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out2:36,dev_mcasp9_mcasp_ahclkx_pin_0_parent_mcasp_ahclko_mux_out3:36,dev_mcasp9_mcasp_ahclkx_pout_0:36,dev_mcasp9_vbusp_clk:36,dev_mcspi0_bus_clkspiref_clk:25,dev_mcspi0_bus_io_clkspii_clk:25,dev_mcspi0_bus_io_clkspio_clk:25,dev_mcspi0_bus_vbusp_clk:25,dev_mcspi0_clkspiref_clk:36,dev_mcspi0_io_clkspio_clk:36,dev_mcspi0_vbusp_clk:36,dev_mcspi1_bus_clkspiref_clk:25,dev_mcspi1_bus_io_clkspii_clk:25,dev_mcspi1_bus_io_clkspio_clk:25,dev_mcspi1_bus_vbusp_clk:25,dev_mcspi1_clkspiref_clk:36,dev_mcspi1_io_clkspio_clk:36,dev_mcspi1_vbusp_clk:36,dev_mcspi2_bus_clkspiref_clk:25,dev_mcspi2_bus_io_clkspii_clk:25,dev_mcspi2_bus_io_clkspio_clk:25,dev_mcspi2_bus_vbusp_clk:25,dev_mcspi2_clkspiref_clk:36,dev_mcspi2_io_clkspio_clk:36,dev_mcspi2_vbusp_clk:36,dev_mcspi3_bus_clkspiref_clk:25,dev_mcspi3_bus_io_clkspii_clk:25,dev_mcspi3_bus_io_clkspio_clk:25,dev_mcspi3_bus_vbusp_clk:25,dev_mcspi3_clkspiref_clk:36,dev_mcspi3_io_clkspii_clk:36,dev_mcspi3_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:36,dev_mcspi3_io_clkspio_clk:36,dev_mcspi3_vbusp_clk:36,dev_mcspi4_bus_clkspiref_clk:25,dev_mcspi4_bus_vbusp_clk:25,dev_mcspi4_clkspiref_clk:36,dev_mcspi4_io_clkspii_clk:36,dev_mcspi4_io_clkspio_clk:36,dev_mcspi4_vbusp_clk:36,dev_mcspi5_clkspiref_clk:36,dev_mcspi5_io_clkspio_clk:36,dev_mcspi5_vbusp_clk:36,dev_mcspi6_clkspiref_clk:36,dev_mcspi6_io_clkspio_clk:36,dev_mcspi6_vbusp_clk:36,dev_mcspi7_clkspiref_clk:36,dev_mcspi7_io_clkspio_clk:36,dev_mcspi7_vbusp_clk:36,dev_mcu_adc0_adc_clk:36,dev_mcu_adc0_adc_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_adc0_adc_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_adc0_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:36,dev_mcu_adc0_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:36,dev_mcu_adc0_bus_adc_clk:25,dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:25,dev_mcu_adc0_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:25,dev_mcu_adc0_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_adc0_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_adc0_bus_sys_clk:25,dev_mcu_adc0_bus_vbus_clk:25,dev_mcu_adc0_sys_clk:36,dev_mcu_adc0_vbus_clk:36,dev_mcu_adc1_adc_clk:36,dev_mcu_adc1_adc_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_adc1_adc_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_adc1_adc_clk_parent_hsdiv1_16fft_mcu_0_hsdivout1_clk:36,dev_mcu_adc1_adc_clk_parent_hsdiv4_16fft_mcu_1_hsdivout1_clk:36,dev_mcu_adc1_bus_adc_clk:25,dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout1_clk:25,dev_mcu_adc1_bus_adc_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk:25,dev_mcu_adc1_bus_adc_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_adc1_bus_adc_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_adc1_bus_sys_clk:25,dev_mcu_adc1_bus_vbus_clk:25,dev_mcu_adc1_sys_clk:36,dev_mcu_adc1_vbus_clk:36,dev_mcu_armss0_bus_interface_clk:25,dev_mcu_armss0_cpu0_bus_cpu_clk:25,dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_armss0_cpu0_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:25,dev_mcu_armss0_cpu0_bus_interface_clk:25,dev_mcu_armss0_cpu0_bus_interface_phas:25,dev_mcu_armss0_cpu0_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_armss0_cpu1_bus_cpu_clk:25,dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_armss0_cpu1_bus_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk:25,dev_mcu_armss0_cpu1_bus_interface_clk:25,dev_mcu_armss0_cpu1_bus_interface_phas:25,dev_mcu_armss0_cpu1_bus_interface_phase_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_cbass0_bus_mcu_sysclk0_2_clk:25,dev_mcu_cbass0_bus_mcu_sysclk0_4_clk:25,dev_mcu_cbass0_bus_mcu_sysclk0_8_clk:25,dev_mcu_cbass_debug0_bus_mcu_sysclk0_2_clk:25,dev_mcu_cbass_fw0_bus_mcu_sysclk0_2_clk:25,dev_mcu_cbass_fw0_bus_mcu_sysclk0_4_clk:25,dev_mcu_cpsw0_bus_cppi_clk_clk:25,dev_mcu_cpsw0_bus_cpts_genf0_0:25,dev_mcu_cpsw0_bus_cpts_rft_clk:25,dev_mcu_cpsw0_bus_gmii1_mr_clk:25,dev_mcu_cpsw0_bus_gmii1_mt_clk:25,dev_mcu_cpsw0_bus_gmii_rft_clk:25,dev_mcu_cpsw0_bus_rgmii_mhz_250_clk:25,dev_mcu_cpsw0_bus_rgmii_mhz_50_clk:25,dev_mcu_cpsw0_bus_rgmii_mhz_5_clk:25,dev_mcu_cpsw0_bus_rmii_mhz_50_clk:25,dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk5:25,dev_mcu_cpsw0_bus_rmii_mhz_50_clk_parent_board_0_bus_mcu_rmii1_refclk:25,dev_mcu_cpsw0_cppi_clk_clk:36,dev_mcu_cpsw0_cpts_genf0_0:36,dev_mcu_cpsw0_cpts_rft_clk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_cpts0_rft_clk_out:36,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_ext_refclk1_out:36,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_mcu_cpsw0_cpts_rft_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:36,dev_mcu_cpsw0_cpts_rft_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_mcu_cpsw0_cpts_rft_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_mcu_cpsw0_gmii1_mr_clk:36,dev_mcu_cpsw0_gmii1_mt_clk:36,dev_mcu_cpsw0_gmii_rft_clk:36,dev_mcu_cpsw0_mdio_mdclk_o_0:36,dev_mcu_cpsw0_rgmii1_rxc_i:36,dev_mcu_cpsw0_rgmii1_txc_i:36,dev_mcu_cpsw0_rgmii1_txc_o:36,dev_mcu_cpsw0_rgmii_mhz_250_clk:36,dev_mcu_cpsw0_rgmii_mhz_50_clk:36,dev_mcu_cpsw0_rgmii_mhz_5_clk:36,dev_mcu_cpsw0_rmii_mhz_50_clk:36,dev_mcu_cpt2_aggr0_bus_vclk_clk:25,dev_mcu_cpt2_aggr0_vclk_clk:36,dev_mcu_ctrl_mmr0_bus_vbusp_clk:25,dev_mcu_dcc0_bus_dcc_clksrc0_clk:25,dev_mcu_dcc0_bus_dcc_clksrc1_clk:25,dev_mcu_dcc0_bus_dcc_clksrc2_clk:25,dev_mcu_dcc0_bus_dcc_clksrc3_clk:25,dev_mcu_dcc0_bus_dcc_clksrc4_clk:25,dev_mcu_dcc0_bus_dcc_clksrc5_clk:25,dev_mcu_dcc0_bus_dcc_clksrc6_clk:25,dev_mcu_dcc0_bus_dcc_clksrc7_clk:25,dev_mcu_dcc0_bus_dcc_input00_clk:25,dev_mcu_dcc0_bus_dcc_input01_clk:25,dev_mcu_dcc0_bus_dcc_input02_clk:25,dev_mcu_dcc0_bus_dcc_input10_clk:25,dev_mcu_dcc0_bus_vbus_clk:25,dev_mcu_dcc0_dcc_clksrc0_clk:36,dev_mcu_dcc0_dcc_clksrc1_clk:36,dev_mcu_dcc0_dcc_clksrc2_clk:36,dev_mcu_dcc0_dcc_clksrc3_clk:36,dev_mcu_dcc0_dcc_clksrc4_clk:36,dev_mcu_dcc0_dcc_clksrc5_clk:36,dev_mcu_dcc0_dcc_clksrc6_clk:36,dev_mcu_dcc0_dcc_clksrc7_clk:36,dev_mcu_dcc0_dcc_input00_clk:36,dev_mcu_dcc0_dcc_input01_clk:36,dev_mcu_dcc0_dcc_input02_clk:36,dev_mcu_dcc0_dcc_input10_clk:36,dev_mcu_dcc0_vbus_clk:36,dev_mcu_dcc1_bus_dcc_clksrc0_clk:25,dev_mcu_dcc1_bus_dcc_clksrc1_clk:25,dev_mcu_dcc1_bus_dcc_clksrc2_clk:25,dev_mcu_dcc1_bus_dcc_clksrc3_clk:25,dev_mcu_dcc1_bus_dcc_clksrc4_clk:25,dev_mcu_dcc1_bus_dcc_clksrc5_clk:25,dev_mcu_dcc1_bus_dcc_clksrc6_clk:25,dev_mcu_dcc1_bus_dcc_clksrc7_clk:25,dev_mcu_dcc1_bus_dcc_input00_clk:25,dev_mcu_dcc1_bus_dcc_input01_clk:25,dev_mcu_dcc1_bus_dcc_input02_clk:25,dev_mcu_dcc1_bus_dcc_input10_clk:25,dev_mcu_dcc1_bus_vbus_clk:25,dev_mcu_dcc1_dcc_clksrc0_clk:36,dev_mcu_dcc1_dcc_clksrc1_clk:36,dev_mcu_dcc1_dcc_clksrc2_clk:36,dev_mcu_dcc1_dcc_clksrc3_clk:36,dev_mcu_dcc1_dcc_clksrc4_clk:36,dev_mcu_dcc1_dcc_clksrc5_clk:36,dev_mcu_dcc1_dcc_clksrc6_clk:36,dev_mcu_dcc1_dcc_clksrc7_clk:36,dev_mcu_dcc1_dcc_input00_clk:36,dev_mcu_dcc1_dcc_input01_clk:36,dev_mcu_dcc1_dcc_input02_clk:36,dev_mcu_dcc1_dcc_input10_clk:36,dev_mcu_dcc1_vbus_clk:36,dev_mcu_dcc2_bus_dcc_clksrc0_clk:25,dev_mcu_dcc2_bus_dcc_clksrc1_clk:25,dev_mcu_dcc2_bus_dcc_clksrc2_clk:25,dev_mcu_dcc2_bus_dcc_clksrc3_clk:25,dev_mcu_dcc2_bus_dcc_clksrc4_clk:25,dev_mcu_dcc2_bus_dcc_clksrc5_clk:25,dev_mcu_dcc2_bus_dcc_clksrc6_clk:25,dev_mcu_dcc2_bus_dcc_clksrc7_clk:25,dev_mcu_dcc2_bus_dcc_input00_clk:25,dev_mcu_dcc2_bus_dcc_input01_clk:25,dev_mcu_dcc2_bus_dcc_input02_clk:25,dev_mcu_dcc2_bus_dcc_input10_clk:25,dev_mcu_dcc2_bus_vbus_clk:25,dev_mcu_dcc2_dcc_clksrc0_clk:36,dev_mcu_dcc2_dcc_clksrc1_clk:36,dev_mcu_dcc2_dcc_clksrc3_clk:36,dev_mcu_dcc2_dcc_clksrc4_clk:36,dev_mcu_dcc2_dcc_clksrc6_clk:36,dev_mcu_dcc2_dcc_clksrc7_clk:36,dev_mcu_dcc2_dcc_input00_clk:36,dev_mcu_dcc2_dcc_input01_clk:36,dev_mcu_dcc2_dcc_input02_clk:36,dev_mcu_dcc2_dcc_input10_clk:36,dev_mcu_dcc2_vbus_clk:36,dev_mcu_debugss0_bus_atb0_clk:25,dev_mcu_debugss0_bus_atb1_clk:25,dev_mcu_debugss0_bus_atb2_clk:25,dev_mcu_debugss0_bus_atb3_clk:25,dev_mcu_debugss0_bus_cfg_clk:25,dev_mcu_debugss0_bus_dbg_clk:25,dev_mcu_debugss0_bus_sys_clk:25,dev_mcu_ecc_aggr0_bus_aggr_clk:25,dev_mcu_ecc_aggr1_bus_aggr_clk:25,dev_mcu_efuse0_bus_efc0_ctl_fclk:25,dev_mcu_efuse0_bus_efc1_ctl_fclk:25,dev_mcu_efuse0_bus_efc2_ctl_fclk:25,dev_mcu_efuse0_bus_efc3_ctl_fclk:25,dev_mcu_efuse0_bus_vbusp_clk_clk:25,dev_mcu_esm0_bus_clk:25,dev_mcu_esm0_clk:36,dev_mcu_fss0_bus_hpb_clkx1_clk:25,dev_mcu_fss0_bus_hpb_clkx1_inv_clk:25,dev_mcu_fss0_bus_hpb_clkx2_clk:25,dev_mcu_fss0_bus_hpb_clkx2_inv_clk:25,dev_mcu_fss0_bus_ospi0_dqs_clk:25,dev_mcu_fss0_bus_ospi0_iclk_clk:25,dev_mcu_fss0_bus_ospi0_iclk_clk_parent_board_0_bus_mcu_ospi0dq:25,dev_mcu_fss0_bus_ospi0_iclk_clk_parent_fss_mcu_0_bus_ospi0_oclk_clk:25,dev_mcu_fss0_bus_ospi0_oclk_clk:25,dev_mcu_fss0_bus_ospi0_rclk_clk:25,dev_mcu_fss0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:25,dev_mcu_fss0_bus_ospi0_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:25,dev_mcu_fss0_bus_ospi1_dqs_clk:25,dev_mcu_fss0_bus_ospi1_iclk_clk:25,dev_mcu_fss0_bus_ospi1_iclk_clk_parent_board_0_bus_mcu_ospi1dq:25,dev_mcu_fss0_bus_ospi1_iclk_clk_parent_fss_mcu_0_bus_ospi1_oclk_clk:25,dev_mcu_fss0_bus_ospi1_oclk_clk:25,dev_mcu_fss0_bus_ospi1_rclk_clk:25,dev_mcu_fss0_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout4_clk:25,dev_mcu_fss0_bus_ospi1_rclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout4_clk:25,dev_mcu_fss0_bus_vbus_clk:25,dev_mcu_fss0_fsas_0_gclk:36,dev_mcu_fss0_hyperbus1p0_0_cba_clk:36,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_clk:36,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx1_inv_clk:36,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_clk:36,dev_mcu_fss0_hyperbus1p0_0_hpb_clkx2_inv_clk:36,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_n:36,dev_mcu_fss0_hyperbus1p0_0_hpb_out_clk_p:36,dev_mcu_fss0_ospi_0_ospi_dqs_clk:36,dev_mcu_fss0_ospi_0_ospi_hclk_clk:36,dev_mcu_fss0_ospi_0_ospi_iclk_clk:36,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_board_0_mcu_ospi0_dqs_out:36,dev_mcu_fss0_ospi_0_ospi_iclk_clk_parent_fss_mcu_0_ospi_0_ospi_oclk_clk:36,dev_mcu_fss0_ospi_0_ospi_oclk_clk:36,dev_mcu_fss0_ospi_0_ospi_pclk_clk:36,dev_mcu_fss0_ospi_0_ospi_rclk_clk:36,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:36,dev_mcu_fss0_ospi_0_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:36,dev_mcu_fss0_ospi_1_ospi_dqs_clk:36,dev_mcu_fss0_ospi_1_ospi_hclk_clk:36,dev_mcu_fss0_ospi_1_ospi_iclk_clk:36,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_board_0_mcu_ospi1_dqs_out:36,dev_mcu_fss0_ospi_1_ospi_iclk_clk_parent_fss_mcu_0_ospi_1_ospi_oclk_clk:36,dev_mcu_fss0_ospi_1_ospi_oclk_clk:36,dev_mcu_fss0_ospi_1_ospi_pclk_clk:36,dev_mcu_fss0_ospi_1_ospi_rclk_clk:36,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout4_clk:36,dev_mcu_fss0_ospi_1_ospi_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout4_clk:36,dev_mcu_i2c0_bus_clk:25,dev_mcu_i2c0_bus_piscl:25,dev_mcu_i2c0_bus_pisys_clk:25,dev_mcu_i2c0_clk:36,dev_mcu_i2c0_piscl_0:36,dev_mcu_i2c0_pisys_clk:36,dev_mcu_i2c0_porscl_0:36,dev_mcu_i2c1_clk:36,dev_mcu_i2c1_piscl_0:36,dev_mcu_i2c1_pisys_clk:36,dev_mcu_i3c0_i3c_pclk_clk:36,dev_mcu_i3c0_i3c_scl_di:36,dev_mcu_i3c0_i3c_scl_do_0:36,dev_mcu_i3c0_i3c_sclk_clk:36,dev_mcu_i3c1_i3c_pclk_clk:36,dev_mcu_i3c1_i3c_scl_di:36,dev_mcu_i3c1_i3c_scl_do_0:36,dev_mcu_i3c1_i3c_sclk_clk:36,dev_mcu_mcan0_bus_mcanss_cclk_clk:25,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:25,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:25,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:25,dev_mcu_mcan0_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_mcan0_bus_mcanss_hclk_clk:25,dev_mcu_mcan0_mcanss_cclk_clk:36,dev_mcu_mcan0_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_mcan0_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:36,dev_mcu_mcan0_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:36,dev_mcu_mcan0_mcanss_hclk_clk:36,dev_mcu_mcan1_bus_mcanss_cclk_clk:25,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk2:25,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout2_clk:25,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout3_clk2:25,dev_mcu_mcan1_bus_mcanss_cclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_mcan1_bus_mcanss_hclk_clk:25,dev_mcu_mcan1_mcanss_cclk_clk:36,dev_mcu_mcan1_mcanss_cclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_mcan1_mcanss_cclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout2_clk:36,dev_mcu_mcan1_mcanss_cclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout3_clk:36,dev_mcu_mcan1_mcanss_hclk_clk:36,dev_mcu_mcspi0_bus_clkspiref_clk:25,dev_mcu_mcspi0_bus_io_clkspii_clk:25,dev_mcu_mcspi0_bus_io_clkspio_clk:25,dev_mcu_mcspi0_bus_vbusp_clk:25,dev_mcu_mcspi0_clkspiref_clk:36,dev_mcu_mcspi0_io_clkspio_clk:36,dev_mcu_mcspi0_vbusp_clk:36,dev_mcu_mcspi1_bus_clkspiref_clk:25,dev_mcu_mcspi1_bus_io_clkspii_clk:25,dev_mcu_mcspi1_bus_io_clkspio_clk:25,dev_mcu_mcspi1_bus_vbusp_clk:25,dev_mcu_mcspi1_clkspiref_clk:36,dev_mcu_mcspi1_io_clkspii_clk:36,dev_mcu_mcspi1_io_clkspii_clk_parent_spi_main_3_io_clkspio_clk:36,dev_mcu_mcspi1_io_clkspio_clk:36,dev_mcu_mcspi1_vbusp_clk:36,dev_mcu_mcspi2_bus_clkspiref_clk:25,dev_mcu_mcspi2_bus_vbusp_clk:25,dev_mcu_mcspi2_clkspiref_clk:36,dev_mcu_mcspi2_io_clkspii_clk:36,dev_mcu_mcspi2_io_clkspio_clk:36,dev_mcu_mcspi2_vbusp_clk:36,dev_mcu_msram0_bus_cclk_clk:25,dev_mcu_msram0_bus_vclk_clk:25,dev_mcu_navss0_bus_cpsw0clk:25,dev_mcu_navss0_bus_modss_vd2clk:25,dev_mcu_navss0_bus_pdma_mcu1clk:25,dev_mcu_navss0_bus_udmass_vd2clk:25,dev_mcu_navss0_intaggr_0_sys_clk:36,dev_mcu_navss0_intr_router_0_intr_clk:36,dev_mcu_navss0_mcrc_0_clk:36,dev_mcu_navss0_modss_vd2clk:36,dev_mcu_navss0_proxy_0_clk_clk:36,dev_mcu_navss0_ringacc_0_sys_clk:36,dev_mcu_navss0_udmap_0_sys_clk:36,dev_mcu_navss0_udmass_vd2clk:36,dev_mcu_pbist0_bus_clk1_clk:25,dev_mcu_pbist0_bus_clk2_clk:25,dev_mcu_pbist0_bus_clk4_clk:25,dev_mcu_pdma0_bus_vclk:25,dev_mcu_pdma1_bus_vclk:25,dev_mcu_pll_mmr0_bus_vbusp_clk:25,dev_mcu_psram0_bus_clk_clk:25,dev_mcu_r5fss0_core0_cpu_clk:36,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:36,dev_mcu_r5fss0_core0_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:36,dev_mcu_r5fss0_core0_interface_clk:36,dev_mcu_r5fss0_core1_cpu_clk:36,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:36,dev_mcu_r5fss0_core1_cpu_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk:36,dev_mcu_r5fss0_core1_interface_clk:36,dev_mcu_rom0_bus_clk_clk:25,dev_mcu_rti0_bus_rti_clk:25,dev_mcu_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_rti0_bus_vbusp_clk:25,dev_mcu_rti0_rti_clk:36,dev_mcu_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_rti0_vbusp_clk:36,dev_mcu_rti1_bus_rti_clk:25,dev_mcu_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_rti1_bus_vbusp_clk:25,dev_mcu_rti1_rti_clk:36,dev_mcu_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_rti1_vbusp_clk:36,dev_mcu_sa2_ul0_pka_in_clk:36,dev_mcu_sa2_ul0_x1_clk:36,dev_mcu_sa2_ul0_x2_clk:36,dev_mcu_sec_mmr0_bus_vbusp_clk:25,dev_mcu_timer0_bus_timer_hclk_clk:25,dev_mcu_timer0_bus_timer_tclk_clk:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_timer0_timer_hclk_clk:36,dev_mcu_timer0_timer_pwm_0:36,dev_mcu_timer0_timer_tclk_clk:36,dev_mcu_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_timer0_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:36,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_timer0_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:36,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_timer0_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:36,dev_mcu_timer1_bus_timer_hclk_clk:25,dev_mcu_timer1_bus_timer_tclk_clk:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_timer1_timer_hclk_clk:36,dev_mcu_timer1_timer_tclk_clk:36,dev_mcu_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_0_timer_pwm_0:36,dev_mcu_timer1_timer_tclk_clk_parent_mcu_timer_clksel_out1:36,dev_mcu_timer2_bus_timer_hclk_clk:25,dev_mcu_timer2_bus_timer_tclk_clk:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_timer2_timer_hclk_clk:36,dev_mcu_timer2_timer_pwm_0:36,dev_mcu_timer2_timer_tclk_clk:36,dev_mcu_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_timer2_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:36,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_timer2_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:36,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_timer2_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:36,dev_mcu_timer3_bus_timer_hclk_clk:25,dev_mcu_timer3_bus_timer_tclk_clk:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_clkout_clk:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_cpsw_2guss_mcu_0_bus_cpts_genf0_0:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk2:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_mcu_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_mcu_timer3_timer_hclk_clk:36,dev_mcu_timer3_timer_tclk_clk:36,dev_mcu_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_2_timer_pwm_0:36,dev_mcu_timer3_timer_tclk_clk_parent_mcu_timer_clksel_out3:36,dev_mcu_timer4_timer_hclk_clk:36,dev_mcu_timer4_timer_pwm_0:36,dev_mcu_timer4_timer_tclk_clk:36,dev_mcu_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_timer4_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:36,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_timer4_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:36,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_timer4_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:36,dev_mcu_timer5_timer_hclk_clk:36,dev_mcu_timer5_timer_tclk_clk:36,dev_mcu_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_4_timer_pwm_0:36,dev_mcu_timer5_timer_tclk_clk_parent_mcu_timer_clksel_out5:36,dev_mcu_timer6_timer_hclk_clk:36,dev_mcu_timer6_timer_pwm_0:36,dev_mcu_timer6_timer_tclk_clk:36,dev_mcu_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_timer6_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:36,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_timer6_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:36,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_timer6_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:36,dev_mcu_timer7_timer_hclk_clk:36,dev_mcu_timer7_timer_tclk_clk:36,dev_mcu_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_6_timer_pwm_0:36,dev_mcu_timer7_timer_tclk_clk_parent_mcu_timer_clksel_out7:36,dev_mcu_timer8_timer_hclk_clk:36,dev_mcu_timer8_timer_pwm_0:36,dev_mcu_timer8_timer_tclk_clk:36,dev_mcu_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_mcu_timer8_timer_tclk_clk_parent_cpsw_2guss_mcu_0_cpts_genf0_0:36,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_mcu_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_mcu_timer8_timer_tclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout2_clk:36,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_mcu_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_mcu_timer8_timer_tclk_clk_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk5:36,dev_mcu_timer9_timer_hclk_clk:36,dev_mcu_timer9_timer_tclk_clk:36,dev_mcu_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_mcu_8_timer_pwm_0:36,dev_mcu_timer9_timer_tclk_clk_parent_mcu_timer_clksel_out9:36,dev_mcu_uart0_bus_fclk_clk:25,dev_mcu_uart0_bus_fclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_mcu_uart0_bus_fclk_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:25,dev_mcu_uart0_bus_vbusp_clk:25,dev_mcu_uart0_fclk_clk:36,dev_mcu_uart0_fclk_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:36,dev_mcu_uart0_fclk_clk_parent_postdiv3_16fft_main_1_hsdivout5_clk:36,dev_mcu_uart0_vbusp_clk:36,dev_mlb0_mlbss_amlb_clk:36,dev_mlb0_mlbss_hclk_clk:36,dev_mlb0_mlbss_mlb_clk:36,dev_mlb0_mlbss_pclk_clk:36,dev_mlb0_mlbss_sclk_clk:36,dev_mmcsd0_bus_emmcsdss_vbus_clk:25,dev_mmcsd0_bus_emmcsdss_xin_clk:25,dev_mmcsd0_emmcss_io_clk_0:36,dev_mmcsd0_emmcss_vbus_clk:36,dev_mmcsd0_emmcss_xin_clk:36,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:36,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:36,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mmcsd0_emmcss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:36,dev_mmcsd1_bus_emmcsdss_vbus_clk:25,dev_mmcsd1_bus_emmcsdss_xin_clk:25,dev_mmcsd1_emmcsdss_io_clk_i_0:36,dev_mmcsd1_emmcsdss_io_clk_o_0:36,dev_mmcsd1_emmcsdss_vbus_clk:36,dev_mmcsd1_emmcsdss_xin_clk:36,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:36,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:36,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mmcsd1_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:36,dev_mmcsd2_emmcsdss_io_clk_i_0:36,dev_mmcsd2_emmcsdss_io_clk_o_0:36,dev_mmcsd2_emmcsdss_vbus_clk:36,dev_mmcsd2_emmcsdss_xin_clk:36,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_0_hsdivout2_clk:36,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_1_hsdivout2_clk:36,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_2_hsdivout2_clk:36,dev_mmcsd2_emmcsdss_xin_clk_parent_hsdiv4_16fft_main_3_hsdivout2_clk:36,dev_mx_efuse_main_chain_main_0_bus_undefinedchain0_fclk:25,dev_mx_efuse_main_chain_main_0_bus_undefinedchain1_fclk:25,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain0_fclk:25,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain1_fclk:25,dev_mx_efuse_mcu_chain_mcu_0_bus_undefinedchain2_fclk:25,dev_navss0_bus_cpts0_genf2_0:25,dev_navss0_bus_cpts0_genf3_0:25,dev_navss0_bus_cpts0_genf4_0:25,dev_navss0_bus_cpts0_genf5_0:25,dev_navss0_bus_icss_g0clk:25,dev_navss0_bus_icss_g1clk:25,dev_navss0_bus_icss_g2clk:25,dev_navss0_bus_modss_vd2clk:25,dev_navss0_bus_msmc0clk:25,dev_navss0_bus_nbss_vclk:25,dev_navss0_bus_nbss_vd2clk:25,dev_navss0_bus_pdma_main1clk:25,dev_navss0_bus_rclk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_navss0_bus_rclk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_navss0_bus_rclk_bus_in2_board_0_bus_mcu_cpts_rft_clk:25,dev_navss0_bus_rclk_bus_in3_board_0_bus_cpts_rft_clk:25,dev_navss0_bus_rclk_bus_in4_board_0_bus_mcu_ext_refclk0:25,dev_navss0_bus_rclk_bus_in5_board_0_bus_ext_refclk1:25,dev_navss0_bus_udmass_vd2clk:25,dev_navss0_cpts_0_rclk:36,dev_navss0_cpts_0_rclk_parent_board_0_cpts0_rft_clk_out:36,dev_navss0_cpts_0_rclk_parent_board_0_ext_refclk1_out:36,dev_navss0_cpts_0_rclk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_navss0_cpts_0_rclk_parent_board_0_mcu_ext_refclk0_out:36,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_navss0_cpts_0_rclk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_navss0_cpts_0_rclk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_navss0_cpts_0_rclk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_navss0_cpts_0_rclk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_navss0_cpts_0_ts_genf0:36,dev_navss0_cpts_0_ts_genf1:36,dev_navss0_cpts_0_vbusp_gclk:36,dev_navss0_dti_0_clk_clk:36,dev_navss0_dti_0_ext0_dti_clk_clk:36,dev_navss0_dti_0_ext1_dti_clk_clk:36,dev_navss0_dti_0_ext2_dti_clk_clk:36,dev_navss0_dti_0_ext3_dti_clk_clk:36,dev_navss0_intr_router_0_intr_clk:36,dev_navss0_mailbox_0_vclk_clk:36,dev_navss0_mailbox_10_vclk_clk:36,dev_navss0_mailbox_11_vclk_clk:36,dev_navss0_mailbox_1_vclk_clk:36,dev_navss0_mailbox_2_vclk_clk:36,dev_navss0_mailbox_3_vclk_clk:36,dev_navss0_mailbox_4_vclk_clk:36,dev_navss0_mailbox_5_vclk_clk:36,dev_navss0_mailbox_6_vclk_clk:36,dev_navss0_mailbox_7_vclk_clk:36,dev_navss0_mailbox_8_vclk_clk:36,dev_navss0_mailbox_9_vclk_clk:36,dev_navss0_mcrc_0_clk:36,dev_navss0_modss_intaggr_0_sys_clk:36,dev_navss0_modss_intaggr_1_sys_clk:36,dev_navss0_modss_vd2clk:36,dev_navss0_proxy_0_clk_clk:36,dev_navss0_ringacc_0_sys_clk:36,dev_navss0_spinlock_0_clk:36,dev_navss0_tbu_0_clk_clk:36,dev_navss0_tcu_0_clk_clk:36,dev_navss0_timermgr_0_eon_tick_evt:36,dev_navss0_timermgr_0_vclk_clk:36,dev_navss0_timermgr_1_eon_tick_evt:36,dev_navss0_timermgr_1_vclk_clk:36,dev_navss0_udmap_0_sys_clk:36,dev_navss0_udmass_intaggr_0_sys_clk:36,dev_navss0_udmass_vd2clk:36,dev_navss0_virtss_vd2clk:36,dev_navss512l_main_0_cpts0_genf2_0:36,dev_navss512l_main_0_cpts0_genf3_0:36,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in0_clockdivider_dss_bus_out0:25,dev_oldi_tx_core_main_0_bus_oldi_0_fwd_p_clk_bus_in1_clockdivider_dss_bus_out0:25,dev_oldi_tx_core_main_0_bus_oldi_pll_clk:25,dev_pbist0_bus_clk1_clk:25,dev_pbist0_bus_clk2_clk:25,dev_pbist0_bus_clk4_clk:25,dev_pbist1_bus_clk1_clk:25,dev_pbist1_bus_clk2_clk:25,dev_pbist1_bus_clk4_clk:25,dev_pcie0_bus_pcie_cba_clk:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0:25,dev_pcie0_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1:25,dev_pcie0_bus_pcie_txi0_clk:25,dev_pcie0_bus_pcie_txr0_clk:25,dev_pcie0_bus_pcie_txr1_clk:25,dev_pcie0_pcie_cba_clk:36,dev_pcie0_pcie_cpts_rclk_clk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:36,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pcie0_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pcie0_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:36,dev_pcie0_pcie_lane0_refclk:36,dev_pcie0_pcie_lane0_rxclk:36,dev_pcie0_pcie_lane0_rxfclk:36,dev_pcie0_pcie_lane0_txclk:36,dev_pcie0_pcie_lane0_txfclk:36,dev_pcie0_pcie_lane0_txmclk:36,dev_pcie0_pcie_lane1_refclk:36,dev_pcie0_pcie_lane1_rxclk:36,dev_pcie0_pcie_lane1_rxfclk:36,dev_pcie0_pcie_lane1_txclk:36,dev_pcie0_pcie_lane1_txfclk:36,dev_pcie0_pcie_lane1_txmclk:36,dev_pcie0_pcie_pm_clk:36,dev_pcie1_bus_pcie_cba_clk:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in0_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in1_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in2_board_0_bus_mcu_cpts_rft_clk:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in3_board_0_bus_cpts_rft_clk:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in4_board_0_bus_mcu_ext_refclk0:25,dev_pcie1_bus_pcie_cpts_rclk_clk_bus_in5_board_0_bus_ext_refclk1:25,dev_pcie1_bus_pcie_txi0_clk:25,dev_pcie1_bus_pcie_txr0_clk:25,dev_pcie1_pcie_cba_clk:36,dev_pcie1_pcie_cpts_rclk_clk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:36,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pcie1_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pcie1_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:36,dev_pcie1_pcie_lane0_refclk:36,dev_pcie1_pcie_lane0_rxclk:36,dev_pcie1_pcie_lane0_rxfclk:36,dev_pcie1_pcie_lane0_txclk:36,dev_pcie1_pcie_lane0_txfclk:36,dev_pcie1_pcie_lane0_txmclk:36,dev_pcie1_pcie_lane1_refclk:36,dev_pcie1_pcie_lane1_rxclk:36,dev_pcie1_pcie_lane1_rxfclk:36,dev_pcie1_pcie_lane1_txclk:36,dev_pcie1_pcie_lane1_txfclk:36,dev_pcie1_pcie_lane1_txmclk:36,dev_pcie1_pcie_pm_clk:36,dev_pcie2_pcie_cba_clk:36,dev_pcie2_pcie_cpts_rclk_clk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:36,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pcie2_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pcie2_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:36,dev_pcie2_pcie_lane0_refclk:36,dev_pcie2_pcie_lane0_rxclk:36,dev_pcie2_pcie_lane0_rxfclk:36,dev_pcie2_pcie_lane0_txclk:36,dev_pcie2_pcie_lane0_txfclk:36,dev_pcie2_pcie_lane0_txmclk:36,dev_pcie2_pcie_lane1_refclk:36,dev_pcie2_pcie_lane1_rxclk:36,dev_pcie2_pcie_lane1_rxfclk:36,dev_pcie2_pcie_lane1_txclk:36,dev_pcie2_pcie_lane1_txfclk:36,dev_pcie2_pcie_lane1_txmclk:36,dev_pcie2_pcie_pm_clk:36,dev_pcie3_pcie_cba_clk:36,dev_pcie3_pcie_cpts_rclk_clk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_ext_refclk1_out:36,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pcie3_pcie_cpts_rclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk_dup0:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pcie3_pcie_cpts_rclk_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk_dup0:36,dev_pcie3_pcie_lane0_refclk:36,dev_pcie3_pcie_lane0_rxclk:36,dev_pcie3_pcie_lane0_rxfclk:36,dev_pcie3_pcie_lane0_txclk:36,dev_pcie3_pcie_lane0_txfclk:36,dev_pcie3_pcie_lane0_txmclk:36,dev_pcie3_pcie_lane1_refclk:36,dev_pcie3_pcie_lane1_rxclk:36,dev_pcie3_pcie_lane1_rxfclk:36,dev_pcie3_pcie_lane1_txclk:36,dev_pcie3_pcie_lane1_txfclk:36,dev_pcie3_pcie_lane1_txmclk:36,dev_pcie3_pcie_pm_clk:36,dev_pdma0_bus_vclk:25,dev_pdma1_bus_vclk:25,dev_pdma_debug0_bus_vclk:25,dev_pll_mmr0_bus_vbusp_clk:25,dev_pllctrl0_bus_pll_clkout_clk:25,dev_pllctrl0_bus_pll_refclk_clk:25,dev_pllctrl0_bus_pll_refclk_clk_parent_board_0_hfosc1_clk:25,dev_pllctrl0_bus_pll_refclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_pllctrl0_bus_vbus_slv_refclk_clk:25,dev_pru_icssg0_bus_core_clk:25,dev_pru_icssg0_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:25,dev_pru_icssg0_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg0_bus_iep_clk:25,dev_pru_icssg0_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_pru_icssg0_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_cpts_rft_clk:25,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_ext_refclk1:25,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk:25,dev_pru_icssg0_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_pru_icssg0_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:25,dev_pru_icssg0_bus_pr1_rgmii0_rxc_i:25,dev_pru_icssg0_bus_pr1_rgmii0_txc_i:25,dev_pru_icssg0_bus_pr1_rgmii1_rxc_i:25,dev_pru_icssg0_bus_pr1_rgmii1_txc_i:25,dev_pru_icssg0_bus_rgmii_mhz_250_clk:25,dev_pru_icssg0_bus_rgmii_mhz_50_clk:25,dev_pru_icssg0_bus_rgmii_mhz_5_clk:25,dev_pru_icssg0_bus_uclk_clk:25,dev_pru_icssg0_bus_vclk_clk:25,dev_pru_icssg0_bus_wiz0_rx_slv_clk:25,dev_pru_icssg0_bus_wiz0_tx_slv_clk:25,dev_pru_icssg0_bus_wiz1_rx_slv_clk:25,dev_pru_icssg0_bus_wiz1_tx_slv_clk:25,dev_pru_icssg0_core_clk:36,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:36,dev_pru_icssg0_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pru_icssg0_iep_clk:36,dev_pru_icssg0_iep_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pru_icssg0_iep_clk_parent_board_0_ext_refclk1_out:36,dev_pru_icssg0_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pru_icssg0_iep_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pru_icssg0_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pru_icssg0_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pru_icssg0_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_pru_icssg0_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_pru_icssg0_pr1_mdio_mdclk_o_0:36,dev_pru_icssg0_pr1_rgmii0_rxc_i_0:36,dev_pru_icssg0_pr1_rgmii0_txc_i_0:36,dev_pru_icssg0_pr1_rgmii0_txc_o_0:36,dev_pru_icssg0_pr1_rgmii1_rxc_i_0:36,dev_pru_icssg0_pr1_rgmii1_txc_i_0:36,dev_pru_icssg0_pr1_rgmii1_txc_o_0:36,dev_pru_icssg0_rgmii_mhz_250_clk:36,dev_pru_icssg0_rgmii_mhz_50_clk:36,dev_pru_icssg0_rgmii_mhz_5_clk:36,dev_pru_icssg0_uclk_clk:36,dev_pru_icssg0_vclk_clk:36,dev_pru_icssg1_bus_core_clk:25,dev_pru_icssg1_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:25,dev_pru_icssg1_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg1_bus_iep_clk:25,dev_pru_icssg1_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_pru_icssg1_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_cpts_rft_clk:25,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_ext_refclk1:25,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk:25,dev_pru_icssg1_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_pru_icssg1_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:25,dev_pru_icssg1_bus_pr1_rgmii0_rxc_i:25,dev_pru_icssg1_bus_pr1_rgmii0_txc_i:25,dev_pru_icssg1_bus_pr1_rgmii1_rxc_i:25,dev_pru_icssg1_bus_pr1_rgmii1_txc_i:25,dev_pru_icssg1_bus_rgmii_mhz_250_clk:25,dev_pru_icssg1_bus_rgmii_mhz_50_clk:25,dev_pru_icssg1_bus_rgmii_mhz_5_clk:25,dev_pru_icssg1_bus_uclk_clk:25,dev_pru_icssg1_bus_vclk_clk:25,dev_pru_icssg1_bus_wiz0_rx_slv_clk:25,dev_pru_icssg1_bus_wiz0_tx_slv_clk:25,dev_pru_icssg1_bus_wiz1_rx_slv_clk:25,dev_pru_icssg1_bus_wiz1_tx_slv_clk:25,dev_pru_icssg1_core_clk:36,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_2_hsdivout0_clk:36,dev_pru_icssg1_core_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pru_icssg1_iep_clk:36,dev_pru_icssg1_iep_clk_parent_board_0_cpts0_rft_clk_out:36,dev_pru_icssg1_iep_clk_parent_board_0_ext_refclk1_out:36,dev_pru_icssg1_iep_clk_parent_board_0_mcu_cpts0_rft_clk_out:36,dev_pru_icssg1_iep_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_main_3_hsdivout1_clk:36,dev_pru_icssg1_iep_clk_parent_hsdiv4_16fft_mcu_2_hsdivout1_clk:36,dev_pru_icssg1_iep_clk_parent_k3_pll_ctrl_wrap_main_0_chip_div1_clk_clk:36,dev_pru_icssg1_iep_clk_parent_postdiv3_16fft_main_0_hsdivout6_clk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln0_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_0_ip2_ln1_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln0_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_1_ip2_ln1_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln0_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_2_ip2_ln1_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln0_txmclk:36,dev_pru_icssg1_iep_clk_parent_wiz16b4m4cs_main_3_ip2_ln1_txmclk:36,dev_pru_icssg1_pr1_mdio_mdclk_o_0:36,dev_pru_icssg1_pr1_rgmii0_rxc_i_0:36,dev_pru_icssg1_pr1_rgmii0_txc_i_0:36,dev_pru_icssg1_pr1_rgmii0_txc_o_0:36,dev_pru_icssg1_pr1_rgmii1_rxc_i_0:36,dev_pru_icssg1_pr1_rgmii1_txc_i_0:36,dev_pru_icssg1_pr1_rgmii1_txc_o_0:36,dev_pru_icssg1_rgmii_mhz_250_clk:36,dev_pru_icssg1_rgmii_mhz_50_clk:36,dev_pru_icssg1_rgmii_mhz_5_clk:36,dev_pru_icssg1_serdes0_refclk:36,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_1_ip4_ln0_refclk:36,dev_pru_icssg1_serdes0_refclk_parent_wiz16b4m4cs_main_2_ip4_ln0_refclk:36,dev_pru_icssg1_serdes0_rxclk:36,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxclk:36,dev_pru_icssg1_serdes0_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxclk:36,dev_pru_icssg1_serdes0_rxfclk:36,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_rxfclk:36,dev_pru_icssg1_serdes0_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_rxfclk:36,dev_pru_icssg1_serdes0_txclk:36,dev_pru_icssg1_serdes0_txfclk:36,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txfclk:36,dev_pru_icssg1_serdes0_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txfclk:36,dev_pru_icssg1_serdes0_txmclk:36,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln0_txmclk:36,dev_pru_icssg1_serdes0_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln0_txmclk:36,dev_pru_icssg1_serdes1_refclk:36,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_1_ip4_ln1_refclk:36,dev_pru_icssg1_serdes1_refclk_parent_wiz16b4m4cs_main_2_ip4_ln1_refclk:36,dev_pru_icssg1_serdes1_rxclk:36,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxclk:36,dev_pru_icssg1_serdes1_rxclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxclk:36,dev_pru_icssg1_serdes1_rxfclk:36,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_rxfclk:36,dev_pru_icssg1_serdes1_rxfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_rxfclk:36,dev_pru_icssg1_serdes1_txclk:36,dev_pru_icssg1_serdes1_txfclk:36,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txfclk:36,dev_pru_icssg1_serdes1_txfclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txfclk:36,dev_pru_icssg1_serdes1_txmclk:36,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_1_ip4_ln1_txmclk:36,dev_pru_icssg1_serdes1_txmclk_parent_wiz16b4m4cs_main_2_ip4_ln1_txmclk:36,dev_pru_icssg1_uclk_clk:36,dev_pru_icssg1_vclk_clk:36,dev_pru_icssg2_bus_core_clk:25,dev_pru_icssg2_bus_core_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout1_clk:25,dev_pru_icssg2_bus_core_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg2_bus_iep_clk:25,dev_pru_icssg2_bus_iep_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_pru_icssg2_bus_iep_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_cpts_rft_clk:25,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_ext_refclk1:25,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_cpts_rft_clk:25,dev_pru_icssg2_bus_iep_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_pru_icssg2_bus_iep_clk_parent_wiz8b2m4vsb_main_1_bus_ln0_txclk:25,dev_pru_icssg2_bus_pr1_rgmii0_rxc_i:25,dev_pru_icssg2_bus_pr1_rgmii0_txc_i:25,dev_pru_icssg2_bus_pr1_rgmii1_rxc_i:25,dev_pru_icssg2_bus_pr1_rgmii1_txc_i:25,dev_pru_icssg2_bus_rgmii_mhz_250_clk:25,dev_pru_icssg2_bus_rgmii_mhz_50_clk:25,dev_pru_icssg2_bus_rgmii_mhz_5_clk:25,dev_pru_icssg2_bus_uclk_clk:25,dev_pru_icssg2_bus_vclk_clk:25,dev_pru_icssg2_bus_wiz0_rx_slv_clk:25,dev_pru_icssg2_bus_wiz0_tx_mst_clk:25,dev_pru_icssg2_bus_wiz0_tx_slv_clk:25,dev_pru_icssg2_bus_wiz1_rx_slv_clk:25,dev_pru_icssg2_bus_wiz1_tx_mst_clk:25,dev_pru_icssg2_bus_wiz1_tx_slv_clk:25,dev_psc0_bus_clk:25,dev_psc0_bus_slow_clk:25,dev_psc0_clk:36,dev_psc0_slow_clk:36,dev_psramecc0_bus_clk_clk:25,dev_pulsar_sl_main_0_interface0_phase_0:36,dev_pulsar_sl_main_0_interface1_phase_0:36,dev_pulsar_sl_main_1_interface0_phase_0:36,dev_pulsar_sl_main_1_interface1_phase_0:36,dev_pulsar_sl_mcu_0_interface0_phase_0:36,dev_pulsar_sl_mcu_0_interface0_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:36,dev_pulsar_sl_mcu_0_interface1_phase_0:36,dev_pulsar_sl_mcu_0_interface1_phase_0_parent_k3_pll_ctrl_wrap_wkup_0_chip_div1_clk_clk2:36,dev_r5fss0_core0_cpu_clk:36,dev_r5fss0_core0_interface_clk:36,dev_r5fss0_core1_cpu_clk:36,dev_r5fss0_core1_interface_clk:36,dev_r5fss0_introuter0_intr_clk:36,dev_r5fss1_core0_cpu_clk:36,dev_r5fss1_core0_interface_clk:36,dev_r5fss1_core1_cpu_clk:36,dev_r5fss1_core1_interface_clk:36,dev_r5fss1_introuter0_intr_clk:36,dev_rti0_bus_rti_clk:25,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk:25,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_dup0:25,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_dup1:25,dev_rti0_bus_rti_clk_parent_board_0_hfosc1_clk_dup2:25,dev_rti0_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_rti0_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_rti0_bus_vbusp_clk:25,dev_rti0_rti_clk:36,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti0_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti0_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti0_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti0_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti0_vbusp_clk:36,dev_rti15_rti_clk:36,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti15_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti15_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti15_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti15_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti15_vbusp_clk:36,dev_rti16_rti_clk:36,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti16_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti16_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti16_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti16_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti16_vbusp_clk:36,dev_rti1_bus_rti_clk:25,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk:25,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_dup0:25,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_dup1:25,dev_rti1_bus_rti_clk_parent_board_0_hfosc1_clk_dup2:25,dev_rti1_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_rti1_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_rti1_bus_vbusp_clk:25,dev_rti1_rti_clk:36,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti1_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti1_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti1_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti1_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti1_vbusp_clk:36,dev_rti24_rti_clk:36,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti24_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti24_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti24_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti24_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti24_vbusp_clk:36,dev_rti25_rti_clk:36,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti25_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti25_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti25_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti25_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti25_vbusp_clk:36,dev_rti28_rti_clk:36,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti28_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti28_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti28_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti28_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti28_vbusp_clk:36,dev_rti29_rti_clk:36,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti29_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti29_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti29_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti29_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti29_vbusp_clk:36,dev_rti2_bus_rti_clk:25,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk:25,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_dup0:25,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_dup1:25,dev_rti2_bus_rti_clk_parent_board_0_hfosc1_clk_dup2:25,dev_rti2_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_rti2_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_rti2_bus_vbusp_clk:25,dev_rti30_rti_clk:36,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti30_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti30_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti30_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti30_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti30_vbusp_clk:36,dev_rti31_rti_clk:36,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out:36,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup0:36,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup1:36,dev_rti31_rti_clk_parent_board_0_hfosc1_clk_out_dup2:36,dev_rti31_rti_clk_parent_gluelogic_hfosc0_clkout:36,dev_rti31_rti_clk_parent_gluelogic_lpxosc_clkout:36,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_rti31_rti_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_32k_clk:36,dev_rti31_vbusp_clk:36,dev_rti3_bus_rti_clk:25,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk:25,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_dup0:25,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_dup1:25,dev_rti3_bus_rti_clk_parent_board_0_hfosc1_clk_dup2:25,dev_rti3_bus_rti_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_rti3_bus_rti_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_rti3_bus_vbusp_clk:25,dev_sa2_ul0_bus_pka_in_clk:25,dev_sa2_ul0_bus_x1_clk:25,dev_sa2_ul0_bus_x2_clk:25,dev_sa2_ul0_pka_in_clk:36,dev_sa2_ul0_x1_clk:36,dev_sa2_ul0_x2_clk:36,dev_serdes0_bus_clk:25,dev_serdes0_bus_ip2_ln0_txrclk:25,dev_serdes0_bus_ip3_ln0_txrclk:25,dev_serdes0_bus_li_refclk:25,dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_serdes0_bus_li_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_serdes0_bus_li_refclk_parent_board_0_hfosc1_clk:25,dev_serdes0_bus_li_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_serdes0_bus_ln0_rxclk:25,dev_serdes0_bus_ln0_txclk:25,dev_serdes0_bus_refclkpn:25,dev_serdes0_bus_refclkpp:25,dev_serdes1_bus_clk:25,dev_serdes1_bus_ip1_ln0_txrclk:25,dev_serdes1_bus_ip2_ln0_txrclk:25,dev_serdes1_bus_ip3_ln0_txrclk:25,dev_serdes1_bus_ln0_rxclk:25,dev_serdes1_bus_ln0_txclk:25,dev_serdes1_bus_refclkpn:25,dev_serdes1_bus_refclkpp:25,dev_serdes1_bus_ri_refclk:25,dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_clkout_clk:25,dev_serdes1_bus_ri_refclk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout4_clk:25,dev_serdes1_bus_ri_refclk_parent_board_0_hfosc1_clk:25,dev_serdes1_bus_ri_refclk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_serdes_10g0_clk:36,dev_serdes_10g0_core_ref_clk:36,dev_serdes_10g0_core_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_10g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_10g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_10g0_ip1_ln0_refclk:36,dev_serdes_10g0_ip1_ln0_rxclk:36,dev_serdes_10g0_ip1_ln0_rxfclk:36,dev_serdes_10g0_ip1_ln0_txclk:36,dev_serdes_10g0_ip1_ln0_txfclk:36,dev_serdes_10g0_ip1_ln0_txmclk:36,dev_serdes_10g0_ip1_ln1_refclk:36,dev_serdes_10g0_ip1_ln1_rxclk:36,dev_serdes_10g0_ip1_ln1_rxfclk:36,dev_serdes_10g0_ip1_ln1_txclk:36,dev_serdes_10g0_ip1_ln1_txfclk:36,dev_serdes_10g0_ip1_ln1_txmclk:36,dev_serdes_10g0_ip1_ln2_refclk:36,dev_serdes_10g0_ip1_ln2_rxclk:36,dev_serdes_10g0_ip1_ln2_rxfclk:36,dev_serdes_10g0_ip1_ln2_txclk:36,dev_serdes_10g0_ip1_ln2_txfclk:36,dev_serdes_10g0_ip1_ln2_txmclk:36,dev_serdes_10g0_ip1_ln3_refclk:36,dev_serdes_10g0_ip1_ln3_rxclk:36,dev_serdes_10g0_ip1_ln3_rxfclk:36,dev_serdes_10g0_ip1_ln3_txclk:36,dev_serdes_10g0_ip1_ln3_txfclk:36,dev_serdes_10g0_ip1_ln3_txmclk:36,dev_serdes_10g0_ip3_ln0_refclk:36,dev_serdes_10g0_ip3_ln0_rxclk:36,dev_serdes_10g0_ip3_ln0_rxfclk:36,dev_serdes_10g0_ip3_ln0_txclk:36,dev_serdes_10g0_ip3_ln0_txfclk:36,dev_serdes_10g0_ip3_ln0_txmclk:36,dev_serdes_10g0_ip3_ln1_refclk:36,dev_serdes_10g0_ip3_ln1_rxclk:36,dev_serdes_10g0_ip3_ln1_rxfclk:36,dev_serdes_10g0_ip3_ln1_txclk:36,dev_serdes_10g0_ip3_ln1_txfclk:36,dev_serdes_10g0_ip3_ln1_txmclk:36,dev_serdes_10g0_ip3_ln2_refclk:36,dev_serdes_10g0_ip3_ln2_rxclk:36,dev_serdes_10g0_ip3_ln2_rxfclk:36,dev_serdes_10g0_ip3_ln2_txclk:36,dev_serdes_10g0_ip3_ln2_txfclk:36,dev_serdes_10g0_ip3_ln2_txmclk:36,dev_serdes_10g0_ip3_ln3_refclk:36,dev_serdes_10g0_ip3_ln3_rxclk:36,dev_serdes_10g0_ip3_ln3_rxfclk:36,dev_serdes_10g0_ip3_ln3_txclk:36,dev_serdes_10g0_ip3_ln3_txfclk:36,dev_serdes_10g0_ip3_ln3_txmclk:36,dev_serdes_10g0_ref_out_clk:36,dev_serdes_16g0_clk:36,dev_serdes_16g0_cmn_refclk1_m_0:36,dev_serdes_16g0_cmn_refclk1_p_0:36,dev_serdes_16g0_core_ref1_clk:36,dev_serdes_16g0_core_ref1_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g0_core_ref1_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g0_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g0_core_ref_clk:36,dev_serdes_16g0_core_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g0_core_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g0_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g0_ip1_ln0_refclk:36,dev_serdes_16g0_ip1_ln0_rxclk:36,dev_serdes_16g0_ip1_ln0_rxfclk:36,dev_serdes_16g0_ip1_ln0_txclk:36,dev_serdes_16g0_ip1_ln0_txfclk:36,dev_serdes_16g0_ip1_ln0_txmclk:36,dev_serdes_16g0_ip1_ln1_refclk:36,dev_serdes_16g0_ip1_ln1_rxclk:36,dev_serdes_16g0_ip1_ln1_rxfclk:36,dev_serdes_16g0_ip1_ln1_txclk:36,dev_serdes_16g0_ip1_ln1_txfclk:36,dev_serdes_16g0_ip1_ln1_txmclk:36,dev_serdes_16g0_ip2_ln0_refclk:36,dev_serdes_16g0_ip2_ln0_rxclk:36,dev_serdes_16g0_ip2_ln0_rxfclk:36,dev_serdes_16g0_ip2_ln0_txclk:36,dev_serdes_16g0_ip2_ln0_txfclk:36,dev_serdes_16g0_ip2_ln0_txmclk:36,dev_serdes_16g0_ip2_ln1_refclk:36,dev_serdes_16g0_ip2_ln1_rxclk:36,dev_serdes_16g0_ip2_ln1_rxfclk:36,dev_serdes_16g0_ip2_ln1_txclk:36,dev_serdes_16g0_ip2_ln1_txfclk:36,dev_serdes_16g0_ip2_ln1_txmclk:36,dev_serdes_16g0_ip3_ln1_refclk:36,dev_serdes_16g0_ip3_ln1_rxclk:36,dev_serdes_16g0_ip3_ln1_rxfclk:36,dev_serdes_16g0_ip3_ln1_txclk:36,dev_serdes_16g0_ip3_ln1_txfclk:36,dev_serdes_16g0_ip3_ln1_txmclk:36,dev_serdes_16g0_ref1_out_clk:36,dev_serdes_16g0_ref_out_clk:36,dev_serdes_16g1_clk:36,dev_serdes_16g1_cmn_refclk1_m_0:36,dev_serdes_16g1_cmn_refclk1_p_0:36,dev_serdes_16g1_core_ref1_clk:36,dev_serdes_16g1_core_ref1_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g1_core_ref1_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g1_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g1_core_ref_clk:36,dev_serdes_16g1_core_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g1_core_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g1_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g1_ip1_ln0_refclk:36,dev_serdes_16g1_ip1_ln0_rxclk:36,dev_serdes_16g1_ip1_ln0_rxfclk:36,dev_serdes_16g1_ip1_ln0_txclk:36,dev_serdes_16g1_ip1_ln0_txfclk:36,dev_serdes_16g1_ip1_ln0_txmclk:36,dev_serdes_16g1_ip1_ln1_refclk:36,dev_serdes_16g1_ip1_ln1_rxclk:36,dev_serdes_16g1_ip1_ln1_rxfclk:36,dev_serdes_16g1_ip1_ln1_txclk:36,dev_serdes_16g1_ip1_ln1_txfclk:36,dev_serdes_16g1_ip1_ln1_txmclk:36,dev_serdes_16g1_ip2_ln0_refclk:36,dev_serdes_16g1_ip2_ln0_rxclk:36,dev_serdes_16g1_ip2_ln0_rxfclk:36,dev_serdes_16g1_ip2_ln0_txclk:36,dev_serdes_16g1_ip2_ln0_txfclk:36,dev_serdes_16g1_ip2_ln0_txmclk:36,dev_serdes_16g1_ip2_ln1_refclk:36,dev_serdes_16g1_ip2_ln1_rxclk:36,dev_serdes_16g1_ip2_ln1_rxfclk:36,dev_serdes_16g1_ip2_ln1_txclk:36,dev_serdes_16g1_ip2_ln1_txfclk:36,dev_serdes_16g1_ip2_ln1_txmclk:36,dev_serdes_16g1_ip3_ln1_refclk:36,dev_serdes_16g1_ip3_ln1_rxclk:36,dev_serdes_16g1_ip3_ln1_rxfclk:36,dev_serdes_16g1_ip3_ln1_txclk:36,dev_serdes_16g1_ip3_ln1_txfclk:36,dev_serdes_16g1_ip3_ln1_txmclk:36,dev_serdes_16g1_ip4_ln0_refclk:36,dev_serdes_16g1_ip4_ln0_rxclk:36,dev_serdes_16g1_ip4_ln0_rxfclk:36,dev_serdes_16g1_ip4_ln0_txclk:36,dev_serdes_16g1_ip4_ln0_txfclk:36,dev_serdes_16g1_ip4_ln0_txmclk:36,dev_serdes_16g1_ip4_ln1_refclk:36,dev_serdes_16g1_ip4_ln1_rxclk:36,dev_serdes_16g1_ip4_ln1_rxfclk:36,dev_serdes_16g1_ip4_ln1_txclk:36,dev_serdes_16g1_ip4_ln1_txfclk:36,dev_serdes_16g1_ip4_ln1_txmclk:36,dev_serdes_16g1_ref1_out_clk:36,dev_serdes_16g1_ref_out_clk:36,dev_serdes_16g2_clk:36,dev_serdes_16g2_cmn_refclk1_m_0:36,dev_serdes_16g2_cmn_refclk1_p_0:36,dev_serdes_16g2_core_ref1_clk:36,dev_serdes_16g2_core_ref1_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g2_core_ref1_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g2_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g2_core_ref_clk:36,dev_serdes_16g2_core_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g2_core_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g2_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g2_ip2_ln0_refclk:36,dev_serdes_16g2_ip2_ln0_rxclk:36,dev_serdes_16g2_ip2_ln0_rxfclk:36,dev_serdes_16g2_ip2_ln0_txclk:36,dev_serdes_16g2_ip2_ln0_txfclk:36,dev_serdes_16g2_ip2_ln0_txmclk:36,dev_serdes_16g2_ip2_ln1_refclk:36,dev_serdes_16g2_ip2_ln1_rxclk:36,dev_serdes_16g2_ip2_ln1_rxfclk:36,dev_serdes_16g2_ip2_ln1_txclk:36,dev_serdes_16g2_ip2_ln1_txfclk:36,dev_serdes_16g2_ip2_ln1_txmclk:36,dev_serdes_16g2_ip3_ln1_refclk:36,dev_serdes_16g2_ip3_ln1_rxclk:36,dev_serdes_16g2_ip3_ln1_rxfclk:36,dev_serdes_16g2_ip3_ln1_txclk:36,dev_serdes_16g2_ip3_ln1_txfclk:36,dev_serdes_16g2_ip3_ln1_txmclk:36,dev_serdes_16g2_ip4_ln0_refclk:36,dev_serdes_16g2_ip4_ln0_rxclk:36,dev_serdes_16g2_ip4_ln0_rxfclk:36,dev_serdes_16g2_ip4_ln0_txclk:36,dev_serdes_16g2_ip4_ln0_txfclk:36,dev_serdes_16g2_ip4_ln0_txmclk:36,dev_serdes_16g2_ip4_ln1_refclk:36,dev_serdes_16g2_ip4_ln1_rxclk:36,dev_serdes_16g2_ip4_ln1_rxfclk:36,dev_serdes_16g2_ip4_ln1_txclk:36,dev_serdes_16g2_ip4_ln1_txfclk:36,dev_serdes_16g2_ip4_ln1_txmclk:36,dev_serdes_16g2_ref1_out_clk:36,dev_serdes_16g2_ref_out_clk:36,dev_serdes_16g3_clk:36,dev_serdes_16g3_cmn_refclk1_m_0:36,dev_serdes_16g3_cmn_refclk1_p_0:36,dev_serdes_16g3_core_ref1_clk:36,dev_serdes_16g3_core_ref1_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g3_core_ref1_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g3_core_ref1_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g3_core_ref_clk:36,dev_serdes_16g3_core_ref_clk_parent_board_0_hfosc1_clk_out:36,dev_serdes_16g3_core_ref_clk_parent_gluelogic_hfosc0_clkout:36,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_2_hsdivout4_clk:36,dev_serdes_16g3_core_ref_clk_parent_hsdiv4_16fft_main_3_hsdivout4_clk:36,dev_serdes_16g3_ip2_ln0_refclk:36,dev_serdes_16g3_ip2_ln0_rxclk:36,dev_serdes_16g3_ip2_ln0_rxfclk:36,dev_serdes_16g3_ip2_ln0_txclk:36,dev_serdes_16g3_ip2_ln0_txfclk:36,dev_serdes_16g3_ip2_ln0_txmclk:36,dev_serdes_16g3_ip2_ln1_refclk:36,dev_serdes_16g3_ip2_ln1_rxclk:36,dev_serdes_16g3_ip2_ln1_rxfclk:36,dev_serdes_16g3_ip2_ln1_txclk:36,dev_serdes_16g3_ip2_ln1_txfclk:36,dev_serdes_16g3_ip2_ln1_txmclk:36,dev_serdes_16g3_ip3_ln1_refclk:36,dev_serdes_16g3_ip3_ln1_rxclk:36,dev_serdes_16g3_ip3_ln1_rxfclk:36,dev_serdes_16g3_ip3_ln1_txclk:36,dev_serdes_16g3_ip3_ln1_txfclk:36,dev_serdes_16g3_ip3_ln1_txmclk:36,dev_serdes_16g3_ref1_out_clk:36,dev_serdes_16g3_ref_out_clk:36,dev_stm0_atb_clk:36,dev_stm0_bus_atb_clk:25,dev_stm0_bus_core_clk:25,dev_stm0_bus_vbusp_clk:25,dev_stm0_core_clk:36,dev_stm0_vbusp_clk:36,dev_timer0_bus_timer_hclk_clk:25,dev_timer0_bus_timer_tclk_clk:25,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer0_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer0_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer0_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer0_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer0_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer0_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer0_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer0_timer_hclk_clk:36,dev_timer0_timer_pwm_0:36,dev_timer0_timer_tclk_clk:36,dev_timer0_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer0_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer0_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer0_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer0_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer0_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer0_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer0_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer0_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer0_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer0_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer0_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer10_bus_timer_hclk_clk:25,dev_timer10_bus_timer_tclk_clk:25,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer10_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer10_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer10_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer10_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer10_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer10_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer10_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer10_timer_hclk_clk:36,dev_timer10_timer_pwm_0:36,dev_timer10_timer_tclk_clk:36,dev_timer10_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer10_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer10_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer10_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer10_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer10_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer10_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer10_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer10_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer10_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer10_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer10_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer11_bus_timer_hclk_clk:25,dev_timer11_bus_timer_tclk_clk:25,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer11_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer11_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer11_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer11_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer11_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer11_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer11_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer11_timer_hclk_clk:36,dev_timer11_timer_tclk_clk:36,dev_timer11_timer_tclk_clk_parent_dmtimer_dmc1ms_main_10_timer_pwm_0:36,dev_timer11_timer_tclk_clk_parent_main_timer_clksel_out11:36,dev_timer12_timer_hclk_clk:36,dev_timer12_timer_pwm_0:36,dev_timer12_timer_tclk_clk:36,dev_timer12_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer12_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer12_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer12_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer12_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer12_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer12_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer12_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer12_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer12_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer12_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer12_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer13_timer_hclk_clk:36,dev_timer13_timer_tclk_clk:36,dev_timer13_timer_tclk_clk_parent_dmtimer_dmc1ms_main_12_timer_pwm_0:36,dev_timer13_timer_tclk_clk_parent_main_timer_clksel_out13:36,dev_timer14_timer_hclk_clk:36,dev_timer14_timer_pwm_0:36,dev_timer14_timer_tclk_clk:36,dev_timer14_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer14_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer14_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer14_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer14_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer14_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer14_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer14_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer14_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer14_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer14_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer14_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer15_timer_hclk_clk:36,dev_timer15_timer_tclk_clk:36,dev_timer15_timer_tclk_clk_parent_dmtimer_dmc1ms_main_14_timer_pwm_0:36,dev_timer15_timer_tclk_clk_parent_main_timer_clksel_out15:36,dev_timer16_timer_hclk_clk:36,dev_timer16_timer_pwm_0:36,dev_timer16_timer_tclk_clk:36,dev_timer16_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer16_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer16_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer16_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer16_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer16_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer16_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer16_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer16_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer16_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer16_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer16_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer17_timer_hclk_clk:36,dev_timer17_timer_tclk_clk:36,dev_timer17_timer_tclk_clk_parent_dmtimer_dmc1ms_main_16_timer_pwm_0:36,dev_timer17_timer_tclk_clk_parent_main_timer_clksel_out17:36,dev_timer18_timer_hclk_clk:36,dev_timer18_timer_pwm_0:36,dev_timer18_timer_tclk_clk:36,dev_timer18_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer18_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer18_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer18_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer18_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer18_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer18_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer18_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer18_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer18_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer18_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer18_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer19_timer_hclk_clk:36,dev_timer19_timer_tclk_clk:36,dev_timer19_timer_tclk_clk_parent_dmtimer_dmc1ms_main_18_timer_pwm_0:36,dev_timer19_timer_tclk_clk_parent_main_timer_clksel_out19:36,dev_timer1_bus_timer_hclk_clk:25,dev_timer1_bus_timer_tclk_clk:25,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer1_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer1_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer1_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer1_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer1_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer1_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer1_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer1_timer_hclk_clk:36,dev_timer1_timer_tclk_clk:36,dev_timer1_timer_tclk_clk_parent_dmtimer_dmc1ms_main_0_timer_pwm_0:36,dev_timer1_timer_tclk_clk_parent_main_timer_clksel_out1:36,dev_timer2_bus_timer_hclk_clk:25,dev_timer2_bus_timer_tclk_clk:25,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer2_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer2_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer2_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer2_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer2_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer2_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer2_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer2_timer_hclk_clk:36,dev_timer2_timer_pwm_0:36,dev_timer2_timer_tclk_clk:36,dev_timer2_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer2_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer2_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer2_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer2_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer2_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer2_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer2_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer2_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer2_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer2_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer2_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer3_bus_timer_hclk_clk:25,dev_timer3_bus_timer_tclk_clk:25,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer3_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer3_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer3_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer3_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer3_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer3_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer3_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer3_timer_hclk_clk:36,dev_timer3_timer_tclk_clk:36,dev_timer3_timer_tclk_clk_parent_dmtimer_dmc1ms_main_2_timer_pwm_0:36,dev_timer3_timer_tclk_clk_parent_main_timer_clksel_out3:36,dev_timer4_bus_timer_hclk_clk:25,dev_timer4_bus_timer_tclk_clk:25,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer4_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer4_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer4_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer4_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer4_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer4_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer4_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer4_timer_hclk_clk:36,dev_timer4_timer_pwm_0:36,dev_timer4_timer_tclk_clk:36,dev_timer4_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer4_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer4_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer4_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer4_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer4_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer4_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer4_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer4_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer4_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer4_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer4_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer5_bus_timer_hclk_clk:25,dev_timer5_bus_timer_tclk_clk:25,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer5_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer5_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer5_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer5_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer5_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer5_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer5_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer5_timer_hclk_clk:36,dev_timer5_timer_tclk_clk:36,dev_timer5_timer_tclk_clk_parent_dmtimer_dmc1ms_main_4_timer_pwm_0:36,dev_timer5_timer_tclk_clk_parent_main_timer_clksel_out5:36,dev_timer6_bus_timer_hclk_clk:25,dev_timer6_bus_timer_tclk_clk:25,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer6_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer6_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer6_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer6_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer6_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer6_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer6_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer6_timer_hclk_clk:36,dev_timer6_timer_pwm_0:36,dev_timer6_timer_tclk_clk:36,dev_timer6_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer6_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer6_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer6_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer6_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer6_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer6_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer6_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer6_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer6_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer6_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer6_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer7_bus_timer_hclk_clk:25,dev_timer7_bus_timer_tclk_clk:25,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer7_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer7_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer7_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer7_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer7_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer7_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer7_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer7_timer_hclk_clk:36,dev_timer7_timer_tclk_clk:36,dev_timer7_timer_tclk_clk_parent_dmtimer_dmc1ms_main_6_timer_pwm_0:36,dev_timer7_timer_tclk_clk_parent_main_timer_clksel_out7:36,dev_timer8_bus_timer_hclk_clk:25,dev_timer8_bus_timer_tclk_clk:25,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer8_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer8_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer8_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer8_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer8_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer8_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer8_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer8_timer_hclk_clk:36,dev_timer8_timer_pwm_0:36,dev_timer8_timer_tclk_clk:36,dev_timer8_timer_tclk_clk_parent_board_0_cpts0_rft_clk_out:36,dev_timer8_timer_tclk_clk_parent_board_0_ext_refclk1_out:36,dev_timer8_timer_tclk_clk_parent_board_0_hfosc1_clk_out:36,dev_timer8_timer_tclk_clk_parent_board_0_mcu_ext_refclk0_out:36,dev_timer8_timer_tclk_clk_parent_cpsw_9xuss_main_0_cpts_genf0_0:36,dev_timer8_timer_tclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_timer8_timer_tclk_clk_parent_gluelogic_lpxosc_clkout:36,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_15_hsdivout2_clk:36,dev_timer8_timer_tclk_clk_parent_hsdiv3_16fft_main_4_hsdivout2_clk:36,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_0_hsdivout1_clk:36,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_1_hsdivout3_clk:36,dev_timer8_timer_tclk_clk_parent_hsdiv4_16fft_main_3_hsdivout3_clk:36,dev_timer8_timer_tclk_clk_parent_j7_wakeup_16ff_wkup_0_wkup_rcosc_12p5m_clk:36,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf2_0:36,dev_timer8_timer_tclk_clk_parent_navss512l_main_0_cpts0_genf3_0:36,dev_timer8_timer_tclk_clk_parent_postdiv2_16fft_main_2_hsdivout6_clk:36,dev_timer9_bus_timer_hclk_clk:25,dev_timer9_bus_timer_tclk_clk:25,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_0_bus_hsdiv_clkout3_clk:25,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_hsdiv_wrap_main_2_bus_hsdiv_clkout2_clk:25,dev_timer9_bus_timer_tclk_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk5:25,dev_timer9_bus_timer_tclk_clk_parent_adpllm_hsdiv_wrap_mcu_1_bus_hsdiv_clkout2_clk:25,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_cpts_rft_clk:25,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_ext_refclk1:25,dev_timer9_bus_timer_tclk_clk_parent_board_0_bus_mcu_ext_refclk0:25,dev_timer9_bus_timer_tclk_clk_parent_board_0_hfosc1_clk:25,dev_timer9_bus_timer_tclk_clk_parent_gluelogic_lfosc_clk_bus_out:25,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_timer9_bus_timer_tclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf2_0:25,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf3_0:25,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf4_0:25,dev_timer9_bus_timer_tclk_clk_parent_navss256l_main_0_bus_cpts0_genf5_0:25,dev_timer9_timer_hclk_clk:36,dev_timer9_timer_tclk_clk:36,dev_timer9_timer_tclk_clk_parent_dmtimer_dmc1ms_main_8_timer_pwm_0:36,dev_timer9_timer_tclk_clk_parent_main_timer_clksel_out9:36,dev_timesync_intrtr0_bus_intr_clk:25,dev_timesync_intrtr0_intr_clk:36,dev_uart0_bus_fclk_clk:25,dev_uart0_bus_vbusp_clk:25,dev_uart0_fclk_clk:36,dev_uart0_vbusp_clk:36,dev_uart1_bus_fclk_clk:25,dev_uart1_bus_vbusp_clk:25,dev_uart1_fclk_clk:36,dev_uart1_vbusp_clk:36,dev_uart2_bus_fclk_clk:25,dev_uart2_bus_vbusp_clk:25,dev_uart2_fclk_clk:36,dev_uart2_vbusp_clk:36,dev_uart3_fclk_clk:36,dev_uart3_vbusp_clk:36,dev_uart4_fclk_clk:36,dev_uart4_vbusp_clk:36,dev_uart5_fclk_clk:36,dev_uart5_vbusp_clk:36,dev_uart6_fclk_clk:36,dev_uart6_vbusp_clk:36,dev_uart7_fclk_clk:36,dev_uart7_vbusp_clk:36,dev_uart8_fclk_clk:36,dev_uart8_vbusp_clk:36,dev_uart9_fclk_clk:36,dev_uart9_vbusp_clk:36,dev_ufs0_ufshci_hclk_clk:36,dev_ufs0_ufshci_mclk_clk:36,dev_ufs0_ufshci_mclk_clk_parent_board_0_ext_refclk1_out:36,dev_ufs0_ufshci_mclk_clk_parent_board_0_hfosc1_clk_out:36,dev_ufs0_ufshci_mclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_ufs0_ufshci_mclk_clk_parent_postdiv3_16fft_main_1_hsdivout6_clk:36,dev_ufs0_ufshci_mphy_refclk_0:36,dev_usb0_aclk_clk:36,dev_usb0_buf_clk:36,dev_usb0_clk_lpm_clk:36,dev_usb0_pclk_clk:36,dev_usb0_pipe_refclk:36,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_0_ip3_ln1_refclk:36,dev_usb0_pipe_refclk_parent_wiz16b4m4cs_main_3_ip3_ln1_refclk:36,dev_usb0_pipe_rxclk:36,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxclk:36,dev_usb0_pipe_rxclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxclk:36,dev_usb0_pipe_rxfclk:36,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_rxfclk:36,dev_usb0_pipe_rxfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_rxfclk:36,dev_usb0_pipe_txclk:36,dev_usb0_pipe_txfclk:36,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txfclk:36,dev_usb0_pipe_txfclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txfclk:36,dev_usb0_pipe_txmclk:36,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_0_ip3_ln1_txmclk:36,dev_usb0_pipe_txmclk_parent_wiz16b4m4cs_main_3_ip3_ln1_txmclk:36,dev_usb0_usb2_apb_pclk_clk:36,dev_usb0_usb2_refclock_clk:36,dev_usb0_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:36,dev_usb0_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:36,dev_usb1_aclk_clk:36,dev_usb1_buf_clk:36,dev_usb1_clk_lpm_clk:36,dev_usb1_pclk_clk:36,dev_usb1_pipe_refclk:36,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_1_ip3_ln1_refclk:36,dev_usb1_pipe_refclk_parent_wiz16b4m4cs_main_2_ip3_ln1_refclk:36,dev_usb1_pipe_rxclk:36,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxclk:36,dev_usb1_pipe_rxclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxclk:36,dev_usb1_pipe_rxfclk:36,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_rxfclk:36,dev_usb1_pipe_rxfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_rxfclk:36,dev_usb1_pipe_txclk:36,dev_usb1_pipe_txfclk:36,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txfclk:36,dev_usb1_pipe_txfclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txfclk:36,dev_usb1_pipe_txmclk:36,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_1_ip3_ln1_txmclk:36,dev_usb1_pipe_txmclk_parent_wiz16b4m4cs_main_2_ip3_ln1_txmclk:36,dev_usb1_usb2_apb_pclk_clk:36,dev_usb1_usb2_refclock_clk:36,dev_usb1_usb2_refclock_clk_parent_board_0_hfosc1_clk_out:36,dev_usb1_usb2_refclock_clk_parent_gluelogic_hfosc0_clkout:36,dev_usb3ss0_bus_bus_clk:25,dev_usb3ss0_bus_hsic_clk_clk:25,dev_usb3ss0_bus_phy2_refclk960m_clk:25,dev_usb3ss0_bus_pipe3_txb_clk:25,dev_usb3ss0_bus_pipe3_txb_clk_parent_clockmux_usb0_pipe3_clk_sel_div_bus_wkup_rcosc_12p5m_clk:25,dev_usb3ss0_bus_pipe3_txb_clk_parent_wiz8b2m4vsb_main_0_bus_ln0_txclk:25,dev_usb3ss0_bus_ref_clk:25,dev_usb3ss0_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:25,dev_usb3ss0_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:25,dev_usb3ss0_bus_susp_clk:25,dev_usb3ss0_bus_utmi_clk_clk:25,dev_usb3ss1_bus_bus_clk:25,dev_usb3ss1_bus_hsic_clk_clk:25,dev_usb3ss1_bus_phy2_refclk960m_clk:25,dev_usb3ss1_bus_pipe3_txb_clk:25,dev_usb3ss1_bus_ref_clk:25,dev_usb3ss1_bus_ref_clk_parent_adpllljm_wrap_main_1_bus_clkout_clk48:25,dev_usb3ss1_bus_ref_clk_parent_clockmux_hfosc_sel_bus_out0:25,dev_usb3ss1_bus_susp_clk:25,dev_usb3ss1_bus_utmi_clk_clk:25,dev_vpfe0_ccd_pclk_clk:36,dev_vpfe0_vpfe_clk:36,dev_wkup_cbass0_bus_wkup_mcu_pll_out_2_clk:25,dev_wkup_cbass0_bus_wkup_mcu_pll_out_4_clk:25,dev_wkup_cbass_fw0_bus_wkup_mcu_pll_out_2_clk:25,dev_wkup_ctrl_mmr0_bus_vbusp_clk:25,dev_wkup_ddpa0_ddpa_clk:36,dev_wkup_dmsc0_bus_dap_clk:25,dev_wkup_dmsc0_bus_ext_clk:25,dev_wkup_dmsc0_bus_func_32k_rc_clk:25,dev_wkup_dmsc0_bus_func_32k_rt_clk:25,dev_wkup_dmsc0_bus_func_mosc_clk:25,dev_wkup_dmsc0_bus_sec_efc_fclk:25,dev_wkup_dmsc0_bus_vbus_clk:25,dev_wkup_ecc_aggr0_bus_aggr_clk:25,dev_wkup_esm0_bus_clk:25,dev_wkup_esm0_clk:36,dev_wkup_gpio0_bus_mmr_clk:25,dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4:25,dev_wkup_gpio0_bus_mmr_clk_parent_k3_pll_ctrl_wrap_wkup_0_bus_chip_div1_clk_clk4_dup0:25,dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_12p5m_clk:25,dev_wkup_gpio0_bus_mmr_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_rcosc_32k_clk:25,dev_wkup_gpio0_mmr_clk:36,dev_wkup_gpio1_mmr_clk:36,dev_wkup_gpiomux_intrtr0_bus_intr_clk:25,dev_wkup_gpiomux_intrtr0_intr_clk:36,dev_wkup_i2c0_bus_clk:25,dev_wkup_i2c0_bus_piscl:25,dev_wkup_i2c0_bus_pisys_clk:25,dev_wkup_i2c0_bus_pisys_clk_parent_adpllm_hsdiv_wrap_mcu_0_bus_hsdiv_clkout3_clk:25,dev_wkup_i2c0_bus_pisys_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_wkup_i2c0_clk:36,dev_wkup_i2c0_piscl_0:36,dev_wkup_i2c0_pisys_clk:36,dev_wkup_i2c0_pisys_clk_parent_gluelogic_hfosc0_clkout:36,dev_wkup_i2c0_pisys_clk_parent_hsdiv4_16fft_mcu_1_hsdivout3_clk:36,dev_wkup_i2c0_porscl_0:36,dev_wkup_pllctrl0_bus_pll_clkout_clk:25,dev_wkup_pllctrl0_bus_pll_refclk_clk:25,dev_wkup_pllctrl0_bus_vbus_slv_refclk_clk:25,dev_wkup_porz_sync0_clk_12m_rc_clk:36,dev_wkup_psc0_bus_clk:25,dev_wkup_psc0_bus_slow_clk:25,dev_wkup_psc0_clk:36,dev_wkup_psc0_slow_clk:36,dev_wkup_uart0_bus_fclk_clk:25,dev_wkup_uart0_bus_fclk_clk_parent_clockmux_wkupusart_clk_sel_bus_out0:25,dev_wkup_uart0_bus_fclk_clk_parent_mx_wakeup_gs80_wkup_0_bus_wkup_osc0_clk:25,dev_wkup_uart0_bus_vbusp_clk:25,dev_wkup_uart0_fclk_clk:36,dev_wkup_uart0_fclk_clk_parent_gluelogic_hfosc0_clkout:36,dev_wkup_uart0_fclk_clk_parent_wkupusart_clk_sel_out0:36,dev_wkup_uart0_vbusp_clk:36,dev_wkup_vtm0_bus_fix_ref_clk:25,dev_wkup_vtm0_bus_vbusp_clk:25,dev_wkup_vtm0_fix_ref2_clk:36,dev_wkup_vtm0_fix_ref_clk:36,dev_wkup_vtm0_vbusp_clk:36,devic:[3,4,6,7,8,9,10,11,15,16,17,18,20,24,28,29,30,35,39,40,41,44,48],device_id:24,device_off:24,device_on:24,dies:11,differ:[0,4,7,9,16,17,18,20,28,39],digit:46,direct:[7,25,34,36,45],directli:[0,7,9,10,46,48],directori:17,dirstring_typ:17,disabl:[4,5,7,8,10,11,17,18,24],disable_main_nav_secure_proxi:18,discard:16,discoveri:20,discuss:18,disregard:0,distinguish:[11,17,48],distinguished_nam:17,div2:11,div3:11,div4:11,divid:[4,9,11],dma:[0,10],dma_event_intr:[30,41],dmsc:[2,9,13,16,19,20,21,26,27,28,29,31,37,38,39,40,42,46,48],document:[11,16,20,25,34,36,45,46,48,49,50],doe:[2,4,7,17,20,21,46,48],doesn:6,domain:[5,7],done:[4,10,11],doorbel:9,doubl:18,down:[10,11],drbg:15,driven:11,driver:[0,4,5,7,8,20,24,33],drop:10,dru:[24,31,33],dsi_0_func_intr:41,dsp:[0,5],dss:46,dss_inst0_dispc_func_irq_proc0:41,dss_inst0_dispc_func_irq_proc1:41,dss_inst0_dispc_safety_error_irq_proc0:41,dss_inst0_dispc_safety_error_irq_proc1:41,dss_inst0_dispc_secure_irq_proc0:41,dss_inst0_dispc_secure_irq_proc1:41,dst_host_irq:7,dst_id:7,dst_thread:8,dual:20,due:[0,4,5,11,18,24],durat:11,dure:[10,12,15,17,20,24,48],each:[0,4,7,9,11,13,16,18,20,21,24,27,30,31,38,42,48],earli:24,earliest:24,eas:[25,36],easili:24,ec_curve_:48,ec_curve_brainpool_p256r1:48,ec_curve_brainpool_p256t1:48,ec_curve_brainpool_p320r1:48,ec_curve_brainpool_p320t1:48,ec_curve_brainpool_p384r1:48,ec_curve_brainpool_p384t1:48,ec_curve_brainpool_p512r1:48,ec_curve_brainpool_p512t1:48,ec_curve_explicit:48,ec_curve_n_item:48,ec_curve_prime256v1:48,ec_curve_secp256k1:48,ec_curve_secp384r1:48,ec_curve_secp521r1:48,ec_curve_typ:48,ec_param_maxlen:48,ec_point:48,ec_prime_curve_p:48,ec_privkei:48,ec_pub:48,ec_pubkei:48,ecap_int:41,ecc_intr_err_pend:41,ecdsa:[12,48],effect:[24,46],effici:46,efus:11,egress:[30,41],either:[0,9,10,11],element:[7,9,18,20,21,29,30],elig:[1,50],ellipt:[46,48],elm_porocpsinterrupt_lvl:41,els:46,emailaddress:17,emif:0,emmcsdss_intr:41,emmcss_intr:41,empti:[2,4,5,6,11,15,18,19,20,21],emu_ctrl:10,emu_ctrl_fre:10,emu_ctrl_soft:10,emul:10,enabl:[0,2,4,5,7,8,9,10,11,17,18,20,24],encod:[9,11,17,20],encrypt:[18,20],end:[2,4,10,17,20,24,27,38],end_address:13,endian:[11,17,48],enforc:[11,46,48,49],enough:[14,48],ensur:[0,4,17,18,19],entir:[7,48],entiti:[1,4,5,8,11,18,20,21,28,33,34,39,44,45,50],entitl:0,entri:[9,20],enumer:[17,20,25,36,48],eoe:[10,30,41],epwm_etint:41,epwm_tripzint:41,eqep_int:41,equal:[4,46],equat:48,equival:0,err_level:41,errataid:9,error:[6,9,10,20,24,30,33,34,41,45],esm_int_cfg_lvl:41,esm_int_hi_lvl:41,esm_int_low_lvl:41,especi:24,essenti:[2,4,5,6,11,18,19,20,21],establish:[11,48],etc:[0,6,24],evalu:4,even:[0,9,10,28,39],event:[7,9,10,11,19,20,24,29,30,33],event_pend_intr:[30,41],ever:48,everi:[11,20],everyon:[27,38],evnt_pend:41,exactli:18,exampl:[0,2,5,6,7,17,18,19,20,48],exce:10,exceed:4,except:[2,10,11],exchang:5,exclus:[5,24],exclusive_busi:24,exclusive_devic:24,execut:[4,7,9,11,14,24],exist:[7,8,9,10],expans:8,expect:[0,18,19,48],explain:11,expon:[24,48],expos:48,extend:[4,10,24],extens:[0,16,48,49],extern:[4,10,14,16,19,31,33,48],extra:[4,48],extract:46,extrem:[2,11,20],facilit:48,fact:5,factor:18,fail:[4,5,11,13,16,24,46],failur:[0,4,11,13,20],famili:[4,5,11,20,48,50],far:[2,7],fast:[11,24],faster:20,fault:18,fdepth:[10,24],fdq0:24,fdq1:24,fdq2:24,fdq3:24,featur:[7,18,20],fenc:[18,20],fetch:[2,10,24],few:[0,17],field:[0,4,5,7,8,11,13,16,18,20,24],fieldvalid:17,fifo:10,fill:[16,17,48],filter:24,find:4,finer:4,fip:[15,46],firewal:[0,2,3,7,8,9,10,18,20,24,35],firmwar:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50],first:[0,11,14,20,48,49],fit:14,fix:[18,19,20,21],flag:[4,5,7,8,9,10,17,20,46,48],flagsvalid:17,flat:[19,21],flow:[24,30,33,41],flow_id:10,flow_index:10,flowid_cnt:10,flowid_start:10,flush:11,fly:7,follow:[0,2,7,9,10,11,13,16,17,18,19,20,21,24,25,36,46,48,49],forc:11,form:[20,27,38,48],format:[0,8,11,16,17,18,19,20,21],formula:9,forward:4,found:[4,20,24],foundat:[14,46],fraction:18,framework:17,free:[7,10,11],freed:[7,8],freq_hz:4,frequenc:[0,4,19,24],from:[0,2,4,5,7,8,9,11,13,15,16,17,18,19,20,21,24,25,27,29,33,36,38,40,41,46,48,49],ftbool:18,full:[2,4,5,6,11,14,17,18,19,20,21],fulli:[8,48],fundament:46,further:[16,34,45,48],futur:[0,8,14,17,18,24,48],fwl_id:13,gate:20,gcfg:[10,24],gen_ign_bootvector:11,gen_level:41,gener:[1,5,7,8,9,10,12,13,24,30,31,33,41,46,48,50],generic_debug:24,get:[0,2,4,5,19,24],get_clock_par:4,get_processor_config:11,get_processor_control:11,get_processor_wake_reason:11,get_reset_cfg:[9,10,24],gevi:[31,33],gevt:42,gic500ss_main_0:34,gic:[29,33],gic_output_waker_gic_pwr0_wake_request:41,give:11,given:[4,48],glitch:[11,19],global:[7,9,24,30,33,41,48],global_ev:7,goal:0,goe:11,going:11,gov:46,gpio:[20,29,33],gpio_bank:41,gpiomux_intrtr0:40,gpmc_sinterrupt:41,gpu_0:[27,28,34,38,39,45],gpu_1:[28,34],grant:[7,9,10],granular:[11,24,25,36],greater:[4,9,10,20,46],group:[20,46,48],gtc_push_ev:41,guarante:[4,20,24,48],guid:[11,20,27,38],guidelin:20,had:[0,11],halt:11,hand:11,handl:[5,7,10,11,17,24,27,38],handler:24,handover_processor:11,handshak:5,happen:0,hard:11,hardwar:[0,2,4,5,9,10,11,16,48],has:[0,4,5,7,10,11,14,15,16,19,20,21,24,25,31,36,42],hash:[12,17,46,48,49],have:[0,2,4,7,8,11,18,19,20,24,25,27,33,36,38,46],hdr:[2,4,5,6,7,8,9,10,11,12,13,14,15,18,19,20,21],header:[1,2,4,5,6,7,8,9,10,11,12,13,14,15,19,20,21,50],help:11,henc:0,here:[11,25,36],heterogen:0,hex:17,hidden:17,hierarchi:18,high:[2,9,10,18,19,20,21,31,33],high_prior:[34,45],higher:[11,14,46],highli:[18,19],hlo:7,hold:[4,11,46,48],holder:17,hole:18,host:[0,2,4,5,7,8,9,10,11,12,13,14,17,18,20,24,27,29,30,31,32,34,35,38,40,41,42,43,45,46,48],host_cfg:20,host_cfg_entri:20,host_hierarchi:21,host_hierarchy_entri:21,host_id:[11,20,21,32,43],host_id_al:[20,28],host_system_error:41,how:[5,10,11,14,17,24,48],howev:[0,5,9,11,16,18,19,24,25,36],hpb_intr:41,hsm:48,html:46,http:[17,46],huge:24,human:[2,24],hw_key_hide_flag:17,hypervisor:9,hypothet:[4,11],i2023:9,i2c2:0,i3c__int:41,ia0:[31,33],ia1:[31,33],ia_global_ev:24,ia_id:7,ia_vint:24,ia_vint_status_bit:24,icss:[5,28],icssg0:[29,31,33],icssg1:[29,31,33],icssg2:[29,31,33],icssg:[27,39],icssg_0:[28,34,39,45],icssg_1:[28,34],icssg_2:[28,34],identif:[28,34,39,45],identifi:[0,4,5,7,11,17,20,24,27,35,38,48],ids:24,iec:17,ietf:46,ignor:[4,5,9,10,24,48],imag:[48,49],image_address_hi:11,image_address_lo:11,image_s:11,images:17,immedi:[6,18,19,24],impact:[11,24],implement:[0,2,4,5,6,7,9,11,18,19,20,21,25,36,46],impli:[0,11,19,25,27,36,38],improv:20,inact:18,incap:7,includ:[0,4,5,15,17,48],inclus:20,incom:[25,36],increas:[9,20,49],independ:[0,2,5,11,19,21,46],index:[7,9,10,12,13,14,20,24,30,31,40,41,42,46,48],indic:[0,2,4,5,8,9,10,11,12,13,14,16,17,24,28,39,48],individu:[9,10,48],infifo_level:41,info:[2,10,13,24,48],inform:[2,4,5,7,8,9,10,11,15,17,20,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,48],infrastructur:2,ingroup_level:41,init:[20,24],initalvector:17,initi:[0,2,14,15,17,19,20,21,24,48,49],initialvector:17,inject:48,input:[4,7,10,20,24,25,29,30,31,33,36,40,41,42,46,48,49],input_hi:12,input_lo:12,insecur:18,insert:0,insid:24,instal:6,instanc:[0,11],instead:[0,4,20,48,49],instrument:[0,17],insur:5,int_mcrc_intr:30,intact:0,intaggr_vintr_pend:41,integ:[17,48],integ_check:0,integr:[18,20,21,48,49],intend:[2,7,28,39],intent:[0,13],intention:18,interact:[0,2,11],interconnect:[17,27,38],interest:[24,48],interfac:[0,3,11,15,24],intermedi:10,intern:[4,7,9,10,11,13,14,15,20,27,38,46,48],interpret:[0,4,10,17,24,50],interrupt:[0,7,11,24,29,30,33,35],intput:20,intr:41,intr_224:45,intr_225:45,intr_226:45,intr_227:45,intr_64:45,intr_65:45,intr_66:45,intr_67:45,intr_done_level:41,intr_pend:41,intr_spi:41,intr_wwd:41,introduc:48,introduct:50,invalid:[4,10,17,18,20,24,30,33,41],invalid_st:24,invas:11,invoc:11,invok:[5,11,15,19,46],involv:[11,16],invovl:11,io_tbu0_ras_intr:41,ir_input:24,ir_output:24,irq:[3,5,9,10,20,24,33,34,35,41,45],irq_dst_host_irq:24,irq_dst_id:24,irq_global_ev:24,irq_ia_id:24,irq_ia_init:24,irq_ia_map_vint:24,irq_ia_unmap_vint:24,irq_init:24,irq_ir_cfg:24,irq_ir_clr:24,irq_ir_init:24,irq_releas:24,irq_secondary_host:24,irq_set:24,irq_src_id:24,irq_src_index:24,irq_vint:24,irq_vint_status_bit_index:24,isc:[0,9],island:[28,39],iso:17,isol:[5,18,19],issu:[4,6],item:48,iter:[9,11],iterationcnt:17,itm:[18,24],its:[0,4,9,10,14,17],itself:11,itu:17,j721e:50,j721e_dev_a72ss0:[36,37],j721e_dev_a72ss0_core0:[36,37],j721e_dev_a72ss0_core1:[36,37],j721e_dev_aasrc0:[36,37,41],j721e_dev_atl0:[36,37],j721e_dev_board0:[36,37],j721e_dev_c66ss0_core0:[36,37,40,44],j721e_dev_c66ss0_introuter0:[36,37],j721e_dev_c66ss1_core0:[36,37,40,44],j721e_dev_c66ss1_introuter0:[36,37],j721e_dev_c71ss0:[36,37],j721e_dev_c71ss0_mma:[36,37],j721e_dev_cmpevent_intrtr0:[36,37],j721e_dev_compute_cluster0_cfg_wrap:[36,37],j721e_dev_compute_cluster0_clec:[36,37,40,41,44],j721e_dev_compute_cluster0_core_cor:[36,37],j721e_dev_compute_cluster0_ddr32ss_emif0_ew:[36,37],j721e_dev_compute_cluster0_debug_wrap:[36,37],j721e_dev_compute_cluster0_divh2_divh0:37,j721e_dev_compute_cluster0_divp_tft0:37,j721e_dev_compute_cluster0_dmsc_wrap:[36,37],j721e_dev_compute_cluster0_en_msmc_domain:[36,37],j721e_dev_compute_cluster0_gic500ss:[36,37,40,44],j721e_dev_compute_cluster0_pbist_wrap:[36,37],j721e_dev_compute_cluster_j7es_tb_vdc_main_0:[37,41],j721e_dev_cpsw0:[36,37,40,41,44],j721e_dev_cpt2_aggr0:[36,37],j721e_dev_cpt2_aggr1:[36,37],j721e_dev_cpt2_aggr2:[36,37],j721e_dev_csi_psilss0:[36,37],j721e_dev_csi_rx_if0:[36,37,41],j721e_dev_csi_rx_if1:[36,37,41],j721e_dev_csi_tx_if0:[36,37,41],j721e_dev_dcc0:[36,37,41],j721e_dev_dcc10:[36,37,41],j721e_dev_dcc11:[36,37,41],j721e_dev_dcc12:[36,37,41],j721e_dev_dcc1:[36,37,41],j721e_dev_dcc2:[36,37,41],j721e_dev_dcc3:[36,37,41],j721e_dev_dcc4:[36,37,41],j721e_dev_dcc5:[36,37,41],j721e_dev_dcc6:[36,37,41],j721e_dev_dcc7:[36,37,41],j721e_dev_dcc8:[36,37,41],j721e_dev_dcc9:[36,37,41],j721e_dev_ddr0:[36,37,41],j721e_dev_debugss_wrap0:[36,37],j721e_dev_decoder0:[36,37,41],j721e_dev_dmpac0_sde_0:[36,37],j721e_dev_dmpac_top_main_0:37,j721e_dev_dmsc_wkup_0:37,j721e_dev_dphy_rx0:[36,37],j721e_dev_dphy_rx1:[36,37],j721e_dev_dphy_tx0:[36,37],j721e_dev_dss0:[36,37,41],j721e_dev_dss_dsi0:[36,37,41],j721e_dev_dss_edp0:[36,37,41],j721e_dev_ecap0:[36,37,41],j721e_dev_ecap1:[36,37,41],j721e_dev_ecap2:[36,37,41],j721e_dev_ehrpwm0:[36,37,41],j721e_dev_ehrpwm1:[36,37,41],j721e_dev_ehrpwm2:[36,37,41],j721e_dev_ehrpwm3:[36,37,41],j721e_dev_ehrpwm4:[36,37,41],j721e_dev_ehrpwm5:[36,37,41],j721e_dev_elm0:[36,37,41],j721e_dev_emif_data_0_vd:37,j721e_dev_encoder0:[36,37,41],j721e_dev_eqep0:[36,37,41],j721e_dev_eqep1:[36,37,41],j721e_dev_eqep2:[36,37,41],j721e_dev_esm0:[36,37,40,41,44],j721e_dev_fss_mcu_0:37,j721e_dev_gpio0:[36,37,41],j721e_dev_gpio1:[36,37,41],j721e_dev_gpio2:[36,37,41],j721e_dev_gpio3:[36,37,41],j721e_dev_gpio4:[36,37,41],j721e_dev_gpio5:[36,37,41],j721e_dev_gpio6:[36,37,41],j721e_dev_gpio7:[36,37,41],j721e_dev_gpiomux_intrtr0:[36,37],j721e_dev_gpmc0:[36,37,41],j721e_dev_gpu0_gpu_0:[36,37],j721e_dev_gpu0_gpucore_0:37,j721e_dev_gtc0:[36,37,41],j721e_dev_i2c0:[36,37,41],j721e_dev_i2c1:[36,37,41],j721e_dev_i2c2:[36,37,41],j721e_dev_i2c3:[36,37,41],j721e_dev_i2c4:[36,37,41],j721e_dev_i2c5:[36,37,41],j721e_dev_i2c6:[36,37,41],j721e_dev_i3c0:[36,37,41],j721e_dev_j7_lascar_gpu_wrap_main_0:37,j721e_dev_k3_c66_corepac_main_0:37,j721e_dev_k3_c66_corepac_main_1:37,j721e_dev_led0:[36,37],j721e_dev_main2mcu_lvl_intrtr0:[36,37],j721e_dev_main2mcu_pls_intrtr0:[36,37],j721e_dev_main2wkupmcu_vd:37,j721e_dev_mcan0:[36,37,41],j721e_dev_mcan10:[36,37,41],j721e_dev_mcan11:[36,37,41],j721e_dev_mcan12:[36,37,41],j721e_dev_mcan13:[36,37,41],j721e_dev_mcan1:[36,37,41],j721e_dev_mcan2:[36,37,41],j721e_dev_mcan3:[36,37,41],j721e_dev_mcan4:[36,37,41],j721e_dev_mcan5:[36,37,41],j721e_dev_mcan6:[36,37,41],j721e_dev_mcan7:[36,37,41],j721e_dev_mcan8:[36,37,41],j721e_dev_mcan9:[36,37,41],j721e_dev_mcasp0:[36,37,41],j721e_dev_mcasp10:[36,37,41],j721e_dev_mcasp11:[36,37,41],j721e_dev_mcasp1:[36,37,41],j721e_dev_mcasp2:[36,37,41],j721e_dev_mcasp3:[36,37,41],j721e_dev_mcasp4:[36,37,41],j721e_dev_mcasp5:[36,37,41],j721e_dev_mcasp6:[36,37,41],j721e_dev_mcasp7:[36,37,41],j721e_dev_mcasp8:[36,37,41],j721e_dev_mcasp9:[36,37,41],j721e_dev_mcspi0:[36,37,41],j721e_dev_mcspi1:[36,37,41],j721e_dev_mcspi2:[36,37,41],j721e_dev_mcspi3:[36,37,41],j721e_dev_mcspi4:[36,37,41],j721e_dev_mcspi5:[36,37,41],j721e_dev_mcspi6:[36,37,41],j721e_dev_mcspi7:[36,37,41],j721e_dev_mcu_adc0:[36,37,41],j721e_dev_mcu_adc1:[36,37,41],j721e_dev_mcu_cpsw0:[36,37,40,41,44],j721e_dev_mcu_cpt2_aggr0:[36,37],j721e_dev_mcu_dcc0:[36,37,41],j721e_dev_mcu_dcc1:[36,37,41],j721e_dev_mcu_dcc2:[36,37,41],j721e_dev_mcu_esm0:[36,37,41],j721e_dev_mcu_fss0_fsas_0:[36,37,41],j721e_dev_mcu_fss0_hyperbus1p0_0:[36,37,41],j721e_dev_mcu_fss0_ospi_0:[36,37,41],j721e_dev_mcu_fss0_ospi_1:[36,37,41],j721e_dev_mcu_i2c0:[36,37,41],j721e_dev_mcu_i2c1:[36,37,41],j721e_dev_mcu_i3c0:[36,37,41],j721e_dev_mcu_i3c1:[36,37,41],j721e_dev_mcu_mcan0:[36,37,41],j721e_dev_mcu_mcan1:[36,37,41],j721e_dev_mcu_mcspi0:[36,37,41],j721e_dev_mcu_mcspi1:[36,37,41],j721e_dev_mcu_mcspi2:[36,37,41],j721e_dev_mcu_navss0_intaggr_0:[36,37,40,42,44],j721e_dev_mcu_navss0_intr_router_0:[36,37],j721e_dev_mcu_navss0_mcrc_0:[36,37,41],j721e_dev_mcu_navss0_modss:[36,37],j721e_dev_mcu_navss0_proxy_0:[36,37],j721e_dev_mcu_navss0_ringacc_0:[36,37,41,42,44],j721e_dev_mcu_navss0_udmap_0:[36,37,41,42,44],j721e_dev_mcu_navss0_udmass:[36,37],j721e_dev_mcu_r5fss0_core0:[36,37,40,44],j721e_dev_mcu_r5fss0_core1:[36,37,40,44],j721e_dev_mcu_rti0:[36,37],j721e_dev_mcu_rti1:[36,37],j721e_dev_mcu_sa2_ul0:[36,37,41],j721e_dev_mcu_timer0:[36,37,41],j721e_dev_mcu_timer1:[36,37,41],j721e_dev_mcu_timer2:[36,37,41],j721e_dev_mcu_timer3:[36,37,41],j721e_dev_mcu_timer4:[36,37,41],j721e_dev_mcu_timer5:[36,37,41],j721e_dev_mcu_timer6:[36,37,41],j721e_dev_mcu_timer7:[36,37,41],j721e_dev_mcu_timer8:[36,37,41],j721e_dev_mcu_timer9:[36,37,41],j721e_dev_mcu_uart0:[36,37,41],j721e_dev_mlb0:[36,37,41],j721e_dev_mmcsd0:[36,37,41],j721e_dev_mmcsd1:[36,37,41],j721e_dev_mmcsd2:[36,37,41],j721e_dev_navss0_cpts_0:[36,37,41],j721e_dev_navss0_dti_0:[36,37],j721e_dev_navss0_intr_router_0:[36,37],j721e_dev_navss0_mailbox_0:[36,37,41],j721e_dev_navss0_mailbox_10:[36,37,41],j721e_dev_navss0_mailbox_11:[36,37,41],j721e_dev_navss0_mailbox_1:[36,37,41],j721e_dev_navss0_mailbox_2:[36,37,41],j721e_dev_navss0_mailbox_3:[36,37,41],j721e_dev_navss0_mailbox_4:[36,37,41],j721e_dev_navss0_mailbox_5:[36,37,41],j721e_dev_navss0_mailbox_6:[36,37,41],j721e_dev_navss0_mailbox_7:[36,37,41],j721e_dev_navss0_mailbox_8:[36,37,41],j721e_dev_navss0_mailbox_9:[36,37,41],j721e_dev_navss0_mcrc_0:[36,37,41],j721e_dev_navss0_modss:[36,37],j721e_dev_navss0_modss_intaggr_0:[36,37,42,44],j721e_dev_navss0_modss_intaggr_1:[36,37,42,44],j721e_dev_navss0_proxy_0:[36,37],j721e_dev_navss0_ringacc_0:[36,37,41,42,44],j721e_dev_navss0_spinlock_0:[36,37],j721e_dev_navss0_tbu_0:[36,37,41],j721e_dev_navss0_tcu_0:[36,37,41],j721e_dev_navss0_timermgr_0:[36,37],j721e_dev_navss0_timermgr_1:[36,37],j721e_dev_navss0_udmap_0:[36,37,41,42,44],j721e_dev_navss0_udmass:[36,37],j721e_dev_navss0_udmass_intaggr_0:[36,37,40,42,44],j721e_dev_navss0_virtss:[36,37],j721e_dev_navss512l_main_0:[36,37,40,41,42,44],j721e_dev_navss_mcu_j7_mcu_0:[37,42],j721e_dev_pcie0:[36,37,41,44],j721e_dev_pcie1:[36,37,41,44],j721e_dev_pcie2:[36,37,41,44],j721e_dev_pcie3:[36,37,41,44],j721e_dev_pru_icssg0:[36,37,40,41,44],j721e_dev_pru_icssg1:[36,37,40,41,44],j721e_dev_psc0:[36,37],j721e_dev_pulsar_sl_main_0:[36,37],j721e_dev_pulsar_sl_main_1:[36,37],j721e_dev_pulsar_sl_mcu_0:[36,37],j721e_dev_r5fss0_core0:[36,37,40,44],j721e_dev_r5fss0_core1:[36,37,40,44],j721e_dev_r5fss0_introuter0:[36,37],j721e_dev_r5fss1_core0:[36,37,40,44],j721e_dev_r5fss1_core1:[36,37,40,44],j721e_dev_r5fss1_introuter0:[36,37],j721e_dev_rti0:[36,37],j721e_dev_rti15:[36,37],j721e_dev_rti16:[36,37],j721e_dev_rti1:[36,37],j721e_dev_rti24:[36,37,41],j721e_dev_rti25:[36,37,41],j721e_dev_rti28:[36,37],j721e_dev_rti29:[36,37],j721e_dev_rti30:[36,37],j721e_dev_rti31:[36,37],j721e_dev_sa2_ul0:[36,37,41],j721e_dev_serdes_10g0:[36,37],j721e_dev_serdes_16g0:[36,37],j721e_dev_serdes_16g1:[36,37],j721e_dev_serdes_16g2:[36,37],j721e_dev_serdes_16g3:[36,37],j721e_dev_stm0:[36,37],j721e_dev_timer0:[36,37,41],j721e_dev_timer10:[36,37,41],j721e_dev_timer11:[36,37,41],j721e_dev_timer12:[36,37,41],j721e_dev_timer13:[36,37,41],j721e_dev_timer14:[36,37,41],j721e_dev_timer15:[36,37,41],j721e_dev_timer16:[36,37,41],j721e_dev_timer17:[36,37,41],j721e_dev_timer18:[36,37,41],j721e_dev_timer19:[36,37,41],j721e_dev_timer1:[36,37,41],j721e_dev_timer2:[36,37,41],j721e_dev_timer3:[36,37,41],j721e_dev_timer4:[36,37,41],j721e_dev_timer5:[36,37,41],j721e_dev_timer6:[36,37,41],j721e_dev_timer7:[36,37,41],j721e_dev_timer8:[36,37,41],j721e_dev_timer9:[36,37,41],j721e_dev_timesync_intrtr0:[36,37],j721e_dev_uart0:[36,37,41],j721e_dev_uart1:[36,37,41],j721e_dev_uart2:[36,37,41],j721e_dev_uart3:[36,37,41],j721e_dev_uart4:[36,37,41],j721e_dev_uart5:[36,37,41],j721e_dev_uart6:[36,37,41],j721e_dev_uart7:[36,37,41],j721e_dev_uart8:[36,37,41],j721e_dev_uart9:[36,37,41],j721e_dev_ufs0:[36,37,41],j721e_dev_usb0:[36,37,41],j721e_dev_usb1:[36,37,41],j721e_dev_vpac_top_main_0:37,j721e_dev_vpfe0:[36,37,41],j721e_dev_wkup_ddpa0:[36,37],j721e_dev_wkup_esm0:[36,37,40,41,44],j721e_dev_wkup_gpio0:[36,37,41],j721e_dev_wkup_gpio1:[36,37,41],j721e_dev_wkup_gpiomux_intrtr0:[36,37],j721e_dev_wkup_i2c0:[36,37,41],j721e_dev_wkup_porz_sync0:[36,37],j721e_dev_wkup_psc0:[36,37],j721e_dev_wkup_uart0:[36,37,41],j721e_dev_wkup_vtm0:[36,37,41],j721e_dev_wkupmcu2main_vd:37,j7_main_sec_mmr_main_0:43,j7_mcu_sec_mmr_mcu_0:43,jitter:4,jtag:[17,18],judgement:11,judici:20,just:[11,28,39],keep:[0,2,5,20,24],kei:[0,3,16,17,18,19,20,47,49,50],kek:17,kept:4,key_index:[12,14],key_len_byt:14,key_usag:48,keyston:15,keystor:[3,12,16,46,47,50],keystore_:48,keystore_hi:14,keystore_key_cfg:48,keystore_key_import_status_ok:48,keystore_lo:14,keystore_num_askeys_max:48,keystore_num_skeys_max:48,keystore_skey_key_len:48,keystore_st:48,keystore_usage_flags_all_open:48,knob:[11,16],know:[0,2,4],knowledg:0,known:[8,20,48],l2_access_latency_valu:11,l2_pipeline_latency_valu:11,l2flush_don:11,l2flushreq:11,lack:[0,4],larg:46,larger:[4,46],last:[5,7,11,17,48],latenc:11,later:[2,7,48],layer:[0,23,50],layout:0,least:[11,48],leav:0,left:24,leftmost:46,legal:10,length:[0,14,15,16,17,20,46,48,49],less:[4,46],let:[2,11],level:[0,11,17,19,20,21,29,33,46],levi:[31,33],like:[5,6,11,16,46],limit:[0,4,11,16,18,20,48],line:[5,7,14,17],link:[2,28,31,39,42],linux:0,list:[0,9,10,11,13,16,20,24,29,30,48,49],littl:[11,48],load:[2,5,11,49],local:[9,24,33],local_rm_boardcfg:20,locat:[0,8,9,10,11,12,14,17,18,19,20,21,32,43,46,49],lock:17,lockstep:11,lockstep_permit:11,log2:9,log:[11,24],logic:11,longer:11,look:0,loop:11,lost:5,low:[0,2,5,9,10,18,19,20,21],low_prior:[34,45],lower:[11,12,14,17,24],lowest:0,lpsc:24,lsb:[0,9,16,20],machin:[24,28,39],macro:48,made:[4,14,18,20,28,39,46],magic:[18,20,21],mai:[0,4,10,11,14,17,19,28,39,46,48],main2mcu:[20,29,33],main2mcu_lvl_intrtr0:40,main2mcu_pls_intrtr0:40,main:[18,19,20,21,28,29,30,31,33,39],main_0_c6x_0_nonsecur:38,main_0_c6x_0_secur:38,main_0_c6x_1_nonsecur:38,main_0_c6x_1_secur:38,main_0_c7x_0_nonsecur:38,main_0_c7x_0_secur:38,main_0_icssg_0:38,main_0_r5_0:[39,45],main_0_r5_0_nonsecur:38,main_0_r5_0_secur:38,main_0_r5_1:[39,45],main_0_r5_1_nonsecur:38,main_0_r5_1_secur:38,main_0_r5_2:[39,45],main_0_r5_3:[39,45],main_1_r5_0:[39,45],main_1_r5_0_nonsecur:38,main_1_r5_0_secur:38,main_1_r5_1:[39,45],main_1_r5_1_nonsecur:38,main_1_r5_1_secur:38,main_1_r5_2:[39,45],main_1_r5_3:[39,45],main_isolation_en:18,main_isolation_hostid:18,maintain:[0,46,48],major:[0,2,18,24],make:[0,4,7,9,10,11,14,17,20,21],manag:[2,4,13,14,17,18,22,25,26,27,28,29,30,31,36,37,38,39,40,41,42,48,50],mandatori:[0,21,28,34,39,45],mandatorili:14,mani:[4,5,10,11,19,24],manipul:7,manner:[0,13],manual:[5,11],map:[7,8,9,10,20,24,25,31,36],mark:[0,4,11,21,25,29,31,36,40,42],maskabl:11,master:[0,11,21],match:[4,11,18,20,46,48],max:4,max_cpu_cor:17,max_freq_hz:4,maximum:[0,4,9,10,16,18,20,48],mcanss_ext_ts_rollover_lvl_int:41,mcanss_mcan_lvl_int:41,mcrc:[31,33],mcu:[18,20,21,28,29,30,31,33,39],mcu_0_r5_0:[39,45],mcu_0_r5_1:[39,45],mcu_0_r5_2:[39,45],mcu_0_r5_3:[39,45],mcu_armss0_cpu0:34,mcu_armss0_cpu1:34,mcu_navss0_intaggr_0:42,mcu_navss0_intr_router_0:40,mcu_navss0_ringacc_0:42,mcu_navss0_udmap_0:42,mcu_r5fss0_core0:[43,45],mcu_r5fss0_core1:[43,45],mcu_sec_mmr0:32,mdio_pend:41,mean:[2,5,11,17,18,20,24],meant:[4,11],meanwhil:2,mechan:[0,10,14,20],medium:10,mek:[14,48,49],member:[17,21],memori:[0,2,12,13,14,18,19,20,21,28,39,46,48,49],messag:[1,11,24,25,26,29,30,31,34,36,37,40,41,42,45,46,49,50],metadata:48,mevi:[31,33],mevt:42,micro:11,might:[4,11,15,28,39],milli:11,min:4,min_freq_hz:4,mind:[2,5,28,39],minim:9,minimum:[4,11],minor:[2,18,24,49],mirror:48,misconfigur:18,mismatch:18,mlbss_mlb_ahb_int:41,mlbss_mlb_int:41,mmr:33,mmu:[0,11],mod:48,mode:[0,9,10,11,24,48,49],modifi:[4,5,9,16,24,26,31,37,42,49],modss:[31,33],modul:[0,10,15,18,24,46,48],module_get:24,module_put:24,modulu:[46,48],moment:8,monitor:[24,30,31,41,42],monolith:10,monoton:5,more:[10,17,20,24,27,38,46],most:[4,9,16,20],mount:[25,36],move:[17,19],mpk:[14,49],mpu:[0,18],msb:[0,9,16,46,48],msd:24,msg_device_sw_state_auto_off:5,msg_device_sw_state_on:5,msg_flag_clock_allow_freq_chang:4,msg_param_dev_clk_id:24,msg_param_v:24,msg_receiv:24,msmc0:31,msmc:[18,31,33],msmc_cache_s:[2,18],msmc_end_high:2,msmc_end_low:2,msmc_start_high:2,msmc_start_low:2,multi:4,multicast:33,multipl:[0,4,5,20,24,48,49],multiplex:7,multipli:4,must:[0,2,4,5,7,8,9,10,11,13,14,15,16,17,18,19,20,21,46,48,49],mux:[4,25,36],n_permission_reg:13,nack:[4,12,13,14,20,46],nak:[0,4,5,11,18],name:[4,5,7,8,9,10,11,12,13,14,15,17,24,25,26,28,29,30,31,32,33,34,36,37,39,40,41,42,43,44,45],natur:0,nav:[18,30],nav_id:[8,9,10],navig:[0,7,8,9,10,29,33,35],navss0_intr_router_0:40,navss0_modss_intaggr_0:42,navss0_modss_intaggr_1:42,navss0_ringacc_0:42,navss0_udmap_0:42,navss0_udmass_intaggr_0:42,navss:[13,24,31],navss_main_cpsw9_rx:42,navss_main_cpsw9_tx:42,navss_main_csi_rx:42,navss_main_csi_tx:42,navss_main_dmpac_tc0_cc_rx:42,navss_main_dmpac_tc0_cc_tx:42,navss_main_icssg0_rx:42,navss_main_icssg0_tx:42,navss_main_icssg1_rx:42,navss_main_icssg1_tx:42,navss_main_msmc0_rx:42,navss_main_msmc0_tx:42,navss_main_pdma_main_aasrc_rx:42,navss_main_pdma_main_aasrc_tx:42,navss_main_pdma_main_debug_ccmcu_rx:42,navss_main_pdma_main_debug_mainc66_rx:42,navss_main_pdma_main_mcan_rx:42,navss_main_pdma_main_mcan_tx:42,navss_main_pdma_main_mcasp_g0_rx:42,navss_main_pdma_main_mcasp_g0_tx:42,navss_main_pdma_main_mcasp_g1_rx:42,navss_main_pdma_main_mcasp_g1_tx:42,navss_main_pdma_main_misc_g0_rx:42,navss_main_pdma_main_misc_g0_tx:42,navss_main_pdma_main_misc_g1_rx:42,navss_main_pdma_main_misc_g1_tx:42,navss_main_pdma_main_misc_g2_rx:42,navss_main_pdma_main_misc_g2_tx:42,navss_main_pdma_main_misc_g3_rx:42,navss_main_pdma_main_misc_g3_tx:42,navss_main_pdma_main_usart_g0_rx:42,navss_main_pdma_main_usart_g0_tx:42,navss_main_pdma_main_usart_g1_rx:42,navss_main_pdma_main_usart_g1_tx:42,navss_main_pdma_main_usart_g2_rx:42,navss_main_pdma_main_usart_g2_tx:42,navss_main_saul0_rx:42,navss_main_saul0_tx:42,navss_main_udmap0_rx:42,navss_main_udmap0_tx:42,navss_main_vpac_tc0_cc_rx:42,navss_main_vpac_tc0_cc_tx:42,navss_main_vpac_tc1_cc_rx:42,navss_main_vpac_tc1_cc_tx:42,navss_mcu_pdma_adc_rx:42,navss_mcu_pdma_adc_tx:42,navss_mcu_pdma_cpsw0_rx:42,navss_mcu_pdma_cpsw0_tx:42,navss_mcu_pdma_mcu0_rx:42,navss_mcu_pdma_mcu0_tx:42,navss_mcu_pdma_mcu1_rx:42,navss_mcu_pdma_mcu1_tx:42,navss_mcu_pdma_mcu2_rx:42,navss_mcu_pdma_mcu2_tx:42,navss_mcu_saul0_rx:42,navss_mcu_saul0_tx:42,navss_mcu_udmap0_rx:42,navss_mcu_udmap0_tx:42,necessari:[11,24,46],need:[0,2,7,8,9,11,16,17,18,19,20,48,49],newer:4,next:[0,48],nich:20,nist:46,nistpub:46,nmfi_en:11,nobmp:17,non:[1,7,9,10,11,15,17,20,27,28,38,39,50],none:[18,27,38],nor:46,norepli:17,normal:[2,4,5,6,7,8,9,10,11,13,17,18,19,20,21],notat:17,note:[4,7,11,16,24,25,32,36,43,46,48],notif:[2,18,19,20,21],notifi:[2,34,45],notify_resp:[34,45],now:17,nrbg:15,num:4,num_match_iter:11,num_par:4,num_parents32:4,num_resourc:20,num_wait_iter:11,number:[0,2,3,4,5,7,8,9,10,11,13,16,18,20,24,34,45,46,48],number_of_bytes_in_stream:48,nvlpub:46,obsolet:48,obtain:17,occup:9,occur:[7,10,11,16,24],ocmc:[18,20,21],oct:17,octet:17,oes_reg_index:24,ofc:19,off:[4,5,11,14,24],offer:0,offici:19,offset:[10,11,24,31],often:0,oid:17,old:4,older:4,onc:[4,5,15,16,20,24],one:[4,9,11,15,16,18,20,25,36,46,48],onli:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,46,48,49],onto:18,open:[17,20,48],oper:[0,4,5,8,10,11,13,14,16,17,19,20,24,46,48,49],option:[0,4,7,9,11,16,17,18,19,21,25,36],optionawl:10,order:[5,9,10,11,14,18,19,20,21,24,46,48,49],order_id:9,org:46,organ:[25,36],origin:[0,4,9],osal:24,ospi_lvl_intr:41,otfa_intr_err_pend:41,otgirq:41,other:[4,5,7,9,11,15,17,18,20,21,24,48,49],otherwis:[0,4,10,20,46],ouput:30,out:[5,11,49],outfifo_level:41,outgo:[7,25,36],outgroup_level:41,output:[4,7,10,15,17,20,24,25,30,36,41,46,48,49],outsid:0,over:[0,11,19,24],overal:[5,11,18,20],overhead:11,overlap:[20,29,31,40,42],overrid:11,overwit:10,overwrit:10,own:[4,8,9,10,11,14,18,20,27,38,46,48],owner:[8,9,20,24,27,38,48],owner_index:13,owner_permission_bit:13,owner_privid:13,ownership:[11,13,48],pack:[14,48],packet:[10,24],pad:[46,48,49],pair:[12,24],param:48,paramet:[0,2,4,5,6,11,12,13,14,15,16,18,19,20,21,25,26,31,33,36,37,42,46,48],parent32:4,parent:[4,24,25,36],pars:24,parser:17,part:[9,10,11,17,20,24,31,42],parti:10,particular:[25,26,36,37,48],partit:[14,24,48],pass:[5,7,9,10,14,17,18,19,20,21,46],patch:[2,24],patch_vers:2,path:[4,34,45],paus:[10,24],payload:[0,16,17,48,49],pcie_cpts_comp:41,pcie_cpts_genf0:41,pcie_cpts_hw1_push:41,pcie_cpts_pend:41,pcie_cpts_sync:41,pcie_downstream_puls:41,pcie_error_puls:41,pcie_flr_puls:41,pcie_hot_reset_puls:41,pcie_legacy_puls:41,pcie_link_state_puls:41,pcie_local_level:41,pcie_phy_level:41,pcie_ptm_valid_puls:41,pcie_pwr_state_puls:41,pd_get:24,pd_init:24,pd_put:24,pdf:46,pdma:[7,31],peer:24,pend:5,pend_intr:[30,41],per:[0,9,10,11,18,20,24,25,36,46],perf_ctrl:10,perf_ctrl_timeout_cnt:10,perform:[7,8,9,10,11,13,14,16,17,20,24,46,48],peripher:[7,19,20,35],permiss:[9,13,27,38,48],permit:[11,18,26,28,29,30,32,33,34,37,39,40,41,43,44,45],perspect:[0,25,36],physic:[2,10,11,18,19,20,21,32,43],pick:17,piec:2,pin:19,pinmux:19,pipelin:11,pk_type_ec:48,pk_type_rsa:48,pka:[46,48],pkc:46,place:[0,4,7,8,10,11,12,14,17,18,19,20,21,46],placement:0,plain:[11,18,20],plaintext:[12,46,48],pleas:[5,11,14,16,17,18,20,48,49],pll:19,pmmc:4,point:[2,16,19,24,48],pointer:[9,10,18,19,20,21],pointrpend:41,polic:[0,11],poll:[4,7,16],pool:11,popul:[0,14,20,48,49],port:[16,17],portion:[19,20,21],possibl:[2,4,5,9,11,20,46],post:[7,20,24],potenti:24,power:[5,11,18,22,25,26,36,37,50],powerdomain:24,pr1_edc0_sync0_out:41,pr1_edc0_sync1_out:41,pr1_edc1_sync0_out:41,pr1_edc1_sync1_out:41,pr1_host_intr_pend:41,pr1_host_intr_req:41,pr1_iep0_cmp_intr_req:41,pr1_iep1_cmp_intr_req:41,pr1_rx_sof_intr_req:41,pr1_tx_sof_intr_req:41,pre:[14,20],precaut:18,preclud:20,predetermin:48,prefix:0,prepar:0,prepend:0,present:[0,2,4,10,16,24,46],preserv:17,presum:18,prevent:[5,11,19,20],previous:11,primari:[0,20,21,48],prime:[18,20,48],print:24,prior:[4,5,7,11,24],prioriti:[0,10,18,20,24],priv:[13,27,38],privat:[12,46,49],private_kei:48,privileg:[17,27,38],probabl:11,proc_access_list:21,proc_access_mast:21,proc_access_secondari:21,proc_auth_load_config:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50],proc_id:11,process:[0,2,4,5,7,9,10,11,13,18,20,21,28,33,34,39,44,45,48,49],processor:[0,3,7,10,17,20,28,29,30,34,35,39,40,41,45],processor_access_list:21,processor_acl_list:21,processor_id:[11,21],product:19,profil:18,program:[0,4,5,7,8,9,10,13,17,24,48],programm:9,programmed_st:[4,5],progress:24,prompt:17,proper:[0,19],properli:[19,24,48],protect:[48,49],protocol:[1,10,50],provid:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,48],provis:[14,47,50],proxi:[0,7,8,10,13,18,20,24,35,42],psc:24,pseudo:4,psi:[0,3,10,24],psil:8,psil_dru_dst_offset:24,psil_dst_thread:24,psil_init:24,psil_pair:24,psil_read:24,psil_src_thread:24,psil_src_thread_p:24,psil_thread:24,psil_thread_cfg_reg_addr:24,psil_thread_cfg_reg_val_hi:24,psil_thread_cfg_reg_val_lo:24,psil_thread_dis:24,psil_thread_en:24,psil_to:10,psil_to_tout:10,psil_to_tout_cnt:10,psil_unpair:24,psil_writ:24,psinfo:24,psuedo:4,pub:46,public_curve_point:48,public_kei:48,puls:[29,33],pulsar:[29,33],pulsar_0:[27,38],pulsar_1:[27,38],purpos:[11,17,24,28,31,33,39],put:[14,24],qmode:9,qos:10,queri:[0,4,13,20],question:13,queue:[0,2,4,5,6,7,8,9,10,11,12,13,14,18,19,20,21,24],quickli:15,quietli:10,quirk:0,r5_0:[28,34,39],r5_1:[28,34,39],r5_2:[28,34],r5_3:[28,34],r5_cl0_c0:32,r5_cl0_c1:32,r5fss0_core0:[43,45],r5fss0_core1:[43,45],r5fss0_introuter0:40,r5fss1_core0:[43,45],r5fss1_core1:[43,45],r5fss1_introuter0:40,ra_init:24,ram:[2,11],random:[3,17,48,49],randomstr:17,rang:[2,4,9,10,16,18,24,28,29,31,33,42,44],range_num:20,range_start:20,rapidli:4,rare:4,rat:11,rat_exp_intr:41,rate:[4,11],rather:4,rational:11,rchan_rflow_rng:33,read:[2,9,10,11,15,16,24,27,34,38,45],readabl:[2,24,25,36],readi:[2,11],real:[4,7,8,9,10,20],reason:[6,9,11,18,46],reboot:[6,24],rec_intr_pend:41,recei:10,receipt:[19,21],receiv:[0,2,4,18,19,20,21,24,30,31,33,41,42],recept:20,recommend:[18,19,20,46],reconfigur:[9,18,19],record:9,recov:11,recoveri:[6,11,21],reduc:[19,20,21,46],ref:[8,9,10,16,20],refer:[4,5,10,11,14,20,27,38,48,49],referenc:0,refil:15,refresh:0,regard:[0,5,10],regardless:4,region:[8,10,24,33],regist:[0,7,9,10,11,13,16,17,20,24,31,33],regular:[18,20],reject:[10,18,20,29,31,40,42],rel:4,relationship:2,releas:[0,5,29,30,40,41,48],release_processor:11,relev:[11,17,48],relinquish:11,reloc:2,remain:[2,4,16,19,48],remaind:46,remot:8,remov:[10,18],repeat:16,replac:17,report:[11,24],repres:[4,20,24,25,26,28,29,30,32,33,34,36,37,39,40,41,43,44,45,46,48],represent:[17,46],req:17,req_distinguished_nam:17,request:[2,4,5,6,7,8,12,13,14,15,18,19,20,21,24,31,42,46],request_processor:11,requir:[0,4,5,7,9,11,13,14,16,17,18,19,20,21,24,31,42,46,48,49],requisit:4,resasg:20,resasg_entri:20,resasg_entries_s:20,resasg_firewall_cfg:24,resasg_fwl_ch:24,resasg_fwl_id:24,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group0_from_c66ss0_introuter0:44,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group1_from_c66ss0_introuter0:44,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group2_from_c66ss0_introuter0:44,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group3_from_c66ss0_introuter0:44,resasg_subtype_c66ss0_core0_c66_event_in_sync_irq_group4_from_c66ss0_introuter0:44,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group0_from_c66ss1_introuter0:44,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group1_from_c66ss1_introuter0:44,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group2_from_c66ss1_introuter0:44,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group3_from_c66ss1_introuter0:44,resasg_subtype_c66ss1_core0_c66_event_in_sync_irq_group4_from_c66ss1_introuter0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_cmpevent_intrtr0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group1_from_navss0_intr_router_0:44,resasg_subtype_compute_cluster0_clec_soc_events_in_irq_group2_from_navss0_intr_router_0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_cmpevent_intrtr0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group1_from_navss0_intr_router_0:44,resasg_subtype_compute_cluster0_gic500ss_spi_irq_group2_from_navss0_intr_router_0:44,resasg_subtype_cpsw0_cpts_hw1_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw5_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw6_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw7_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_cpsw0_cpts_hw8_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_esm0_esm_pls_event0_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_esm0_esm_pls_event1_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_esm0_esm_pls_event2_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_gic_irq_comp_evt:33,resasg_subtype_gic_irq_main_gpio:33,resasg_subtype_gic_irq_main_nav_set0:33,resasg_subtype_gic_irq_main_nav_set1:33,resasg_subtype_gic_irq_wkup_gpio:33,resasg_subtype_global_event_gevt:44,resasg_subtype_global_event_mevt:44,resasg_subtype_global_event_sevt:44,resasg_subtype_global_event_trigg:44,resasg_subtype_ia_vint:44,resasg_subtype_icssg0_irq_main_gpio:33,resasg_subtype_icssg0_irq_main_nav:33,resasg_subtype_icssg1_irq_main_gpio:33,resasg_subtype_icssg1_irq_main_nav:33,resasg_subtype_main_nav_mcrc_levi:33,resasg_subtype_main_nav_modss_ia0_sevi:33,resasg_subtype_main_nav_modss_ia0_vint:33,resasg_subtype_main_nav_modss_ia1_sevi:33,resasg_subtype_main_nav_modss_ia1_vint:33,resasg_subtype_main_nav_ra_ring_gp:33,resasg_subtype_main_nav_ra_ring_udmap_rx:33,resasg_subtype_main_nav_ra_ring_udmap_tx:33,resasg_subtype_main_nav_udmap_gcfg:33,resasg_subtype_main_nav_udmap_invalid_flow_o:33,resasg_subtype_main_nav_udmap_rx_chan:33,resasg_subtype_main_nav_udmap_rx_flow_common:33,resasg_subtype_main_nav_udmap_rx_hchan:33,resasg_subtype_main_nav_udmap_trigg:33,resasg_subtype_main_nav_udmap_tx_chan:33,resasg_subtype_main_nav_udmap_tx_echan:33,resasg_subtype_main_nav_udmap_tx_hchan:33,resasg_subtype_main_nav_udmass_ia0_gevi:33,resasg_subtype_main_nav_udmass_ia0_mevi:33,resasg_subtype_main_nav_udmass_ia0_sevi:33,resasg_subtype_main_nav_udmass_ia0_vint:33,resasg_subtype_mcu_cpsw0_cpts_hw3_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_mcu_cpsw0_cpts_hw4_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_mcu_nav_mcrc_levi:33,resasg_subtype_mcu_nav_ra_ring_gp:33,resasg_subtype_mcu_nav_ra_ring_udmap_rx:33,resasg_subtype_mcu_nav_ra_ring_udmap_tx:33,resasg_subtype_mcu_nav_udmap_gcfg:33,resasg_subtype_mcu_nav_udmap_invalid_flow_o:33,resasg_subtype_mcu_nav_udmap_rx_chan:33,resasg_subtype_mcu_nav_udmap_rx_flow_common:33,resasg_subtype_mcu_nav_udmap_rx_hchan:33,resasg_subtype_mcu_nav_udmap_trigg:33,resasg_subtype_mcu_nav_udmap_tx_chan:33,resasg_subtype_mcu_nav_udmap_tx_hchan:33,resasg_subtype_mcu_nav_udmass_ia0_gevi:33,resasg_subtype_mcu_nav_udmass_ia0_mevi:33,resasg_subtype_mcu_nav_udmass_ia0_sevi:33,resasg_subtype_mcu_nav_udmass_ia0_vint:33,resasg_subtype_mcu_navss0_intaggr_0_intaggr_levi_pend_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_lvl_intrtr0:44,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_main2mcu_pls_intrtr0:44,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_mcu_navss0_intr_router_0:44,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_mcu_r5fss0_core0_intr_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_lvl_intrtr0:44,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_main2mcu_pls_intrtr0:44,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_mcu_navss0_intr_router_0:44,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_mcu_r5fss0_core1_intr_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_msmc_dru:33,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_cmpevent_intrtr0:44,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_navss0_udmass_intaggr_0_intaggr_levi_pend_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw1_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw3_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw4_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw5_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw6_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw7_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_navss512l_main_0_cpts0_hw8_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pcie0_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pcie1_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pcie2_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pcie3_pcie_cpts_hw2_push_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg0_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg0_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg0_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg0_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg0_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_pru_icssg0_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_pru_icssg0_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_pru_icssg1_pr1_edc0_latch0_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg1_pr1_edc0_latch1_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg1_pr1_edc1_latch0_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg1_pr1_edc1_latch1_in_irq_group0_from_timesync_intrtr0:44,resasg_subtype_pru_icssg1_pr1_iep0_cap_intr_req_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_pru_icssg1_pr1_iep1_cap_intr_req_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_pru_icssg1_pr1_slv_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_pulsar_c0_irq_main2mcu_lvl:33,resasg_subtype_pulsar_c0_irq_main2mcu_pl:33,resasg_subtype_pulsar_c0_irq_mcu_nav:33,resasg_subtype_pulsar_c0_irq_wkup_gpio:33,resasg_subtype_pulsar_c1_irq_main2mcu_lvl:33,resasg_subtype_pulsar_c1_irq_main2mcu_pl:33,resasg_subtype_pulsar_c1_irq_mcu_nav:33,resasg_subtype_pulsar_c1_irq_wkup_gpio:33,resasg_subtype_r5fss0_core0_intr_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_r5fss0_core0_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_r5fss0_core0_intr_irq_group0_from_r5fss0_introuter0:44,resasg_subtype_r5fss0_core1_intr_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_r5fss0_core1_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_r5fss0_core1_intr_irq_group0_from_r5fss0_introuter0:44,resasg_subtype_r5fss1_core0_intr_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_r5fss1_core0_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_r5fss1_core0_intr_irq_group0_from_r5fss1_introuter0:44,resasg_subtype_r5fss1_core1_intr_irq_group0_from_gpiomux_intrtr0:44,resasg_subtype_r5fss1_core1_intr_irq_group0_from_navss0_intr_router_0:44,resasg_subtype_r5fss1_core1_intr_irq_group0_from_r5fss1_introuter0:44,resasg_subtype_ra_error_o:44,resasg_subtype_ra_gp:44,resasg_subtype_ra_udmap_rx:44,resasg_subtype_ra_udmap_rx_h:44,resasg_subtype_ra_udmap_rx_uh:44,resasg_subtype_ra_udmap_tx:44,resasg_subtype_ra_udmap_tx_ext:44,resasg_subtype_ra_udmap_tx_h:44,resasg_subtype_ra_udmap_tx_uh:44,resasg_subtype_ra_virtid:44,resasg_subtype_udmap_global_config:44,resasg_subtype_udmap_invalid_flow_o:44,resasg_subtype_udmap_rx_chan:44,resasg_subtype_udmap_rx_flow_common:44,resasg_subtype_udmap_rx_hchan:44,resasg_subtype_udmap_rx_uhchan:44,resasg_subtype_udmap_tx_chan:44,resasg_subtype_udmap_tx_echan:44,resasg_subtype_udmap_tx_hchan:44,resasg_subtype_udmap_tx_uhchan:44,resasg_subtype_wkup_esm0_esm_pls_event0_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_wkup_esm0_esm_pls_event1_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subtype_wkup_esm0_esm_pls_event2_irq_group0_from_wkup_gpiomux_intrtr0:44,resasg_subytpe_main_nav_ra_error_o:33,resasg_subytpe_main_nav_ra_virtid:33,resasg_subytpe_mcu_nav_ra_error_o:33,resasg_subytpe_mcu_nav_ra_virtid:33,resasg_type_gic_irq:33,resasg_type_icssg0_irq:33,resasg_type_icssg1_irq:33,resasg_type_icssg2_irq:33,resasg_type_main_nav_mcrc:33,resasg_type_main_nav_modss_ia0:33,resasg_type_main_nav_modss_ia1:33,resasg_type_main_nav_ra:33,resasg_type_main_nav_udmap:33,resasg_type_main_nav_udmass_ia0:33,resasg_type_mcu_nav_mcrc:33,resasg_type_mcu_nav_ra:33,resasg_type_mcu_nav_udmap:33,resasg_type_mcu_nav_udmass_ia0:33,resasg_type_msmc:33,resasg_type_pulsar_c0_irq:33,resasg_type_pulsar_c1_irq:33,resasg_utyp:24,resasg_validate_brdcfg_list:24,resasg_validate_host:24,resasg_validate_res_num:24,resasg_validate_res_start:24,resasg_validate_resourc:24,resend:16,resent:16,reserv:[0,2,4,5,9,10,11,17,19,20,21,24,29,31,40,42,48],reset:[3,4,5,10,11,16,17,24,49],reset_cfg:10,resetvec:17,resid:7,resouc:[29,31],resourc:[2,5,13,18,19,22,26,27,28,29,31,35,37,38,40,42,50],resource_get:24,resource_get_range_num:24,resource_get_range_start:24,resource_get_subtyp:24,resource_get_typ:24,respond:[2,4],respons:[2,4,5,6,8,11,12,13,14,15,16,18,19,20,21,24,34,45,46,48],responsbl:10,rest:[0,11],restor:11,restrict:[10,24,48],result:[0,4,7,9,10],retent:[4,5,24],retention_get:24,retention_put:24,retri:10,retriev:[2,5,9,10,13,15,20,24],reus:17,rev:20,revers:4,review:16,revis:[10,20,21,49],rfc8017:46,rflowfwstat:10,rflowfwstat_pend:10,rgx:39,right:20,ring:[0,3,7,10,18,20,24,30,33,41],ring_ba_hi:9,ring_ba_lo:9,ring_ba_lo_hi:24,ring_ba_lo_lo:24,ring_configur:24,ring_count_hi:24,ring_count_lo:24,ring_get_cfg:24,ring_mod:24,ring_mon_cfg:[9,24],ring_mon_cfg_respons:9,ring_monitor_mod:24,ring_monitor_queu:24,ring_monitor_sourc:24,ring_oes_get:24,ring_oes_set:24,ring_orderid:24,ring_siz:[9,24],ring_validate_index:24,ring_virtid:24,ringacc:9,ringacc_control:9,ringacc_data0:9,ringacc_data1:9,ringacc_occ_j:9,ringacc_queu:9,rm_boardcfg:20,rm_core_init:24,rm_init:24,rng:15,rng_out:15,rng_read_len:15,rng_req_len:15,role:18,rollback:[17,49],rom:[17,19],root:[0,18,20,48],round:18,rout:[20,24,29,30,40,41],router:[0,7,20],rsa_key_e_maxlen:48,rsa_key_n_maxlen:48,rsa_key_pq_maxlen:48,rsa_privkei:48,rsa_pub:48,rsa_pubkei:48,rsdv2:17,rsdv3:17,rsvd1:17,rsvd2:17,rsvd3:17,rsvd:0,rto:0,rule:[0,17],run:[2,4,7,16],runtim:[3,20,24,48,49],rwcd:[27,38],rwd:[27,38],rx_atyp:10,rx_burst_siz:10,rx_ch_index:10,rx_chan:42,rx_chan_typ:10,rx_desc_typ:10,rx_dest_qnum:10,rx_dest_tag_hi:10,rx_dest_tag_hi_sel:10,rx_dest_tag_lo:10,rx_dest_tag_lo_sel:10,rx_einfo_pres:10,rx_error_handl:10,rx_fdq0_sz0_qnum:10,rx_fdq0_sz1_qnum:10,rx_fdq0_sz2_qnum:10,rx_fdq0_sz3_qnum:10,rx_fdq1_qnum:10,rx_fdq1_sz0_qnum:10,rx_fdq2_qnum:10,rx_fdq2_sz0_qnum:10,rx_fdq3_qnum:10,rx_fdq3_sz0_qnum:10,rx_fetch_siz:10,rx_hchan:42,rx_ignore_long:10,rx_ignore_short:10,rx_orderid:10,rx_pause_on_err:10,rx_prioriti:10,rx_ps_locat:10,rx_psinfo_pres:10,rx_qo:10,rx_sched_prior:10,rx_size_thresh0:10,rx_size_thresh1:10,rx_size_thresh2:10,rx_size_thresh:10,rx_size_thresh_en:10,rx_sop_offset:10,rx_src_tag_hi:10,rx_src_tag_hi_sel:10,rx_src_tag_lo:10,rx_src_tag_lo_sel:10,rx_uhchan:42,rxcq_qnum:10,s32:48,sa2:0,sa_ul_pka:41,sa_ul_trng:41,safe:19,salt:17,same:[0,5,7,9,16,20,21,24,28,39,48],sane:11,satisfi:4,saul0:31,save:[9,14],scalabl:20,scale:18,scaling_factor:18,scaling_profil:18,scan:11,scenario:11,schedul:[10,20,24],scheme:46,sci:[0,12,13,14,18,19,21,24],scope:0,sdbg_debug_ctrl:17,sdk:0,sec1:46,sec:[16,46],sec_boot_ctrl:17,sec_debug_core_sel:17,sec_x509_cert_doc_debug_extens:16,secg:46,second:[11,20],secondari:[7,20,24],secondary_host:[7,20],secproxi:18,secreci:46,secret:17,section:[0,9,10,11,12,14,17,20,25,27,31,36,38,42,46,48,49],secur:[1,2,4,5,6,7,8,9,10,11,12,13,14,18,19,20,22,26,27,28,35,37,38,39,46,47,48,50],see:[2,4,5,9,10,11,16,17,20,24,34,45,48],select:[4,9,18,24,46],selector:[10,24],self:[0,11],send:[0,2,4,9,10,18,19,20,21,24],sender:[0,46],sensor:0,sent:[0,2,4,18,19,20,21,24],separ:[0,9,11,18,19,20,21],seq:0,sequenc:[0,2,7,8,9,10,17],seri:48,serv:18,servic:[0,3,14,20,47,48,50],set:[0,2,4,5,6,9,10,16,17,18,20,21,24,29,30,40,41,46,48],set_clock_freq:4,set_clock_par:4,set_devic:5,set_local_reset:24,set_processor_config:[11,17],set_processor_control:11,set_processor_suspend_readi:11,setup:[4,11],sever:2,sevi:[31,33],sevt:42,sgx544:28,sha2:[17,49],shall:11,share:[2,5,7,20],shatyp:17,shavalu:17,shortest:7,should:[0,4,7,11,16,17,24,32,43,48],show:[17,48],shown:[17,48],shutdown:11,sign:[14,16,18,20,47,50],signal:[29,30,41],signatur:16,signature_hi:12,signature_lo:12,signature_r_hi:12,signature_r_lo:12,signature_s_hi:12,signature_s_lo:12,signific:48,significand:24,similar:11,similarli:4,simpl:13,simutan:18,sinc:[0,5,7,11,18,31,42],singl:[7,10,20,24],size:[2,9,11,16,17,18,19,20,21,24,46,48],size_byt:9,sizeof:18,skei:48,skey_cfg:48,skey_statu:48,slave:0,sleep:0,slightli:5,slot:[27,38,46,48],small:[4,48],smpk:17,snapshot:4,soc:[1,2,4,5,7,8,9,10,11,16,17,18,19,20,21,24,26,28,29,30,31,32,33,34,37,39,40,41,42,43,44,45,48,50],soc_doc_am6_public_host_desc_host_list:18,soc_events_in_64:45,soc_events_in_65:45,soc_events_in_66:45,soc_events_in_67:45,soc_events_in_68:45,soc_events_in_69:45,soc_events_in_70:45,soc_events_in_71:45,soc_events_in_72:45,soc_events_in_732:45,soc_events_in_733:45,soc_events_in_734:45,soc_events_in_735:45,soc_events_in_73:45,soc_events_out_level:41,soc_phys_addr_t:13,softwar:[2,6,16,18,20,49],some:[4,5,7,9,10,11,14,18,26,28,31,37,39,42,48,49],sop:24,sort:20,sourc:[4,5,7,8,9,10,24,25,29,33,35,36,40],special:[5,25,36,48],specif:[0,2,4,5,7,8,9,10,17,18,20,24,31,42,46,48,50],specifi:[7,8,9,10,11,13,16,17,18,20,24,25,26,28,36,37,39,46,48],spectrum:4,spi_64:45,spi_65:45,spi_66:45,spi_67:45,spi_68:45,spi_69:45,spi_70:45,spi_71:45,spi_72:45,spi_732:45,spi_733:45,spi_734:45,spi_735:45,spi_73:45,split:11,spread:4,sproxi:[34,45],sproxy_priv:[27,38],sram:[2,18,20,21],src:7,src_id:7,src_index:7,src_tag:10,src_thread:8,ss_device_id:24,ssc:4,ssclk_mode_div_clk_mode_valu:11,stabil:0,stabl:11,stage:11,stai:5,standalon:[19,20,21],standard:[0,8,9,10,11,19,20,21,24,31,33,46],standbywfil2:11,start:[2,5,10,11,13,17,20,24,27,38],start_address:13,start_resourc:20,startup:[2,11,13,20],starvat:10,stat_pend:41,state:[0,2,4,5,9,11,14,24],state_on:5,state_retent:5,statu:[7,9,10,24,28,39,46,48],status_flags_1:11,status_flags_1_clr_all_wait:11,status_flags_1_clr_any_wait:11,status_flags_1_set_all_wait:11,status_flags_1_set_any_wait:11,step:[9,16,48,49],still:[0,4,19,20],stop:11,storag:[14,20],store:[0,4,10,14,19,21,48],str:2,stream:48,strength:46,string:[2,17,24,48,49],strongli:19,struct:[0,2,4,5,6,8,9,10,11,12,13,14,15,17,18,19,20,21,48],structu:48,structur:[11,14,17],sub:2,sub_vers:2,subdivid:19,subhdr:[18,20,21],subject:[7,14],suboptim:19,subordin:[9,10],subsequ:[14,16,48],substructur:20,subsystem:[0,7,8,9,10,19,20,24,25,26,35,36,37],subtyp:[20,24,33,44],subvers:24,succe:[4,18],succeed:0,succes:13,success:[0,4,5,7,11,12,16,17,46,48,49],successfulli:[13,14],suffic:4,superstructur:18,supervisor:[7,8,9,10,18,21],supervisor_host_id:21,supervisori:21,suppli:[25,36,46],support:[0,4,10,11,15,17,18,20,24,46,48,49],suppress:[10,24],sure:[7,10,11,20],suspend:11,swrev:17,swrv:17,symmetr:48,synchron:9,syntax:17,sysfw:[11,17],sysfw_boot_seq:17,sysfw_image_integr:17,sysfw_image_load:17,sysfw_vers:24,system:[1,2,3,4,5,7,8,9,10,11,12,13,14,15,16,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50],sz0:24,sz1:24,sz2:24,sz3:24,tabl:[0,7,9,10,17,18,25,27,29,30,36,38],taddr:8,tag:[10,24],take:[7,8,9,18,19,20,24,27,29,30,31,38,40,41,42],taken:[0,19],target:[4,16,17,24,49],target_freq_hz:4,task:[9,18],tcm_rstbase:11,tcu_cmd_sync_ns_intr:41,tcu_cmd_sync_s_intr:41,tcu_event_q_ns_intr:41,tcu_event_q_s_intr:41,tcu_global_ns_intr:41,tcu_global_s_intr:41,tcu_ras_intr:41,te_init:11,tear:10,teardown:[10,24],technic:[5,11],technolog:17,temporari:48,termin:[4,20,29],test_image_enc_iv:17,test_image_enc_r:17,test_image_key_derive_index:17,test_image_key_derive_salt:17,test_image_length:17,test_image_sha512:17,texa:[0,17],text:[18,20],than:[4,9,10,20,46],thei:[0,4,9,10,20,24,46],them:[24,25,36],themselv:[11,40],theorit:16,therefor:[8,9,18,20],therm_lvl_gt_th1_intr:41,therm_lvl_gt_th2_intr:41,therm_lvl_lt_th0_intr:41,thermal:0,thi:[0,2,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,40,41,42,43,44,45,46,48,49],thing:[7,28,39],those:2,though:[19,28,39],thrd_id:8,thread:[0,24],three:[13,19],threshold:[9,24,34,45],through:[1,7,8,9,10,20,46,48,50],throughout:24,thu:[7,18,20],thumb:11,ti_enc_info:17,ti_load_info:17,till:19,time:[5,7,8,9,10,11,16,19,20,21,27,38,48],timedout:11,timeout:[10,11],timer_pwm:41,timesync_intrtr0:40,tisci:[1,17,24,25,26,27,29,30,31,36,37,38,40,41,42,49],tisci_head:[0,2,4,5,6,8,9,10,11,12,13,14,15,18,19,20,21],tisci_msg_:0,tisci_msg_board_config:[18,19,20,24],tisci_msg_board_config_pm:[18,19],tisci_msg_board_config_pm_req:19,tisci_msg_board_config_pm_resp:19,tisci_msg_board_config_req:18,tisci_msg_board_config_resp:18,tisci_msg_board_config_rm:20,tisci_msg_board_config_rm_req:20,tisci_msg_board_config_rm_resp:20,tisci_msg_board_config_secur:21,tisci_msg_board_config_security_req:21,tisci_msg_board_config_security_resp:21,tisci_msg_boot_notification_req:2,tisci_msg_boot_notification_resp:2,tisci_msg_flag_:0,tisci_msg_flag_ack:0,tisci_msg_flag_aop:0,tisci_msg_flag_clock_allow_freq_chang:4,tisci_msg_flag_clock_allow_ssc:4,tisci_msg_flag_clock_input_term:4,tisci_msg_flag_clock_ssc_act:4,tisci_msg_flag_device_exclus:5,tisci_msg_flag_device_reset_iso:5,tisci_msg_flag_device_wake_en:5,tisci_msg_flag_reserved0:0,tisci_msg_fwl_change_owner_info_req:13,tisci_msg_fwl_change_owner_info_resp:13,tisci_msg_fwl_get_firewall_region_req:13,tisci_msg_fwl_get_firewall_region_resp:13,tisci_msg_fwl_set_firewall_region_req:13,tisci_msg_fwl_set_firewall_region_resp:13,tisci_msg_get_clock_parent_req:4,tisci_msg_get_clock_parent_resp:4,tisci_msg_get_clock_req:4,tisci_msg_get_clock_resp:4,tisci_msg_get_device_req:5,tisci_msg_get_device_resp:5,tisci_msg_get_freq_req:4,tisci_msg_get_freq_resp:4,tisci_msg_get_num_clock_parents_req:4,tisci_msg_get_num_clock_parents_resp:4,tisci_msg_keystore_export_req:14,tisci_msg_keystore_export_resp:14,tisci_msg_keystore_gen_skey_from_rng_req:14,tisci_msg_keystore_gen_skey_from_rng_resp:14,tisci_msg_keystore_import_req:14,tisci_msg_keystore_import_resp:14,tisci_msg_keystore_writ:48,tisci_msg_keystore_write_req:14,tisci_msg_keystore_write_resp:14,tisci_msg_proc_auth_boot:49,tisci_msg_proc_auth_boot_req:11,tisci_msg_proc_auth_boot_resp:11,tisci_msg_proc_get_status_req:11,tisci_msg_proc_get_status_resp:11,tisci_msg_proc_handover_req:11,tisci_msg_proc_handover_resp:11,tisci_msg_proc_release_req:11,tisci_msg_proc_release_resp:11,tisci_msg_proc_request_req:11,tisci_msg_proc_request_resp:11,tisci_msg_proc_set_config_req:11,tisci_msg_proc_set_config_resp:11,tisci_msg_proc_set_control_req:11,tisci_msg_proc_set_control_resp:11,tisci_msg_proc_status_wait_req:11,tisci_msg_proc_status_wait_resp:11,tisci_msg_query_freq_req:4,tisci_msg_query_freq_resp:4,tisci_msg_receiv:24,tisci_msg_rm_get_resource_rang:20,tisci_msg_rm_get_resource_range_req:20,tisci_msg_rm_get_resource_range_resp:20,tisci_msg_rm_irq_release_req:7,tisci_msg_rm_irq_set_req:7,tisci_msg_rm_psil_read_req:8,tisci_msg_rm_psil_read_resp:8,tisci_msg_rm_psil_write_req:8,tisci_msg_rm_psil_write_resp:8,tisci_msg_rm_ring_cfg_req:9,tisci_msg_rm_ring_mon_cfg_req:9,tisci_msg_rm_ring_mon_cfg_resp:9,tisci_msg_rm_udmap_flow_cfg_req:10,tisci_msg_rm_udmap_flow_get_cfg_req:10,tisci_msg_rm_udmap_flow_get_cfg_resp:10,tisci_msg_rm_udmap_flow_size_thresh_cfg_req:10,tisci_msg_rm_udmap_flow_size_thresh_get_cfg_req:10,tisci_msg_rm_udmap_flow_size_thresh_get_cfg_resp:10,tisci_msg_rm_udmap_gcfg_cfg_req:10,tisci_msg_rm_udmap_gcfg_cfg_resp:10,tisci_msg_rm_udmap_gcfg_get_cfg_req:10,tisci_msg_rm_udmap_gcfg_get_cfg_resp:10,tisci_msg_rm_udmap_rx_ch_cfg_req:10,tisci_msg_rm_udmap_rx_ch_get_cfg_req:10,tisci_msg_rm_udmap_rx_ch_get_cfg_resp:10,tisci_msg_rm_udmap_tx_ch_cfg_req:10,tisci_msg_rm_udmap_tx_ch_get_cfg_req:10,tisci_msg_rm_udmap_tx_ch_get_cfg_resp:10,tisci_msg_sa2ul_pka_ecdsa_sign_req:12,tisci_msg_sa2ul_pka_ecdsa_sign_resp:12,tisci_msg_sa2ul_pka_ecdsa_verify_req:12,tisci_msg_sa2ul_pka_ecdsa_verify_resp:12,tisci_msg_sa2ul_pka_rsa_decrypt_prim_req:12,tisci_msg_sa2ul_pka_rsa_decrypt_prim_resp:12,tisci_msg_sa2ul_pka_rsa_encrypt_prim_req:12,tisci_msg_sa2ul_pka_rsa_encrypt_prim_resp:12,tisci_msg_sa2ul_pka_rsa_sign_prim_req:12,tisci_msg_sa2ul_pka_rsa_sign_prim_resp:12,tisci_msg_sa2ul_pka_rsa_verify_prim_req:12,tisci_msg_sa2ul_pka_rsa_verify_prim_resp:12,tisci_msg_sender_host_id:24,tisci_msg_set_clock_parent_req:4,tisci_msg_set_clock_parent_resp:4,tisci_msg_set_clock_req:4,tisci_msg_set_clock_resp:4,tisci_msg_set_device_req:5,tisci_msg_set_device_resets_req:5,tisci_msg_set_device_resets_resp:5,tisci_msg_set_device_resp:5,tisci_msg_set_freq_req:4,tisci_msg_set_freq_resp:4,tisci_msg_sys_reset_req:6,tisci_msg_sys_reset_resp:6,tisci_msg_value_clock_hw_state_not_readi:4,tisci_msg_value_clock_hw_state_readi:4,tisci_msg_value_clock_sw_state_auto:4,tisci_msg_value_clock_sw_state_req:4,tisci_msg_value_clock_sw_state_unreq:4,tisci_msg_value_device_hw_state_off:5,tisci_msg_value_device_hw_state_on:5,tisci_msg_value_device_hw_state_tran:5,tisci_msg_value_device_sw_state_auto_off:5,tisci_msg_value_device_sw_state_on:5,tisci_msg_value_device_sw_state_retent:5,tisci_msg_value_rm_mon_data0_val_valid:9,tisci_msg_value_rm_mon_data1_val_valid:9,tisci_msg_value_rm_mon_mode_dis:9,tisci_msg_value_rm_mon_mode_push_pop:9,tisci_msg_value_rm_mon_mode_starv:9,tisci_msg_value_rm_mon_mode_threshold:9,tisci_msg_value_rm_mon_mode_valid:9,tisci_msg_value_rm_mon_mode_watermark:9,tisci_msg_value_rm_mon_queue_valid:9,tisci_msg_value_rm_mon_source_valid:9,tisci_msg_value_rm_mon_src_accum_q_s:9,tisci_msg_value_rm_mon_src_elem_cnt:9,tisci_msg_value_rm_mon_src_head_pkt_s:9,tisci_msg_value_rm_udmap_gcfg_emu_ctrl_valid:10,tisci_msg_value_rm_udmap_gcfg_perf_ctrl_valid:10,tisci_msg_value_rm_udmap_gcfg_psil_to_valid:10,tisci_msg_value_rm_udmap_gcfg_rflowfwstat_valid:10,tisci_msg_value_rm_udmap_get_cfg_reg:10,tisci_msg_value_rm_udmap_get_cfg_reset:10,tisci_msg_value_rm_unused_secondary_host:20,tisci_msg_version_req:2,tisci_msg_version_resp:2,tisci_query_msmc_req:2,tisci_query_msmc_resp:2,tisci_rng_get_random_req:15,tisci_rng_get_random_resp:15,tisci_sec_head:0,toler:[4,18],too:[15,46,48],tool:46,top:[11,21],topic:50,total:[9,11],trace:[7,18,50],trace_data_vers:24,trace_dst:18,trace_dst_en:18,trace_dst_itm:18,trace_dst_mem:18,trace_dst_uart0:18,trace_src:18,trace_src_bas:18,trace_src_en:18,trace_src_pm:18,trace_src_rm:18,trace_src_sec:18,trace_src_supr:18,trace_src_us:18,track:0,tradit:0,transact:16,transfer:[0,10,13,46],transit:[5,24],translat:[7,48],transmit:[0,24,30,31,33,41,42],transmitt:0,transport:[1,50],treat:10,treatment:10,tree:[19,21],tremend:0,tri:11,trigger:[7,31,33,42,48],tripl:18,trivial:11,trm:[10,11,13,27,38],truncat:46,trust:[0,16,18,48],tune:[19,21],turn:[5,24],two:[0,11,16,18,20],tx_atyp:10,tx_burst_siz:10,tx_chan:42,tx_chan_typ:10,tx_credit_count:10,tx_echan:42,tx_fetch_siz:10,tx_filt_einfo:10,tx_filt_psword:10,tx_hchan:42,tx_orderid:10,tx_pause_on_err:10,tx_prioriti:10,tx_qo:10,tx_sched_prior:10,tx_supr_tdpkt:10,tx_uhchan:42,txcq_qnum:10,type:[0,2,4,5,6,7,8,9,10,11,12,13,14,15,18,19,20,21,24,31,35,42,46,48],typic:[4,5,6,9,11,28,39],u16:[0,2,7,8,9,10,13,17,18,19,20,21],u32:[0,2,4,5,7,8,9,10,11,12,13,14,15,17,18,19,20,21,24,48],u64:[4,17],uart0:18,uart:[0,24],udma:[7,41,42,46],udma_ch_atyp:24,udma_ch_burst_s:24,udma_ch_cq_qnum:24,udma_ch_fetch_s:24,udma_ch_orderid:24,udma_ch_pause_on_err:24,udma_ch_prior:24,udma_ch_qo:24,udma_ch_sched_prior:24,udma_ch_thread_id:24,udma_ch_typ:24,udma_flow_desc_typ:24,udma_flow_dest_tag_sel:24,udma_flow_rx_dest_qnum:24,udma_flow_rx_einfo_pres:24,udma_flow_rx_error_handl:24,udma_flow_rx_fdq0_sz0_qnum:24,udma_flow_rx_fdq0_sz1_qnum:24,udma_flow_rx_fdq0_sz2_qnum:24,udma_flow_rx_fdq0_sz3_qnum:24,udma_flow_rx_fdq1_qnum:24,udma_flow_rx_fdq2_qnum:24,udma_flow_rx_fdq3_qnum:24,udma_flow_rx_ps_loc:24,udma_flow_rx_psinfo_pres:24,udma_flow_rx_size_thresh_en:24,udma_flow_rx_sop_offset:24,udma_flow_src_tag_sel:24,udma_rx_ch_flow_id_count:24,udma_rx_ch_flow_id_start:24,udma_rx_ch_ignore_long:24,udma_rx_ch_ignore_short:24,udma_tx_ch_credit_count:24,udma_tx_ch_fdepth:24,udma_tx_ch_filt_einfo:24,udma_tx_ch_filt_psword:24,udma_tx_ch_supr_tdpkt:24,udmap0:31,udmap0_cfgstrm_tx:42,udmap0_trstrm_tx:42,udmap:[0,3,7,8,9,20,24,30,31,33],udmap_flow_cfg:24,udmap_flow_get_cfg:[10,24],udmap_flow_get_cfg_respons:10,udmap_flow_size_thresh_get_cfg:10,udmap_flow_size_thresh_get_cfg_respons:10,udmap_flow_sz_cfg:24,udmap_flow_sz_get_cfg:24,udmap_gcfg_cfg:[10,24],udmap_gcfg_cfg_respons:10,udmap_gcfg_get_cfg:[10,24],udmap_gcfg_get_cfg_respons:10,udmap_init:24,udmap_oes_get:24,udmap_oes_set:24,udmap_rx:42,udmap_rx_ch:10,udmap_rx_ch_cfg:24,udmap_rx_ch_get:10,udmap_rx_ch_get_cfg:24,udmap_rx_ch_set_thrd_id:24,udmap_rx_h:42,udmap_rx_uh:42,udmap_tx:42,udmap_tx_ch:10,udmap_tx_ch_cfg:24,udmap_tx_ch_get:10,udmap_tx_ch_get_cfg:24,udmap_tx_ch_set_thrd_id:24,udmap_tx_ext:42,udmap_tx_h:42,udmap_tx_uh:42,udmass:[31,33],ufs_intr:41,uid:17,unawar:0,under:0,underli:4,understand:2,understood:48,unencrypt:48,union:48,uniqu:[16,17,18,20,24,27,33,38,44],unit:[0,18],unknown:10,unless:4,unlock:[14,16,17,48],unmap:[7,24],unpair:24,unsign:[18,20],unsuccess:[16,46],until:[2,7,11,16,19,20,21,24,48,49],unus:[4,7,8,13,20,21,24,48],upon:[12,19,20,21],upper:[12,17,24],upto:11,usabl:31,usag:[0,13,24,46,48],usage_flag:48,usart_irq:41,use:[0,2,5,7,9,10,11,14,17,18,20,21,24,28,29,31,39,40,42,46,48],useabl:28,usecas:[2,4,11,17,18,49],used:[0,2,4,5,6,7,8,9,10,11,13,16,17,18,19,20,21,24,25,28,31,33,36,39,42,46,48,49],useful:24,user:[0,4,6,10,11,14,15,17,18,20,24,25,26,27,36,37,38,46,48],uses:[2,17],using:[7,8,10,11,13,14,16,18,20,24,46,48,49],usual:[0,4,19],utc:[10,24],utc_chan_start:10,utc_ctrl:10,util:[7,8,24],v3_ca:17,valid:[0,2,4,8,11,14,17,18,24,31,42,46,48],valid_param:[7,8,9,10,24],valid_param_hi:24,valid_param_lo:24,valu:[0,2,4,6,7,8,9,10,11,15,16,17,18,20,24,31,42,48,49],vari:[5,11,20],variabl:20,variant:17,variat:0,variou:[0,4,5,11,16,17,21,24,48,49],vector:[11,17,46,48,49],verfic:12,veri:[4,11],verif:12,verifi:[0,8,10,16,17,20,48,49],version:[2,4,18,20,21,24,46],via:[0,2,4,7,8,9,10,11,14,16,18,20,25,26,36,37],view:[4,5],vim:[29,33],vint:[7,31],vint_status_bit_index:7,virt:[9,24,33],virtid:9,virtual:[7,10,20,24,28,33,39],wai:[0,17,24],wait:[15,16,24],wake:5,wake_arm:24,wake_handl:24,wakeup:[11,24,29,33],wakeupss:18,want:6,warm:6,warn:[0,11],well:[0,4,9,16,18,19,20,21,24],were:[10,12,14],wfe:11,wfi:11,what:[4,8,18,46],whatev:0,when:[0,2,4,5,6,7,9,10,11,16,17,18,20,24,46,48,49],whenev:20,where:[4,7,9,10,12,14,16,17,20,27,38,46,49],whether:[0,9,10,17,20,48],which:[4,5,7,8,9,10,11,12,14,17,18,19,20,21,24,25,28,34,36,39,45,46,48],who:[9,10,14,20,48],whose:[8,20],wide:[4,6,9,19,24],width:8,within:[0,4,5,7,8,9,10,11,16,19,20,21,24,29,30,31,40,42],without:[0,4],wkup_gpiomux_intrtr0:40,word:[8,10,15,16,20,24,48],work:10,workaround:[0,9],worst:[11,48],would:[4,11,18,25,36],wrap:[0,9],write:[2,9,10,11,16,24,27,34,38,45,48],writeback:[18,20],written:[8,9,16,24,48],www:[17,46],x509:[3,11,48,49],x509_extens:17,xmit_intr_pend:41,xyz:[25,36],yes:11,yet:[7,16,17],you:0,your:[4,5,11],zero:[0,4,7,9,10,11,13,16,17,20,48,49]},titles:["Brief Introduction to SoC System Control Entity","Chapter 1: Introduction","TISCI General Message API Documentation","Chapter 2: TISCI Message Documentation","TISCI PM Clock API Documentation","TISCI PM Device API Documentation","TISCI PM System Reset API Documentation","Resource Management IRQ TISCI Message Description","Resource Management PSI-L TISCI Message Description","Resource Management Ring Accelerator TISCI Message Description","Resource Management UDMAP TISCI Message Description","Processor Boot Management TISCI Description","Asymmetric Key Services TISCI Description","Firewall TISCI Description","Runtime Keystore TISCI Description","Random Number Generator API","Secure AP Command Interface","Security X509 Certificate Documentation","Board Configuration","Power Management Board Configuration","Resource Management Board Configuration","Security Board Configuration","Chapter 3: Board Configuration","Chapter 4: Interpreting Trace Data","Trace Layer","AM6 Clock Identifiers","AM6 Devices Descriptions","AM6 Firewall Descriptions","AM6 Host Descriptions","AM6 Peripheral IRQ Destination Descriptions","AM6 Peripheral IRQ Source Descriptions","AM6 Navigator Subsystem Descriptions","AM6 Processor Descriptions","AM6 Board Configuration Resource Assignment Type Descriptions","AM6 Secure Proxy Descriptions","Chapter 5: SoC Family Specific Documentation","J721E Clock Identifiers","J721E Devices Descriptions","J721E Firewall Descriptions","J721E Host Descriptions","j721e Peripheral Interrupt Destination Descriptions","j721e Peripheral Interrupt Source Descriptions","j721e Navigator Subsystem Descriptions","J721E Processor Descriptions","j721e Board Configuration Resource Assignment Type Descriptions","J721E Secure Proxy Descriptions","Asymmetric Key Services","Chapter 6: Topic User Guides","Keystore Provisioning","Signing binaries for Secure Boot","TISCI User Guide"],titleterms:{"export":14,"function":[0,18,20],"import":14,"public":48,"return":46,"static":20,IDs:[24,26,28,29,30,31,32,33,37,39,40,41,42,43],Used:[4,5],With:46,a53:11,a72ss0:36,a72ss0_core0:36,a72ss0_core1:36,aasrc0:36,abi:18,acceler:9,access:[11,21],action:24,alloc:[34,45],am6:[25,26,27,28,29,30,31,32,33,34,35],api:[2,4,5,6,11,13,15,18,19,20,21],arm:11,armv8:11,assign:[20,33,44],asymmetr:[12,46],atl0:36,authent:11,avail:0,background:13,base:[27,38,41],baseport:24,bigint:48,binari:49,board0:[25,36],board:[18,19,20,21,22,33,44],boardcfg:18,boardcfg_control:18,boardcfg_dbg_cfg:18,boardcfg_dbg_dst_port:18,boardcfg_dbg_src:18,boardcfg_host_hierarchi:21,boardcfg_msmc:18,boardcfg_pm:19,boardcfg_proc:21,boardcfg_rm:20,boardcfg_rm_host_cfg:20,boardcfg_rm_host_cfg_entri:20,boardcfg_rm_resasg:20,boardcfg_rm_resasg_entri:20,boardcfg_secproxi:18,book:11,boot:[11,17,49],brief:0,buffer:24,c66ss0_core0:36,c66ss0_introuter0:36,c66ss1_core0:36,c66ss1_introuter0:36,c6x:11,c71ss0:36,c71ss0_mma:36,c7x:11,cal0:25,calcul:0,cbass0:25,cbass_debug0:25,cbass_fw0:25,cbass_infra0:25,ccdebugss0:25,certif:17,chang:13,channel:[10,27,31,38,42],chapter:[1,3,22,23,35,47],check:0,clock:[0,4,25,36],cmpevent_intrtr0:[25,36],command:16,compat:4,compil:18,compute_cluster0_cfg_wrap:36,compute_cluster0_clec:36,compute_cluster0_core_cor:36,compute_cluster0_ddr32ss_emif0_ew:36,compute_cluster0_debug_wrap:36,compute_cluster0_dmsc_wrap:36,compute_cluster0_en_msmc_domain:36,compute_cluster0_gic500ss:36,compute_cluster0_pbist_wrap:36,compute_cluster_a53_0:25,compute_cluster_a53_1:25,compute_cluster_a53_2:25,compute_cluster_a53_3:25,compute_cluster_cpac0:25,compute_cluster_cpac1:25,compute_cluster_cpac_pbist0:25,compute_cluster_cpac_pbist1:25,compute_cluster_j7es_tb_vdc_main_0:36,compute_cluster_msmc0:25,compute_cluster_pbist0:25,config:[10,18,19,20,21,48],configur:[4,5,8,9,10,11,13,18,19,20,21,22,24,33,44],consol:18,content:[14,48],control:[0,4,5,11],cpsw0:36,cpt2_aggr0:[25,36],cpt2_aggr1:36,cpt2_aggr2:36,cpt2_probe_vbusm_main_cal0_0:25,cpt2_probe_vbusm_main_dss_2:25,cpt2_probe_vbusm_main_navddrhi_5:25,cpt2_probe_vbusm_main_navddrlo_6:25,cpt2_probe_vbusm_main_navsramhi_3:25,cpt2_probe_vbusm_main_navsramlo_4:25,cpt2_probe_vbusm_mcu_export_slv_0:25,cpt2_probe_vbusm_mcu_fss_s0_2:25,cpt2_probe_vbusm_mcu_fss_s1_3:25,cpt2_probe_vbusm_mcu_sram_slv_1:25,creat:48,csi_psilss0:36,csi_rx_if0:36,csi_rx_if1:36,csi_tx_if0:36,ctrl_mmr0:25,data:[2,4,5,6,8,16,18,19,20,21,23,24,46,48],dcc0:[25,36],dcc10:36,dcc11:36,dcc12:36,dcc1:[25,36],dcc2:[25,36],dcc3:[25,36],dcc4:[25,36],dcc5:[25,36],dcc6:[25,36],dcc7:[25,36],dcc8:36,dcc9:36,ddr0:36,ddrss0:25,debug:[17,18,24],debugss0:25,debugss_wrap0:[25,36],debugsuspendrtr0:25,decoder0:36,decrypt:[12,14,46],definit:11,descript:[7,8,9,10,11,12,13,14,15,26,27,28,29,30,31,32,33,34,37,38,39,40,41,42,43,44,45],design:[18,20,21],destin:[29,31,40,42],detail:[18,20],devic:[0,5,25,26,31,36,37,42],dftss0:25,dmpac0_sde_0:36,dmpac_top_main_0:36,dmsc_wkup_0:36,document:[2,3,4,5,6,17,35],domain:24,dphy_rx0:36,dphy_rx1:36,dphy_tx0:36,dsp:11,dss0:[25,36],dss_dsi0:36,dss_edp0:36,dummy_ip_lpsc_debug2dmsc:25,dummy_ip_lpsc_dmsc:25,dummy_ip_lpsc_emif_data:25,dummy_ip_lpsc_main2mcu:25,dummy_ip_lpsc_mcu2main:25,dummy_ip_lpsc_mcu2main_infra:25,dummy_ip_lpsc_mcu2wkup:25,dummy_ip_lpsc_wkup2main_infra:25,dummy_ip_lpsc_wkup2mcu:25,dure:16,ecap0:[25,36],ecap1:36,ecap2:36,ecc_aggr0:25,ecc_aggr1:25,ecc_aggr2:25,ecdsa:46,efuse0:25,ehrpwm0:[25,36],ehrpwm1:[25,36],ehrpwm2:[25,36],ehrpwm3:[25,36],ehrpwm4:[25,36],ehrpwm5:[25,36],elig:0,elm0:[25,36],emif_data_0_vd:36,encoder0:36,encrypt:[12,14,17,46,48,49],entir:14,entiti:0,entri:21,enumer:[18,21,26,28,29,30,32,33,34,37,39,43,45],eqep0:[25,36],eqep1:[25,36],eqep2:[25,36],esm0:[25,36],event:[31,41,42],exampl:11,extens:17,failur:46,famili:35,featur:0,field:[9,10,17],firewal:[13,27,38],firmwar:[17,18,19,20,21],flag:[0,11],flow:[10,31,42],format:[24,46,48],from:14,fss_mcu_0:36,gener:[0,2,3,11,14,15],get:[9,10,11,13,15,16,20],gic0:25,global:[10,31,42],goal:[18,20],gpio0:[25,36],gpio1:[25,36],gpio2:36,gpio3:36,gpio4:36,gpio5:36,gpio6:36,gpio7:36,gpiomux_intrtr0:[25,36],gpmc0:[25,36],gpu0:25,gpu0_gpu_0:36,gpu0_gpucore_0:36,gs80prg_mcu_wrap_wkup_0:25,gs80prg_soc_wrap_wkup_0:25,gtc0:[25,36],guid:[47,50],handov:11,header:[0,18],hierarchi:21,host:[21,28,39],i2c0:[25,36],i2c1:[25,36],i2c2:[25,36],i2c3:[25,36],i2c4:36,i2c5:36,i2c6:36,i3c0:36,icemelter_wkup_0:25,identifi:[25,36],imag:[11,17],index:4,indic:[31,42],inform:13,initi:13,integr:[0,17],interfac:16,interpret:23,interrupt:[20,31,40,41,42],introduct:[0,1,4,5,7,8,9,10,11,12,14,15,16,17,26,27,28,29,30,31,32,33,34,37,38,39,40,41,42,43,44,45,46,48],irq:[7,29,30],j721e:[35,36,37,38,39,40,41,42,43,44,45],j7_lascar_gpu_wrap_main_0:36,jtag:16,k3_arm_atb_funnel_3_32_mcu_0:25,k3_c66_corepac_main_0:36,k3_c66_corepac_main_1:36,k3_led_main_0:25,keep:11,kei:[12,14,46,48],keystor:[14,48],larg:4,layer:24,led0:36,list:[21,25,27,36,38],load:17,locat:24,macro:[4,5],main2mcu_lvl_intrtr0:[25,36],main2mcu_pls_intrtr0:[25,36],main2wkupmcu_vd:36,main_sec_proxy0:34,manag:[0,3,7,8,9,10,11,19,20,24],mcan0:36,mcan10:36,mcan11:36,mcan12:36,mcan13:36,mcan1:36,mcan2:36,mcan3:36,mcan4:36,mcan5:36,mcan6:36,mcan7:36,mcan8:36,mcan9:36,mcasp0:[25,36],mcasp10:36,mcasp11:36,mcasp1:[25,36],mcasp2:[25,36],mcasp3:36,mcasp4:36,mcasp5:36,mcasp6:36,mcasp7:36,mcasp8:36,mcasp9:36,mcspi0:[25,36],mcspi1:[25,36],mcspi2:[25,36],mcspi3:[25,36],mcspi4:[25,36],mcspi5:36,mcspi6:36,mcspi7:36,mcu_adc0:[25,36],mcu_adc1:[25,36],mcu_armss0:25,mcu_armss0_cpu0:25,mcu_armss0_cpu1:25,mcu_cbass0:25,mcu_cbass_debug0:25,mcu_cbass_fw0:25,mcu_cpsw0:[25,36],mcu_cpt2_aggr0:[25,36],mcu_ctrl_mmr0:25,mcu_dcc0:[25,36],mcu_dcc1:[25,36],mcu_dcc2:[25,36],mcu_debugss0:25,mcu_ecc_aggr0:25,mcu_ecc_aggr1:25,mcu_efuse0:25,mcu_esm0:[25,36],mcu_fss0:25,mcu_fss0_fsas_0:36,mcu_fss0_hyperbus1p0_0:36,mcu_fss0_ospi_0:36,mcu_fss0_ospi_1:36,mcu_i2c0:[25,36],mcu_i2c1:36,mcu_i3c0:36,mcu_i3c1:36,mcu_mcan0:[25,36],mcu_mcan1:[25,36],mcu_mcspi0:[25,36],mcu_mcspi1:[25,36],mcu_mcspi2:[25,36],mcu_msram0:25,mcu_navss0:25,mcu_navss0_intaggr_0:36,mcu_navss0_intr_aggr_0:25,mcu_navss0_intr_router_0:[25,36],mcu_navss0_mcrc0:25,mcu_navss0_mcrc_0:36,mcu_navss0_modss:36,mcu_navss0_proxy0:25,mcu_navss0_proxy_0:36,mcu_navss0_ringacc0:25,mcu_navss0_ringacc_0:36,mcu_navss0_sec_proxy0:25,mcu_navss0_sec_proxy_0:45,mcu_navss0_udmap0:25,mcu_navss0_udmap_0:36,mcu_navss0_udmass:36,mcu_pbist0:25,mcu_pdma0:25,mcu_pdma1:25,mcu_pll_mmr0:25,mcu_psram0:25,mcu_r5fss0_core0:36,mcu_r5fss0_core1:36,mcu_rom0:25,mcu_rti0:[25,36],mcu_rti1:[25,36],mcu_sa2_ul0:36,mcu_sec_mmr0:25,mcu_sec_proxy0:34,mcu_timer0:[25,36],mcu_timer1:[25,36],mcu_timer2:[25,36],mcu_timer3:[25,36],mcu_timer4:36,mcu_timer5:36,mcu_timer6:36,mcu_timer7:36,mcu_timer8:36,mcu_timer9:36,mcu_uart0:[25,36],memori:24,messag:[0,2,3,4,5,6,7,8,9,10,12,13,14,15,18,19,20,21],mlb0:36,mmcsd0:[25,36],mmcsd1:[25,36],mmcsd2:36,monitor:9,msmc:2,mx_efuse_main_chain_main_0:25,mx_efuse_mcu_chain_mcu_0:25,mx_wakeup_reset_sync_wkup_0:25,navig:[31,42],navss0:25,navss0_cpts0:25,navss0_cpts_0:36,navss0_dti_0:36,navss0_intr_router_0:[25,36],navss0_mailbox0_cluster0:25,navss0_mailbox0_cluster10:25,navss0_mailbox0_cluster11:25,navss0_mailbox0_cluster1:25,navss0_mailbox0_cluster2:25,navss0_mailbox0_cluster3:25,navss0_mailbox0_cluster4:25,navss0_mailbox0_cluster5:25,navss0_mailbox0_cluster6:25,navss0_mailbox0_cluster7:25,navss0_mailbox0_cluster8:25,navss0_mailbox0_cluster9:25,navss0_mailbox_0:36,navss0_mailbox_10:36,navss0_mailbox_11:36,navss0_mailbox_1:36,navss0_mailbox_2:36,navss0_mailbox_3:36,navss0_mailbox_4:36,navss0_mailbox_5:36,navss0_mailbox_6:36,navss0_mailbox_7:36,navss0_mailbox_8:36,navss0_mailbox_9:36,navss0_mcrc0:25,navss0_mcrc_0:36,navss0_modss:36,navss0_modss_inta0:25,navss0_modss_inta1:25,navss0_modss_intaggr_0:36,navss0_modss_intaggr_1:36,navss0_proxy0:25,navss0_proxy_0:36,navss0_pvu0:25,navss0_pvu1:25,navss0_ringacc0:25,navss0_ringacc_0:36,navss0_sec_proxy0:25,navss0_sec_proxy_0:45,navss0_spinlock_0:36,navss0_tbu_0:36,navss0_tcu_0:36,navss0_timer_mgr0:25,navss0_timer_mgr1:25,navss0_timermgr_0:36,navss0_timermgr_1:36,navss0_udmap0:25,navss0_udmap_0:36,navss0_udmass:36,navss0_udmass_inta0:25,navss0_udmass_intaggr_0:36,navss0_virtss:36,navss512l_main_0:36,navss_mcu_j7_mcu_0:36,non:[0,41],number:15,object:[2,4,5,6],oldi_tx_core_main_0:25,open:16,option:[10,24],overview:24,owner:13,pair:8,paramet:[7,8,9,10],path:0,pbist0:25,pbist1:25,pcie0:[25,36],pcie1:[25,36],pcie2:36,pcie3:36,pdma0:25,pdma1:25,pdma_debug0:25,per:[34,45],perform:12,peripher:[29,30,40,41],pll_mmr0:25,pllctrl0:25,popul:17,power:[0,3,19,24],previous:14,primit:[12,46],privat:48,procedur:9,processor:[11,21,32,43],protocol:[0,16],provis:48,proxi:[34,45],pru_icssg0:[25,36],pru_icssg1:[25,36],pru_icssg2:25,psc0:[25,36],psi:[8,31,42],psramecc0:25,pulsar_sl_main_0:36,pulsar_sl_main_1:36,pulsar_sl_mcu_0:36,queri:2,r5fss0_core0:36,r5fss0_core1:36,r5fss0_introuter0:36,r5fss1_core0:36,r5fss1_core1:36,r5fss1_introuter0:36,random:15,rang:20,read:8,receiv:[10,16],refer:[17,46],region:[13,27,38],regist:8,releas:[7,11],request:[0,9,10,11],reset:[6,9],resourc:[0,3,7,8,9,10,20,24,33,44],respons:[0,9,10],revis:[17,18],ring:[9,31,42],rng:14,rout:[7,10],rsa:[12,46,48],rsadp:[12,46],rsaep:[12,46],rsasp1:[12,46],rsavp1:[12,46],rti0:[25,36],rti15:36,rti16:36,rti1:[25,36],rti24:36,rti25:36,rti28:36,rti29:36,rti2:25,rti30:36,rti31:36,rti3:25,runtim:14,sa2_ul0:[25,36],sampl:17,sci:20,secur:[0,3,16,17,21,24,34,45,49],sequenc:11,serdes0:25,serdes1:25,serdes_10g0:36,serdes_16g0:36,serdes_16g1:36,serdes_16g2:36,serdes_16g3:36,servic:[12,46],set:[7,11,13],sign:[12,46,48,49],signatur:[12,46],size:10,soc:[0,25,35,36],softwar:17,sourc:[30,31,41,42],specif:[11,35],state:48,statu:11,stm0:[25,36],structur:[2,4,5,6,8,18,19,20,21,48],sub:24,substructur:[18,21],subsystem:[31,42],symmetr:14,system:[0,6,17,18,19,20,21],templat:17,thi:[4,5],thread:[8,31,34,42,45],threshold:10,through:0,time:18,timeout:16,timer0:[25,36],timer10:[25,36],timer11:[25,36],timer12:36,timer13:36,timer14:36,timer15:36,timer16:36,timer17:36,timer18:36,timer19:36,timer1:[25,36],timer2:[25,36],timer3:[25,36],timer4:[25,36],timer5:[25,36],timer6:[25,36],timer7:[25,36],timer8:[25,36],timer9:[25,36],timesync_intrtr0:[25,36],tisci:[0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,18,19,20,21,50],tisci_msg_board_config:2,tisci_msg_board_config_pm:2,tisci_msg_board_config_rm:2,tisci_msg_board_config_secur:2,tisci_msg_boot_notif:2,tisci_msg_change_fwl_own:13,tisci_msg_get_clock:4,tisci_msg_get_clock_par:4,tisci_msg_get_devic:5,tisci_msg_get_freq:4,tisci_msg_get_fwl_region:13,tisci_msg_get_num_clock_par:4,tisci_msg_get_random:15,tisci_msg_keystore_export_al:14,tisci_msg_keystore_gen_skey_from_rng:14,tisci_msg_keystore_import_al:14,tisci_msg_keystore_writ:14,tisci_msg_proc_auth_boot:11,tisci_msg_proc_get_statu:11,tisci_msg_proc_handov:11,tisci_msg_proc_releas:11,tisci_msg_proc_request:11,tisci_msg_proc_set_config:11,tisci_msg_proc_set_control:11,tisci_msg_proc_wait_statu:11,tisci_msg_query_freq:4,tisci_msg_query_msmc:2,tisci_msg_rm_irq_releas:7,tisci_msg_rm_irq_set:7,tisci_msg_rm_psil_pair:8,tisci_msg_rm_psil_read:8,tisci_msg_rm_psil_unpair:8,tisci_msg_rm_psil_writ:8,tisci_msg_rm_ring_cfg:9,tisci_msg_rm_ring_get_cfg:9,tisci_msg_rm_ring_mon_cfg:9,tisci_msg_rm_udmap_flow_cfg:10,tisci_msg_rm_udmap_flow_get_cfg:10,tisci_msg_rm_udmap_flow_size_thresh_cfg:10,tisci_msg_rm_udmap_flow_size_thresh_get_cfg:10,tisci_msg_rm_udmap_gcfg_cfg:10,tisci_msg_rm_udmap_gcfg_get_cfg:10,tisci_msg_rm_udmap_rx_ch_cfg:10,tisci_msg_rm_udmap_rx_ch_get_cfg:10,tisci_msg_rm_udmap_tx_ch_cfg:10,tisci_msg_rm_udmap_tx_ch_get_cfg:10,tisci_msg_sa2ul_pka_ecdsa_sign:12,tisci_msg_sa2ul_pka_ecdsa_verifi:12,tisci_msg_sa2ul_pka_rsa_decrypt_prim:12,tisci_msg_sa2ul_pka_rsa_encrypt_prim:12,tisci_msg_sa2ul_pka_rsa_sign_prim:12,tisci_msg_sa2ul_pka_rsa_verify_prim:12,tisci_msg_set_clock:4,tisci_msg_set_clock_par:4,tisci_msg_set_devic:5,tisci_msg_set_device_reset:5,tisci_msg_set_freq:4,tisci_msg_set_fwl_region:13,tisci_msg_sys_reset:6,tisci_msg_vers:2,topic:47,trace:[23,24],transfer:16,transmit:[10,16],transport:0,type:[33,44],uart0:[25,36],uart1:[25,36],uart2:[25,36],uart3:36,uart4:36,uart5:36,uart6:36,uart7:36,uart8:36,uart9:36,udmap:10,ufs0:36,uid:16,unencrypt:49,unpair:8,usag:[2,4,5,6,7,8,9,10,11,12,14,18,19,20,21],usb0:36,usb1:36,usb3ss0:25,usb3ss1:25,user:[47,50],valid:[7,9,10,20],vdc_data_vbusm_32b_ref_mcu2wkup:25,vdc_data_vbusm_32b_ref_wkup2mcu:25,vdc_data_vbusm_64b_ref_main2mcu:25,vdc_data_vbusm_64b_ref_mcu2main:25,vdc_dmsc_dbg_vbusp_32b_ref_dbg2dmsc:25,vdc_infra_vbusp_32b_ref_mcu2main_infra:25,vdc_infra_vbusp_32b_ref_wkup2main_infra:25,vdc_mcu_dbg_vbusp_32b_ref_dbgmain2mcu:25,vdc_nav_psil_128b_ref_main2mcu:25,vdc_soc_fw_vbusp_32b_ref_fwmcu2main:25,vdc_soc_fw_vbusp_32b_ref_fwwkup2mcu:25,verif:46,verifi:[12,46],virtual:[31,42],vpac_top_main_0:36,vpfe0:36,wait:11,wise:[25,36],wkup_cbass0:25,wkup_cbass_fw0:25,wkup_ctrl_mmr0:25,wkup_ddpa0:36,wkup_dmsc0:25,wkup_dmsc0_cortex_m3_0:25,wkup_dmsc0_intr_aggr_0:25,wkup_ecc_aggr0:25,wkup_esm0:[25,36],wkup_gpio0:[25,36],wkup_gpio1:36,wkup_gpiomux_intrtr0:[25,36],wkup_i2c0:[25,36],wkup_pllctrl0:25,wkup_porz_sync0:36,wkup_psc0:[25,36],wkup_uart0:[25,36],wkup_vtm0:[25,36],wkupmcu2main_vd:36,write:[8,14],x509:17}})