Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Fri Dec  2 20:48:50 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt smack_buds_impl_1.twr smack_buds_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock internal25clk
        2.2  Clock testPLLout_c
        2.3  Clock controller1/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/the_hsosc/CLKHF }] 
[IGNORED:]create_generated_clock -name {testPLLout_c} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {internal25clk} -source [get_pins pll.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {internal25clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {testPLLout_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "internal25clk"
=======================
create_generated_clock -name {internal25clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock internal25clk           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From internal25clk                     |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock internal25clk           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From testPLLout_c                      |                         ---- |                      No path 
 From controller1/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "testPLLout_c"
=======================
create_generated_clock -name {testPLLout_c} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock testPLLout_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From testPLLout_c                      |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock testPLLout_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From internal25clk                     |                         ---- |                      No path 
 From controller1/clk                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "controller1/clk"
=======================
create_clock -name {controller1/clk} -period 20.8333 [get_pins {controller1/the_hsosc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From controller1/clk                   |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
controller1/the_hsosc/CLKHF (MPW)       |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock controller1/clk          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From internal25clk                     |                         ---- |                      No path 
 From testPLLout_c                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 17.5857%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/counter_48__i1/SR            |    7.774 ns 
{controller1/counter_48__i2/SR   controller1/counter_48__i3/SR}              
                                         |    7.774 ns 
{controller1/counter_48__i4/SR   controller1/counter_48__i5/SR}              
                                         |    7.774 ns 
{controller1/counter_48__i6/SR   controller1/counter_48__i7/SR}              
                                         |    7.774 ns 
{controller1/counter_48__i10/SR   controller1/counter_48__i11/SR}              
                                         |    8.369 ns 
{controller1/counter_48__i12/SR   controller1/counter_48__i13/SR}              
                                         |    8.369 ns 
{controller1/counter_48__i14/SR   controller1/counter_48__i15/SR}              
                                         |    8.369 ns 
{controller1/counter_48__i16/SR   controller1/counter_48__i17/SR}              
                                         |    8.369 ns 
{controller1/counter_48__i18/SR   controller1/counter_48__i19/SR}              
                                         |    8.369 ns 
{controller1/counter_48__i20/SR   controller1/counter_48__i21/SR}              
                                         |    8.369 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
controller1/counter_48__i12/D            |    1.882 ns 
controller1/counter_48__i13/D            |    1.882 ns 
controller1/counter_48__i14/D            |    1.882 ns 
controller1/counter_48__i15/D            |    1.882 ns 
controller1/counter_48__i16/D            |    1.882 ns 
controller1/counter_48__i17/D            |    1.882 ns 
controller1/counter_48__i18/D            |    1.882 ns 
controller1/counter_48__i19/D            |    1.882 ns 
controller1/counter_48__i20/D            |    1.882 ns 
controller1/counter_48__i21/D            |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
internalvga/row__i4/D                   |    No arrival or required
internalvga/row__i3/D                   |    No arrival or required
{internalvga/row__i3/SP   internalvga/row__i4/SP}                           
                                        |    No arrival or required
{internalvga/row__i3/SR   internalvga/row__i4/SR}                           
                                        |    No arrival or required
internalvga/row__i2/D                   |    No arrival or required
internalvga/row__i1/D                   |    No arrival or required
{internalvga/row__i1/SP   internalvga/row__i2/SP}                           
                                        |    No arrival or required
{internalvga/row__i1/SR   internalvga/row__i2/SR}                           
                                        |    No arrival or required
internalvga/row__i0/D                   |    No arrival or required
internalvga/row__i0/SP                  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        57
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ext12m                                  |                     input
controller_in                           |                     input
RGB[2]                                  |                    output
RGB[1]                                  |                    output
RGB[3]                                  |                    output
RGB[4]                                  |                    output
RGB[5]                                  |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
RGB[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
patternmaker/game/y__i9                 |                  No Clock
patternmaker/game/x__i2                 |                  No Clock
patternmaker/game/x__i0                 |                  No Clock
patternmaker/game/y__i8                 |                  No Clock
patternmaker/game/x__i4                 |                  No Clock
patternmaker/game/y__i6                 |                  No Clock
patternmaker/game/x__i9                 |                  No Clock
patternmaker/game/x__i8                 |                  No Clock
patternmaker/game/y__i4                 |                  No Clock
patternmaker/game/x__i6                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                        73
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : controller1/counter_48__i1/SR  (SLICE_R16C5A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.774 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.736                 18.029  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -18.028  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.774  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i2/SR   controller1/counter_48__i3/SR}  (SLICE_R16C5B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.774 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.736                 18.029  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -18.028  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.774  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i4/SR   controller1/counter_48__i5/SR}  (SLICE_R16C5C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.774 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.736                 18.029  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -18.028  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.774  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i6/SR   controller1/counter_48__i7/SR}  (SLICE_R16C5D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 70.4% (route), 29.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.774 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.736                 18.029  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -18.028  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.774  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i10/SR   controller1/counter_48__i11/SR}  (SLICE_R16C6B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i12/SR   controller1/counter_48__i13/SR}  (SLICE_R16C6C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i14/SR   controller1/counter_48__i15/SR}  (SLICE_R16C6D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i16/SR   controller1/counter_48__i17/SR}  (SLICE_R16C7A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i18/SR   controller1/counter_48__i19/SR}  (SLICE_R16C7B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i6/Q  (SLICE_R16C5D)
Path End         : {controller1/counter_48__i20/SR   controller1/counter_48__i21/SR}  (SLICE_R16C7C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 6
Delay Ratio      : 68.9% (route), 31.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.369 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
controller1/clk                                              NET DELAY        5.499                  5.499  12      


Data Path

controller1/counter_48__i6/CK->controller1/counter_48__i6/Q
                                          SLICE_R16C5D       CLK_TO_Q0_DELAY  1.388                  6.887  2       
controller1/counter[5]                                       NET DELAY        2.022                  8.909  2       
controller1/i3_2_lut/B->controller1/i3_2_lut/Z
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.449                  9.358  1       
controller1/n9                                               NET DELAY        3.146                 12.504  1       
controller1/i2_4_lut/B->controller1/i2_4_lut/Z
                                          SLICE_R15C6A       A1_TO_F1_DELAY   0.476                 12.980  1       
controller1/n1474                                            NET DELAY        0.304                 13.284  1       
controller1/i139_4_lut/A->controller1/i139_4_lut/Z
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.476                 13.760  1       
controller1/n28                                              NET DELAY        0.304                 14.064  1       
controller1/i158_4_lut/A->controller1/i158_4_lut/Z
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.476                 14.540  1       
controller1/n36                                              NET DELAY        0.304                 14.844  1       
controller1/i156_4_lut/D->controller1/i156_4_lut/Z
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.449                 15.293  11      
controller1/counter_20__N_51 ( LSR )                         NET DELAY        2.141                 17.434  11      


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  12      
controller1/clk ( CLK )                                      NET DELAY        5.499                 26.332  12      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -17.433  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 8.369  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i12/Q  (SLICE_R16C6C)
Path End         : controller1/counter_48__i12/D  (SLICE_R16C6C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i12/CK->controller1/counter_48__i12/Q
                                          SLICE_R16C6C       CLK_TO_Q0_DELAY  0.766                  3.801  3       
controller1/counter[11]                                      NET DELAY        0.868                  4.669  3       
controller1/counter_48_add_4_13/C0->controller1/counter_48_add_4_13/S0
                                          SLICE_R16C6C       C0_TO_F0_DELAY   0.248                  4.917  1       
controller1/n89[11] ( DI0 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i13/Q  (SLICE_R16C6C)
Path End         : controller1/counter_48__i13/D  (SLICE_R16C6C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i13/CK->controller1/counter_48__i13/Q
                                          SLICE_R16C6C       CLK_TO_Q1_DELAY  0.766                  3.801  4       
controller1/counter[12]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_13/C1->controller1/counter_48_add_4_13/S1
                                          SLICE_R16C6C       C1_TO_F1_DELAY   0.248                  4.917  1       
controller1/n89[12] ( DI1 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i14/Q  (SLICE_R16C6D)
Path End         : controller1/counter_48__i14/D  (SLICE_R16C6D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i14/CK->controller1/counter_48__i14/Q
                                          SLICE_R16C6D       CLK_TO_Q0_DELAY  0.766                  3.801  4       
controller1/counter[13]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_15/C0->controller1/counter_48_add_4_15/S0
                                          SLICE_R16C6D       C0_TO_F0_DELAY   0.248                  4.917  1       
controller1/n89[13] ( DI0 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i15/Q  (SLICE_R16C6D)
Path End         : controller1/counter_48__i15/D  (SLICE_R16C6D)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i15/CK->controller1/counter_48__i15/Q
                                          SLICE_R16C6D       CLK_TO_Q1_DELAY  0.766                  3.801  4       
controller1/counter[14]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_15/C1->controller1/counter_48_add_4_15/S1
                                          SLICE_R16C6D       C1_TO_F1_DELAY   0.248                  4.917  1       
controller1/n89[14] ( DI1 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i16/Q  (SLICE_R16C7A)
Path End         : controller1/counter_48__i16/D  (SLICE_R16C7A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i16/CK->controller1/counter_48__i16/Q
                                          SLICE_R16C7A       CLK_TO_Q0_DELAY  0.766                  3.801  4       
controller1/counter[15]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_17/C0->controller1/counter_48_add_4_17/S0
                                          SLICE_R16C7A       C0_TO_F0_DELAY   0.248                  4.917  1       
controller1/n89[15] ( DI0 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i17/Q  (SLICE_R16C7A)
Path End         : controller1/counter_48__i17/D  (SLICE_R16C7A)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i17/CK->controller1/counter_48__i17/Q
                                          SLICE_R16C7A       CLK_TO_Q1_DELAY  0.766                  3.801  4       
controller1/counter[16]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_17/C1->controller1/counter_48_add_4_17/S1
                                          SLICE_R16C7A       C1_TO_F1_DELAY   0.248                  4.917  1       
controller1/n89[16] ( DI1 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i18/Q  (SLICE_R16C7B)
Path End         : controller1/counter_48__i18/D  (SLICE_R16C7B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i18/CK->controller1/counter_48__i18/Q
                                          SLICE_R16C7B       CLK_TO_Q0_DELAY  0.766                  3.801  4       
controller1/counter[17]                                      NET DELAY        0.868                  4.669  4       
controller1/counter_48_add_4_19/C0->controller1/counter_48_add_4_19/S0
                                          SLICE_R16C7B       C0_TO_F0_DELAY   0.248                  4.917  1       
controller1/n89[17] ( DI0 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i19/Q  (SLICE_R16C7B)
Path End         : controller1/counter_48__i19/D  (SLICE_R16C7B)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i19/CK->controller1/counter_48__i19/Q
                                          SLICE_R16C7B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
controller1/counter[18]                                      NET DELAY        0.868                  4.669  2       
controller1/counter_48_add_4_19/C1->controller1/counter_48_add_4_19/S1
                                          SLICE_R16C7B       C1_TO_F1_DELAY   0.248                  4.917  1       
controller1/n89[18] ( DI1 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i20/Q  (SLICE_R16C7C)
Path End         : controller1/counter_48__i20/D  (SLICE_R16C7C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i20/CK->controller1/counter_48__i20/Q
                                          SLICE_R16C7C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
controller1/counter[19]                                      NET DELAY        0.868                  4.669  2       
controller1/counter_48_add_4_21/C0->controller1/counter_48_add_4_21/S0
                                          SLICE_R16C7C       C0_TO_F0_DELAY   0.248                  4.917  1       
controller1/n89[19] ( DI0 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller1/counter_48__i21/Q  (SLICE_R16C7C)
Path End         : controller1/counter_48__i21/D  (SLICE_R16C7C)
Source Clock     : controller1/clk (R)
Destination Clock: controller1/clk (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      


Data Path

controller1/counter_48__i21/CK->controller1/counter_48__i21/Q
                                          SLICE_R16C7C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
controller1/counter[20]                                      NET DELAY        0.868                  4.669  2       
controller1/counter_48_add_4_21/C1->controller1/counter_48_add_4_21/S1
                                          SLICE_R16C7C       C1_TO_F1_DELAY   0.248                  4.917  1       
controller1/n89[20] ( DI1 )                                  NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
controller1.the_hsosc/CLKHF               HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
controller1/clk ( CLK )                                      NET DELAY        3.035                  3.035  13      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

