# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:42 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins_valid[0] ins_valid[1] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs_valid index[0] index[1] index_valid

.latch        n80 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n85 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n90 control.tehb.dataReg[0]  0
.latch        n95 control.tehb.dataReg[1]  0
.latch       n100 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n56
01 1
.names control.tehb.control.fullReg new_n56 ins_ready[1]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n59
11 1
.names ins_ready[1] new_n59 index[0]
00 0
.names ins[9] index[0] new_n61
11 1
.names ins[0] index[0] new_n62
10 1
.names new_n61 new_n62 new_n63
00 1
.names index[1] new_n63 outs[0]
00 1
.names ins[10] index[0] new_n65
11 1
.names ins[1] index[0] new_n66
10 1
.names new_n65 new_n66 new_n67
00 1
.names index[1] new_n67 outs[1]
00 1
.names ins[11] index[0] new_n69
11 1
.names ins[2] index[0] new_n70
10 1
.names new_n69 new_n70 new_n71
00 1
.names index[1] new_n71 outs[2]
00 1
.names ins[12] index[0] new_n73
11 1
.names ins[3] index[0] new_n74
10 1
.names new_n73 new_n74 new_n75
00 1
.names index[1] new_n75 outs[3]
00 1
.names ins[13] index[0] new_n77
11 1
.names ins[4] index[0] new_n78
10 1
.names new_n77 new_n78 new_n79
00 1
.names index[1] new_n79 outs[4]
00 1
.names ins[14] index[0] new_n81
11 1
.names ins[5] index[0] new_n82
10 1
.names new_n81 new_n82 new_n83
00 1
.names index[1] new_n83 outs[5]
00 1
.names ins[15] index[0] new_n85_1
11 1
.names ins[6] index[0] new_n86
10 1
.names new_n85_1 new_n86 new_n87
00 1
.names index[1] new_n87 outs[6]
00 1
.names ins[16] index[0] new_n89
11 1
.names ins[7] index[0] new_n90_1
10 1
.names new_n89 new_n90_1 new_n91
00 1
.names index[1] new_n91 outs[7]
00 1
.names ins[17] index[0] new_n93
11 1
.names ins[8] index[0] new_n94
10 1
.names new_n93 new_n94 new_n95_1
00 1
.names index[1] new_n95_1 outs[8]
00 1
.names ins_valid[0] new_n56 new_n97
00 1
.names control.tehb.control.fullReg new_n97 new_n98
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n98 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n98 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n101
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n102
01 1
.names new_n101 new_n102 new_n103
00 1
.names rst new_n103 new_n104
00 1
.names new_n98 new_n104 n100
01 1
.names new_n101 n100 n80
01 0
.names new_n102 n100 n85
01 0
.names control.tehb.control.fullReg new_n97 new_n108
00 1
.names new_n103 new_n108 new_n109
01 1
.names control.tehb.dataReg[0] new_n109 new_n110
10 1
.names new_n56 new_n109 new_n111
11 1
.names new_n110 new_n111 new_n112
00 1
.names rst new_n112 n90
00 1
.names rst control.tehb.dataReg[1] new_n114
01 1
.names new_n109 new_n114 n95
01 1
.end
