
---------- Begin Simulation Statistics ----------
final_tick                               441337718400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 360527                       # Simulator instruction rate (inst/s)
host_mem_usage                               16980368                       # Number of bytes of host memory used
host_op_rate                                   373304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5127.68                       # Real time elapsed on the host
host_tick_rate                               86069611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1848667267                       # Number of instructions simulated
sim_ops                                    1914184088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.441338                       # Number of seconds simulated
sim_ticks                                441337718400                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 664820076                       # number of cc regfile reads
system.cpu.cc_regfile_writes                666177038                       # number of cc regfile writes
system.cpu.committedInsts                  1848667267                       # Number of Instructions Simulated
system.cpu.committedOps                    1914184088                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.596832                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.596832                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           64034                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              4807886                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                267614054                       # Number of branches executed
system.cpu.iew.exec_nop                       2734023                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.888425                       # Inst execution rate
system.cpu.iew.exec_refs                    980828783                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  206788488                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                92410189                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             837792985                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1877                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            240222799                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          2298621419                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             774040295                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9417650                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            2083583501                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6423                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 29986                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4488492                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 40000                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         118534                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1894582                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2913304                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2251999226                       # num instructions consuming a value
system.cpu.iew.wb_count                    2066510784                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.700115                       # average fanout of values written-back
system.cpu.iew.wb_producers                1576658423                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.872952                       # insts written-back per cycle
system.cpu.iew.wb_sent                     2069423790                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2339724982                       # number of integer regfile reads
system.cpu.int_regfile_writes              1632431015                       # number of integer regfile writes
system.cpu.ipc                               1.675513                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.675513                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               190      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1080777914     51.64%     51.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             22228355      1.06%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2371      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                9442      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                8297      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               24248      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22404      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 118      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32977      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  249      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1599      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  415      0.00%     52.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8414      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 359      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            779953051     37.26%     89.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           209930742     10.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2093001151                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   939295480                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.448779                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               189275688     20.15%     20.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  87734      0.01%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       2      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     3      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    26      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   19      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    109      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      4      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              693152780     73.79%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              56779086      6.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             3032100779                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         6256539744                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   2066345308                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        2677492697                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 2295885512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                2093001151                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1884                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       381703307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          28324926                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1432                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    351116552                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1103280263                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.897071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.251674                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           226685474     20.55%     20.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           163448094     14.81%     35.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           289358306     26.23%     61.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           348212847     31.56%     93.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            71679881      6.50%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3895589      0.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  69      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1103280263                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.896961                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 195662                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             363227                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       165476                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            216307                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads         361947624                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         61480408                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            837792985                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           240222799                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              4577385107                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  68827                       # number of misc regfile writes
system.cpu.numCycles                       1103344297                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   128663                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  124623                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2087565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4182738                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     24232020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     48464820                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38756                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               326690486                       # Number of BP lookups
system.cpu.branchPred.condPredicted         263254227                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4380497                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            203994144                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               203968311                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987336                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                23402492                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                626                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         4837999                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4795143                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42856                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          248                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       368667149                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             452                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4379040                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1006891375                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.903547                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.798631                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       375300126     37.27%     37.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       166183312     16.50%     53.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        35583579      3.53%     57.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        39982695      3.97%     61.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       389841663     38.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1006891375                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           1851148386                       # Number of instructions committed
system.cpu.commit.opsCommitted             1916665207                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   899265584                       # Number of memory references committed
system.cpu.commit.loads                     712912765                       # Number of loads committed
system.cpu.commit.amos                             82                       # Number of atomic instructions committed
system.cpu.commit.membars                          87                       # Number of memory barriers committed
system.cpu.commit.branches                  249058439                       # Number of branches committed
system.cpu.commit.vector                       156013                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                  1699961556                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              16985761                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          180      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    996302471     51.98%     51.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult     20993310      1.10%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2223      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         9176      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp         8067      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt        22346      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult        22397      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           95      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc        30391      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          220      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         1548      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          376      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         6531      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          286      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     53.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    712912765     37.20%     90.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    186352819      9.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   1916665207                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     389841663                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    601817262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        601817262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    601817262                       # number of overall hits
system.cpu.dcache.overall_hits::total       601817262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     41578261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       41578261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     41578261                       # number of overall misses
system.cpu.dcache.overall_misses::total      41578261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 444676127147                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 444676127147                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 444676127147                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 444676127147                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    643395523                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    643395523                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    643395523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    643395523                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 10694.918846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10694.918846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 10694.918846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10694.918846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29038                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       763845                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            6543                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.945228                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.742320                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     24231745                       # number of writebacks
system.cpu.dcache.writebacks::total          24231745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     17346251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     17346251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     17346251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     17346251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     24232010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     24232010                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     24232010                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     24232010                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 219621256795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 219621256795                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 219621256795                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 219621256795                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data  9063.270310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9063.270310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data  9063.270310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9063.270310                       # average overall mshr miss latency
system.cpu.dcache.replacements               24231745                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    416403024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       416403024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     40639753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      40639753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 430395440800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 430395440800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    457042777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    457042777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.088919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.088919                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10590.503363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10590.503363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     17190439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     17190439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     23449314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     23449314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 208453366400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 208453366400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.051307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051307                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  8889.529408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8889.529408                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    185414238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      185414238                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       938508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       938508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14280686347                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14280686347                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186352746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    186352746                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15216.371461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15216.371461                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       155812                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       155812                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       782696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       782696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11167890395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11167890395                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14268.490442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14268.490442                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84400                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84400                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        83600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        83600                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        83600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              81                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        90000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        90000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           82                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.012195                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        90000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        90000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        89200                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        89200                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.012195                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        89200                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        89200                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.955851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           626049431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          24232001                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.835647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173200                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.955851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999828                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5171396913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5171396913                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 96806626                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             678125535                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 193300301                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             130559309                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4488492                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            190739233                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1515                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             2351904152                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts              21765422                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3926562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2400799414                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   326690486                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          232165946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1094858093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 8979898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 3468                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            76                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles         2115                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 292822646                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   886                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1103280263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.272550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.946315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                588383506     53.33%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 50575322      4.58%     57.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 57032598      5.17%     63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 63475698      5.75%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 94109746      8.53%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 26587593      2.41%     79.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 53513910      4.85%     84.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 35084037      3.18%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                134517853     12.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1103280263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.296091                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.175930                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    292821383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        292821383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    292821383                       # number of overall hits
system.cpu.icache.overall_hits::total       292821383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1235                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1235                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1235                       # number of overall misses
system.cpu.icache.overall_misses::total          1235                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78186375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78186375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78186375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78186375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    292822618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    292822618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    292822618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    292822618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63308.805668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63308.805668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63308.805668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63308.805668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        32784                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1284                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               270                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   121.422222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   128.400000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          272                       # number of writebacks
system.cpu.icache.writebacks::total               272                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          444                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          444                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          444                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          791                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          791                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          791                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          791                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55372779                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55372779                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55372779                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55372779                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70003.513274                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70003.513274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70003.513274                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70003.513274                       # average overall mshr miss latency
system.cpu.icache.replacements                    272                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    292821383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       292821383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1235                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1235                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78186375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78186375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    292822618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    292822618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63308.805668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63308.805668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          444                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          791                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          791                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55372779                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55372779                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70003.513274                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70003.513274                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           387.915859                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           292822174                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          370192.381795                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   387.915859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2342581735                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2342581735                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                   305946930                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               124880220                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4526                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              118534                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               53869980                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads             11313941                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5419                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 441337718400                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4488492                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                179763949                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               377213079                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         430666                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 238242281                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             303141796                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             2310433682                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts              11495717                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 66901                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               92112413                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1390172                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents       202902269                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          2555861759                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  3356789149                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               2605178156                       # Number of integer rename lookups
system.cpu.rename.vecLookups                   148137                       # Number of vector rename lookups
system.cpu.rename.committedMaps            2146376513                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                409485246                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   12423                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 620                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 796981535                       # count of insts added to the skid buffer
system.cpu.rob.reads                       2902366832                       # The number of ROB reads
system.cpu.rob.writes                      4667246095                       # The number of ROB writes
system.cpu.thread_0.numInsts               1848667267                       # Number of Instructions committed
system.cpu.thread_0.numOps                 1914184088                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             23482612                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23482640                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  28                       # number of overall hits
system.l2.overall_hits::.cpu.data            23482612                       # number of overall hits
system.l2.overall_hits::total                23482640                       # number of overall hits
system.l2.demand_misses::.cpu.inst                745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             749389                       # number of demand (read+write) misses
system.l2.demand_misses::total                 750134                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               745                       # number of overall misses
system.l2.overall_misses::.cpu.data            749389                       # number of overall misses
system.l2.overall_misses::total                750134                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     54489600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57601594400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57656084000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     54489600                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57601594400                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57656084000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         24232001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24232774                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        24232001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24232774                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.963777                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.030926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.030955                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.963777                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.030926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.030955                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73140.402685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76864.745012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76861.046160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73140.402685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76864.745012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76861.046160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1348820                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              232037                       # number of writebacks
system.l2.writebacks::total                    232037                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            3295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3295                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           3295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3295                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        746094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            746839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       746094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1388018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2134857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     50834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  53795239400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  53846073400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     50834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  53795239400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  86748488548                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 140594561948                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.963777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.030790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030819                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.963777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.030790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088098                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68233.557047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72102.495664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72098.636252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68233.557047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72102.495664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 62498.100564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65856.664848                       # average overall mshr miss latency
system.l2.replacements                        2086355                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12395085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12395085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12395085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12395085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     11835725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11835725                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     11835725                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11835725                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1388018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1388018                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  86748488548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  86748488548                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 62498.100564                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62498.100564                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       176000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       176000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        16000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            704690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                704690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           77998                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77998                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6356432400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6356432400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        782688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            782688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.099654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.099654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81494.812688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81494.812688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          680                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              680                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        77318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5947498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5947498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.098785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.098785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76922.553610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76922.553610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     54489600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54489600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.963777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73140.402685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73140.402685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          745                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     50834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50834000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.963777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.963777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68233.557047                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68233.557047                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      22777922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22777922                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       671391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          671391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  51245162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  51245162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     23449313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23449313                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.028632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.028632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76326.852758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76326.852758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data         2615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       668776                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       668776                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  47847741400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47847741400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.028520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.028520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71545.242951                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71545.242951                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 5569937                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             5569993                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   31                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                625603                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7327.809480                       # Cycle average of tags in use
system.l2.tags.total_refs                    49062988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25579672                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.918046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   6173000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7153.480429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   174.329051                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.873228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.021280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.894508                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8020                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3661                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005127                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979004                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 800997192                       # Number of tag accesses
system.l2.tags.data_accesses                800997192                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    463752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1370980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2696676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008419843284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6303784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             437943                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2096377                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     232037                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4192754                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   464074                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 123608                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   322                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.29                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4192754                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               464074                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1588887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1596110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  197728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  190527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   97749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   96893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   79452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   60582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   60269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        26404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.107484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.477640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        26403    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26404                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26404                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.562604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.512902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.457103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          8747     33.13%     33.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         16128     61.08%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1179      4.47%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           222      0.84%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            80      0.30%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            38      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26404                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 7910912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               268336256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29700736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    608.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  441337646000                       # Total gap between requests
system.mem_ctrls.avgGap                     189544.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        95360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     87742720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    172587264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     29678272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 216070.360688210756                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 198810834.292834371328                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 391054869.784725844860                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 67246171.724442392588                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1492188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      2699076                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       464074                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     44711944                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  51504176400                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  82772661489                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8684092137390                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30008.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34515.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30667.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18712731.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        95360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95500032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    172740864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     268336256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        95360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     29700736                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     29700736                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          745                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       746094                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      1349538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2096377                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       232037                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        232037                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       216070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    216387651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    391402903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        608006624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       216070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       216070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     67297072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        67297072                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     67297072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       216070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    216387651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    391402903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       675303695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              4069146                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              463723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       254516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       246855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       254133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       261368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       265346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       249920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       259332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       260896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       253733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       253618                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       260928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       230225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       236888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       251871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       263121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       266396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        30770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        19083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        28346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        28786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        28187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        28449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        29144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        30332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        29573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        39606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        35303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        28005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        28644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        35073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        30564                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             65788992901                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           15267435792                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       134321549833                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16167.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33009.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3504083                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             322626                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       706148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   410.821437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   276.959329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.494762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        16934      2.40%      2.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       325705     46.12%     48.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        90385     12.80%     61.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        42153      5.97%     67.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        29180      4.13%     71.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        21988      3.11%     74.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        17278      2.45%     76.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14106      2.00%     78.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       148419     21.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       706148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             260425344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           29678272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              590.081774                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               67.246172                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    3682113507.072255                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1817417059.920210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   13583641837.247395                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1051238316.576005                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 36533837467.054779                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 142035645739.681519                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 76514881371.630859                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  275218775299.097229                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   623.601301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 170745171902                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  14735760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 255856786498                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    3757717087.488293                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1854744612.336239                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   13348114899.839586                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1308050755.199935                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 36533837467.054779                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 144851268134.498230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 74147198903.261719                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  275800931859.592163                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   624.920374                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 165453946632                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  14735760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 261148011768                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2019059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       232037                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1854313                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77318                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77318                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        2019059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      6279115                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                6279115                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    298036992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               298036992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2096388                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2096388    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2096388                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7533055661                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19495344887                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          23450104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12627122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11836932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1854318                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1658193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           782688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          782688                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23449313                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1836                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     72695769                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              72697605                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       133760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   6203359488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             6203493248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         3744566                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29703040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27977351                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037909                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27937087     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  40264      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27977351                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 441337718400                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        58157155200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1582000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48464006400                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
