###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       217856   # Number of WRITE/WRITEP commands
num_reads_done                 =       666447   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       484409   # Number of read row buffer hits
num_read_cmds                  =       666444   # Number of READ/READP commands
num_writes_done                =       217856   # Number of read requests issued
num_write_row_hits             =       174566   # Number of write row buffer hits
num_act_cmds                   =       226237   # Number of ACT commands
num_pre_cmds                   =       226207   # Number of PRE commands
num_ondemand_pres              =       202190   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9496221   # Cyles of rank active rank.0
rank_active_cycles.1           =      9182338   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       503779   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       817662   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       830383   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6872   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3037   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3477   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4218   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7975   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5255   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          971   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1188   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2008   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18919   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          361   # Write cmd latency (cycles)
write_latency[40-59]           =          651   # Write cmd latency (cycles)
write_latency[60-79]           =         1289   # Write cmd latency (cycles)
write_latency[80-99]           =         2825   # Write cmd latency (cycles)
write_latency[100-119]         =         4004   # Write cmd latency (cycles)
write_latency[120-139]         =         5972   # Write cmd latency (cycles)
write_latency[140-159]         =         8202   # Write cmd latency (cycles)
write_latency[160-179]         =         9952   # Write cmd latency (cycles)
write_latency[180-199]         =        11003   # Write cmd latency (cycles)
write_latency[200-]            =       173584   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       257025   # Read request latency (cycles)
read_latency[40-59]            =        78315   # Read request latency (cycles)
read_latency[60-79]            =       109850   # Read request latency (cycles)
read_latency[80-99]            =        38655   # Read request latency (cycles)
read_latency[100-119]          =        31024   # Read request latency (cycles)
read_latency[120-139]          =        25815   # Read request latency (cycles)
read_latency[140-159]          =        15163   # Read request latency (cycles)
read_latency[160-179]          =        11189   # Read request latency (cycles)
read_latency[180-199]          =         8955   # Read request latency (cycles)
read_latency[200-]             =        90453   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.08754e+09   # Write energy
read_energy                    =   2.6871e+09   # Read energy
act_energy                     =  6.18984e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.41814e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92478e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92564e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72978e+09   # Active standby energy rank.1
average_read_latency           =      117.763   # Average read request latency (cycles)
average_interarrival           =       11.308   # Average request interarrival latency (cycles)
total_energy                   =   1.7388e+10   # Total energy (pJ)
average_power                  =       1738.8   # Average power (mW)
average_bandwidth              =      7.54605   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       212313   # Number of WRITE/WRITEP commands
num_reads_done                 =       639404   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       456997   # Number of read row buffer hits
num_read_cmds                  =       639399   # Number of READ/READP commands
num_writes_done                =       212319   # Number of read requests issued
num_write_row_hits             =       162985   # Number of write row buffer hits
num_act_cmds                   =       232543   # Number of ACT commands
num_pre_cmds                   =       232515   # Number of PRE commands
num_ondemand_pres              =       208882   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9385959   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311277   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       614041   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688723   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       795789   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8905   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3066   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3437   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4156   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7789   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5499   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          987   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1187   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1991   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18917   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          380   # Write cmd latency (cycles)
write_latency[40-59]           =          600   # Write cmd latency (cycles)
write_latency[60-79]           =         1252   # Write cmd latency (cycles)
write_latency[80-99]           =         2785   # Write cmd latency (cycles)
write_latency[100-119]         =         4054   # Write cmd latency (cycles)
write_latency[120-139]         =         6142   # Write cmd latency (cycles)
write_latency[140-159]         =         8583   # Write cmd latency (cycles)
write_latency[160-179]         =        10586   # Write cmd latency (cycles)
write_latency[180-199]         =        11756   # Write cmd latency (cycles)
write_latency[200-]            =       166157   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       251674   # Read request latency (cycles)
read_latency[40-59]            =        74531   # Read request latency (cycles)
read_latency[60-79]            =       113756   # Read request latency (cycles)
read_latency[80-99]            =        35509   # Read request latency (cycles)
read_latency[100-119]          =        29742   # Read request latency (cycles)
read_latency[120-139]          =        25919   # Read request latency (cycles)
read_latency[140-159]          =        13767   # Read request latency (cycles)
read_latency[160-179]          =        10642   # Read request latency (cycles)
read_latency[180-199]          =         8066   # Read request latency (cycles)
read_latency[200-]             =        75793   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05987e+09   # Write energy
read_energy                    =  2.57806e+09   # Read energy
act_energy                     =  6.36238e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9474e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30587e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85684e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81024e+09   # Active standby energy rank.1
average_read_latency           =      105.351   # Average read request latency (cycles)
average_interarrival           =      11.7406   # Average request interarrival latency (cycles)
total_energy                   =  1.72712e+10   # Total energy (pJ)
average_power                  =      1727.12   # Average power (mW)
average_bandwidth              =      7.26804   # Average bandwidth
