
EJohnsonFinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000677c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001270  0800692c  0800692c  0000792c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b9c  08007b9c  00009078  2**0
                  CONTENTS
  4 .ARM          00000008  08007b9c  08007b9c  00008b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ba4  08007ba4  00009078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ba4  08007ba4  00008ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ba8  08007ba8  00008ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08007bac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009078  2**0
                  CONTENTS
 10 .bss          00025b64  20000078  20000078  00009078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025bdc  20025bdc  00009078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013b4b  00000000  00000000  000090a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032c8  00000000  00000000  0001cbf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001448  00000000  00000000  0001fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f9c  00000000  00000000  00021308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027218  00000000  00000000  000222a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017a65  00000000  00000000  000494bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2de1  00000000  00000000  00060f21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00143d02  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c38  00000000  00000000  00143d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00149980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006914 	.word	0x08006914

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08006914 	.word	0x08006914

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <ApplicationInit>:
#endif // COMPILE_TOUCH_FUNCTIONS


/* GENERAL */

void ApplicationInit(void){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 8000584:	f001 fdae 	bl	80020e4 <initialise_monitor_handles>
    LTCD__Init();
 8000588:	f000 fa66 	bl	8000a58 <LTCD__Init>
    LTCD_Layer_Init(0);
 800058c:	2000      	movs	r0, #0
 800058e:	f000 fa19 	bl	80009c4 <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 8000592:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000596:	2000      	movs	r0, #0
 8000598:	f000 fb30 	bl	8000bfc <LCD_Clear>

    #if COMPILE_TOUCH_FUNCTIONS == 1
	InitializeLCDTouch();
 800059c:	f000 fbc4 	bl	8000d28 <InitializeLCDTouch>

	// This is the orientation for the board to be direclty up where the buttons are vertically above the screen
	// Top left would be low x value, high y value. Bottom right would be low x value, low y value.
	StaticTouchData.orientation = STMPE811_Orientation_Portrait_2;
 80005a0:	4b05      	ldr	r3, [pc, #20]	@ (80005b8 <ApplicationInit+0x38>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	719a      	strb	r2, [r3, #6]

	#if TOUCH_INTERRUPT_ENABLED == 1
	LCDTouchScreenInterruptGPIOInit();
 80005a6:	f000 f809 	bl	80005bc <LCDTouchScreenInterruptGPIOInit>
	#endif // TOUCH_INTERRUPT_ENABLED

	#endif // COMPILE_TOUCH_FUNCTIONS

	#if USE_INTERRUPT_FOR_BUTTON == 1
	buttonInitInterrupt();
 80005aa:	f000 f8f5 	bl	8000798 <buttonInitInterrupt>
	#endif

	#if USE_INTERRUPT_FOR_TIMER == 1
	timerInit();
 80005ae:	f000 f8f9 	bl	80007a4 <timerInit>
	#endif
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	20000098 	.word	0x20000098

080005bc <LCDTouchScreenInterruptGPIOInit>:


// TouchScreen Interrupt
#if TOUCH_INTERRUPT_ENABLED == 1

void LCDTouchScreenInterruptGPIOInit(void){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b086      	sub	sp, #24
 80005c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCDConfig = {0};
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]
    LCDConfig.Pin = GPIO_PIN_15;
 80005d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005d4:	607b      	str	r3, [r7, #4]
    LCDConfig.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005d6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80005da:	60bb      	str	r3, [r7, #8]
    LCDConfig.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	60fb      	str	r3, [r7, #12]
    LCDConfig.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e0:	2302      	movs	r3, #2
 80005e2:	613b      	str	r3, [r7, #16]
    
    // Clock enable
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e4:	2300      	movs	r3, #0
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	4b0d      	ldr	r3, [pc, #52]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ec:	4a0c      	ldr	r2, [pc, #48]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005ee:	f043 0301 	orr.w	r3, r3, #1
 80005f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <LCDTouchScreenInterruptGPIOInit+0x64>)
 80005f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f8:	f003 0301 	and.w	r3, r3, #1
 80005fc:	603b      	str	r3, [r7, #0]
 80005fe:	683b      	ldr	r3, [r7, #0]

    // GPIO Init      
    HAL_GPIO_Init(GPIOA, &LCDConfig);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	4619      	mov	r1, r3
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <LCDTouchScreenInterruptGPIOInit+0x68>)
 8000606:	f002 f871 	bl	80026ec <HAL_GPIO_Init>

    // Interrupt Configuration
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800060a:	2028      	movs	r0, #40	@ 0x28
 800060c:	f002 f81f 	bl	800264e <HAL_NVIC_EnableIRQ>

	LCDTouchIRQ.Line = EXTI_LINE_15;
 8000610:	4b05      	ldr	r3, [pc, #20]	@ (8000628 <LCDTouchScreenInterruptGPIOInit+0x6c>)
 8000612:	4a06      	ldr	r2, [pc, #24]	@ (800062c <LCDTouchScreenInterruptGPIOInit+0x70>)
 8000614:	601a      	str	r2, [r3, #0]

}
 8000616:	bf00      	nop
 8000618:	3718      	adds	r7, #24
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40023800 	.word	0x40023800
 8000624:	40020000 	.word	0x40020000
 8000628:	200000a0 	.word	0x200000a0
 800062c:	0600000f 	.word	0x0600000f

08000630 <EXTI15_10_IRQHandler>:

#define TOUCH_DETECTED_IRQ_STATUS_BIT   (1 << 0)  // Touchscreen detected bitmask

static uint8_t statusFlag;

void EXTI15_10_IRQHandler(){
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn); // May consider making this a universal interrupt guard
 8000636:	2028      	movs	r0, #40	@ 0x28
 8000638:	f002 f817 	bl	800266a <HAL_NVIC_DisableIRQ>
	bool isTouchDetected = false;
 800063c:	2300      	movs	r3, #0
 800063e:	71fb      	strb	r3, [r7, #7]

	static uint32_t count;
	count = 0;
 8000640:	4b4d      	ldr	r3, [pc, #308]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000646:	e006      	b.n	8000656 <EXTI15_10_IRQHandler+0x26>
		count = STMPE811_Read(STMPE811_FIFO_SIZE);
 8000648:	204c      	movs	r0, #76	@ 0x4c
 800064a:	f001 faba 	bl	8001bc2 <STMPE811_Read>
 800064e:	4603      	mov	r3, r0
 8000650:	461a      	mov	r2, r3
 8000652:	4b49      	ldr	r3, [pc, #292]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000654:	601a      	str	r2, [r3, #0]
	while(count == 0){
 8000656:	4b48      	ldr	r3, [pc, #288]	@ (8000778 <EXTI15_10_IRQHandler+0x148>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f4      	beq.n	8000648 <EXTI15_10_IRQHandler+0x18>
	}

	// Disable touch interrupt bit on the STMPE811
	uint8_t currentIRQEnables = ReadRegisterFromTouchModule(STMPE811_INT_EN);
 800065e:	200a      	movs	r0, #10
 8000660:	f000 fb78 	bl	8000d54 <ReadRegisterFromTouchModule>
 8000664:	4603      	mov	r3, r0
 8000666:	71bb      	strb	r3, [r7, #6]
	WriteDataToTouchModule(STMPE811_INT_EN, 0x00);
 8000668:	2100      	movs	r1, #0
 800066a:	200a      	movs	r0, #10
 800066c:	f000 fb80 	bl	8000d70 <WriteDataToTouchModule>

	// Clear the interrupt bit in the STMPE811
	statusFlag = ReadRegisterFromTouchModule(STMPE811_INT_STA);
 8000670:	200b      	movs	r0, #11
 8000672:	f000 fb6f 	bl	8000d54 <ReadRegisterFromTouchModule>
 8000676:	4603      	mov	r3, r0
 8000678:	461a      	mov	r2, r3
 800067a:	4b40      	ldr	r3, [pc, #256]	@ (800077c <EXTI15_10_IRQHandler+0x14c>)
 800067c:	701a      	strb	r2, [r3, #0]
	uint8_t clearIRQData = (statusFlag | TOUCH_DETECTED_IRQ_STATUS_BIT); // Write one to clear bit
 800067e:	4b3f      	ldr	r3, [pc, #252]	@ (800077c <EXTI15_10_IRQHandler+0x14c>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	f043 0301 	orr.w	r3, r3, #1
 8000686:	717b      	strb	r3, [r7, #5]
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000688:	797b      	ldrb	r3, [r7, #5]
 800068a:	4619      	mov	r1, r3
 800068c:	200b      	movs	r0, #11
 800068e:	f000 fb6f 	bl	8000d70 <WriteDataToTouchModule>
	
	uint8_t ctrlReg = ReadRegisterFromTouchModule(STMPE811_TSC_CTRL);
 8000692:	2040      	movs	r0, #64	@ 0x40
 8000694:	f000 fb5e 	bl	8000d54 <ReadRegisterFromTouchModule>
 8000698:	4603      	mov	r3, r0
 800069a:	713b      	strb	r3, [r7, #4]
	if (ctrlReg & 0x80)
 800069c:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	da01      	bge.n	80006a8 <EXTI15_10_IRQHandler+0x78>
	{
		isTouchDetected = true;
 80006a4:	2301      	movs	r3, #1
 80006a6:	71fb      	strb	r3, [r7, #7]
	}

	/* - ACTION TO EXECUTE DUE TO INTERRUPT - */

	switch(screenCount){
 80006a8:	4b35      	ldr	r3, [pc, #212]	@ (8000780 <EXTI15_10_IRQHandler+0x150>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d002      	beq.n	80006b6 <EXTI15_10_IRQHandler+0x86>
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d006      	beq.n	80006c2 <EXTI15_10_IRQHandler+0x92>
		break;

	// Consider third screen if we include menu/replay button

	default:
		break;
 80006b4:	e03f      	b.n	8000736 <EXTI15_10_IRQHandler+0x106>
		screenCount = 1;
 80006b6:	4b32      	ldr	r3, [pc, #200]	@ (8000780 <EXTI15_10_IRQHandler+0x150>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
		screen2();
 80006bc:	f000 fb12 	bl	8000ce4 <screen2>
		break;
 80006c0:	e039      	b.n	8000736 <EXTI15_10_IRQHandler+0x106>
		if(isTouchDetected) // Touch has been detected
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d030      	beq.n	800072a <EXTI15_10_IRQHandler+0xfa>
			printf("\nPressed");
 80006c8:	482e      	ldr	r0, [pc, #184]	@ (8000784 <EXTI15_10_IRQHandler+0x154>)
 80006ca:	f005 fa57 	bl	8005b7c <iprintf>
			DetermineTouchPosition(&StaticTouchData);
 80006ce:	482e      	ldr	r0, [pc, #184]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 80006d0:	f000 fb35 	bl	8000d3e <DetermineTouchPosition>
			printf("\nX: %03d\nY: %03d \n", StaticTouchData.x, StaticTouchData.y);
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 80006d6:	881b      	ldrh	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	4b2b      	ldr	r3, [pc, #172]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 80006dc:	885b      	ldrh	r3, [r3, #2]
 80006de:	461a      	mov	r2, r3
 80006e0:	482a      	ldr	r0, [pc, #168]	@ (800078c <EXTI15_10_IRQHandler+0x15c>)
 80006e2:	f005 fa4b 	bl	8005b7c <iprintf>
			if(TM_STMPE811_TouchInRectangle(&StaticTouchData, 0, 0, 125, 320)){
 80006e6:	4b28      	ldr	r3, [pc, #160]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	2b7c      	cmp	r3, #124	@ 0x7c
 80006ec:	d80a      	bhi.n	8000704 <EXTI15_10_IRQHandler+0xd4>
 80006ee:	4b26      	ldr	r3, [pc, #152]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 80006f0:	885b      	ldrh	r3, [r3, #2]
 80006f2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006f6:	d205      	bcs.n	8000704 <EXTI15_10_IRQHandler+0xd4>
				LCD_Clear(0, LCD_COLOR_RED);
 80006f8:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80006fc:	2000      	movs	r0, #0
 80006fe:	f000 fa7d 	bl	8000bfc <LCD_Clear>
		break;
 8000702:	e017      	b.n	8000734 <EXTI15_10_IRQHandler+0x104>
			else if(TM_STMPE811_TouchInRectangle(&StaticTouchData, 125, 0, 125, 320)){
 8000704:	4b20      	ldr	r3, [pc, #128]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 8000706:	881b      	ldrh	r3, [r3, #0]
 8000708:	2b7c      	cmp	r3, #124	@ 0x7c
 800070a:	d913      	bls.n	8000734 <EXTI15_10_IRQHandler+0x104>
 800070c:	4b1e      	ldr	r3, [pc, #120]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 800070e:	881b      	ldrh	r3, [r3, #0]
 8000710:	2bf9      	cmp	r3, #249	@ 0xf9
 8000712:	d80f      	bhi.n	8000734 <EXTI15_10_IRQHandler+0x104>
 8000714:	4b1c      	ldr	r3, [pc, #112]	@ (8000788 <EXTI15_10_IRQHandler+0x158>)
 8000716:	885b      	ldrh	r3, [r3, #2]
 8000718:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800071c:	d20a      	bcs.n	8000734 <EXTI15_10_IRQHandler+0x104>
				LCD_Clear(0, LCD_COLOR_GREEN);
 800071e:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8000722:	2000      	movs	r0, #0
 8000724:	f000 fa6a 	bl	8000bfc <LCD_Clear>
		break;
 8000728:	e004      	b.n	8000734 <EXTI15_10_IRQHandler+0x104>
			printf("\nNot pressed \n");
 800072a:	4819      	ldr	r0, [pc, #100]	@ (8000790 <EXTI15_10_IRQHandler+0x160>)
 800072c:	f005 fa8e 	bl	8005c4c <puts>
			screen2();
 8000730:	f000 fad8 	bl	8000ce4 <screen2>
		break;
 8000734:	bf00      	nop
	}


	/* - I think everything below here is just taking care of interrupt bits - */

	STMPE811_Write(STMPE811_FIFO_STA, 0x01);
 8000736:	2101      	movs	r1, #1
 8000738:	204b      	movs	r0, #75	@ 0x4b
 800073a:	f001 fa53 	bl	8001be4 <STMPE811_Write>
	STMPE811_Write(STMPE811_FIFO_STA, 0x00);
 800073e:	2100      	movs	r1, #0
 8000740:	204b      	movs	r0, #75	@ 0x4b
 8000742:	f001 fa4f 	bl	8001be4 <STMPE811_Write>

	// Re-enable IRQs
    WriteDataToTouchModule(STMPE811_INT_EN, currentIRQEnables);
 8000746:	79bb      	ldrb	r3, [r7, #6]
 8000748:	4619      	mov	r1, r3
 800074a:	200a      	movs	r0, #10
 800074c:	f000 fb10 	bl	8000d70 <WriteDataToTouchModule>
	HAL_EXTI_ClearPending(&LCDTouchIRQ, EXTI_TRIGGER_RISING_FALLING);
 8000750:	2103      	movs	r1, #3
 8000752:	4810      	ldr	r0, [pc, #64]	@ (8000794 <EXTI15_10_IRQHandler+0x164>)
 8000754:	f001 ffb2 	bl	80026bc <HAL_EXTI_ClearPending>

	HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 8000758:	2028      	movs	r0, #40	@ 0x28
 800075a:	f001 ffa0 	bl	800269e <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800075e:	2028      	movs	r0, #40	@ 0x28
 8000760:	f001 ff75 	bl	800264e <HAL_NVIC_EnableIRQ>

	//Potential ERRATA? Clearing IRQ bit again due to an IRQ being triggered DURING the handling of this IRQ..
	WriteDataToTouchModule(STMPE811_INT_STA, clearIRQData);
 8000764:	797b      	ldrb	r3, [r7, #5]
 8000766:	4619      	mov	r1, r3
 8000768:	200b      	movs	r0, #11
 800076a:	f000 fb01 	bl	8000d70 <WriteDataToTouchModule>

}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000ac 	.word	0x200000ac
 800077c:	200000a8 	.word	0x200000a8
 8000780:	20000094 	.word	0x20000094
 8000784:	08006950 	.word	0x08006950
 8000788:	20000098 	.word	0x20000098
 800078c:	0800695c 	.word	0x0800695c
 8000790:	08006970 	.word	0x08006970
 8000794:	200000a0 	.word	0x200000a0

08000798 <buttonInitInterrupt>:
	}
}
#endif

#if USE_INTERRUPT_FOR_BUTTON == 1
void buttonInitInterrupt(){
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	Button_InterruptInit();
 800079c:	f000 f808 	bl	80007b0 <Button_InterruptInit>
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <timerInit>:
#endif

/* TIMER */

void timerInit(){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	Timer_Init();
 80007a8:	f000 faf4 	bl	8000d94 <Timer_Init>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <Button_InterruptInit>:
	HAL_GPIO_Init(BUTTON_PORT, &ButtonConfig);
}
#endif

#if USE_INTERRUPT_FOR_BUTTON == 1
void Button_InterruptInit(){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef ButtonConfig = {};
 80007b6:	1d3b      	adds	r3, r7, #4
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]

	ButtonConfig.Pin = BUTTON_PIN;
 80007c4:	2301      	movs	r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
	ButtonConfig.Mode = GPIO_MODE_IT_RISING;
 80007c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007cc:	60bb      	str	r3, [r7, #8]
	ButtonConfig.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80007ce:	2301      	movs	r3, #1
 80007d0:	613b      	str	r3, [r7, #16]
	ButtonConfig.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]

	Button_ClockEnable();
 80007d6:	f000 f813 	bl	8000800 <Button_ClockEnable>
	HAL_GPIO_Init(BUTTON_PORT, &ButtonConfig);
 80007da:	1d3b      	adds	r3, r7, #4
 80007dc:	4619      	mov	r1, r3
 80007de:	4807      	ldr	r0, [pc, #28]	@ (80007fc <Button_InterruptInit+0x4c>)
 80007e0:	f001 ff84 	bl	80026ec <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2102      	movs	r1, #2
 80007e8:	2006      	movs	r0, #6
 80007ea:	f001 ff14 	bl	8002616 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80007ee:	2006      	movs	r0, #6
 80007f0:	f001 ff2d 	bl	800264e <HAL_NVIC_EnableIRQ>
}
 80007f4:	bf00      	nop
 80007f6:	3718      	adds	r7, #24
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40020000 	.word	0x40020000

08000800 <Button_ClockEnable>:
#endif

void Button_ClockEnable(){
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <Button_ClockEnable+0x30>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	4a08      	ldr	r2, [pc, #32]	@ (8000830 <Button_ClockEnable+0x30>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	@ 0x30
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <Button_ClockEnable+0x30>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	@ 0x30
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]
 800083e:	4b5a      	ldr	r3, [pc, #360]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000842:	4a59      	ldr	r2, [pc, #356]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000844:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000848:	6453      	str	r3, [r2, #68]	@ 0x44
 800084a:	4b57      	ldr	r3, [pc, #348]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 800084c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000852:	61bb      	str	r3, [r7, #24]
 8000854:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	4b53      	ldr	r3, [pc, #332]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a52      	ldr	r2, [pc, #328]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b50      	ldr	r3, [pc, #320]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0301 	and.w	r3, r3, #1
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b4c      	ldr	r3, [pc, #304]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a4b      	ldr	r2, [pc, #300]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b49      	ldr	r3, [pc, #292]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b45      	ldr	r3, [pc, #276]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a44      	ldr	r2, [pc, #272]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b42      	ldr	r3, [pc, #264]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	4b3e      	ldr	r3, [pc, #248]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a3d      	ldr	r2, [pc, #244]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008b4:	f043 0308 	orr.w	r3, r3, #8
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b3b      	ldr	r3, [pc, #236]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0308 	and.w	r3, r3, #8
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b37      	ldr	r3, [pc, #220]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a36      	ldr	r2, [pc, #216]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008d0:	f043 0320 	orr.w	r3, r3, #32
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b34      	ldr	r3, [pc, #208]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0320 	and.w	r3, r3, #32
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	4b30      	ldr	r3, [pc, #192]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a2f      	ldr	r2, [pc, #188]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b2d      	ldr	r3, [pc, #180]	@ (80009a8 <LCD_GPIO_Init+0x174>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80008fe:	f641 0358 	movw	r3, #6232	@ 0x1858
 8000902:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800090c:	2302      	movs	r3, #2
 800090e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000910:	230e      	movs	r3, #14
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4824      	ldr	r0, [pc, #144]	@ (80009ac <LCD_GPIO_Init+0x178>)
 800091c:	f001 fee6 	bl	80026ec <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000920:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000924:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	4820      	ldr	r0, [pc, #128]	@ (80009b0 <LCD_GPIO_Init+0x17c>)
 800092e:	f001 fedd 	bl	80026ec <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000932:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8000936:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	481d      	ldr	r0, [pc, #116]	@ (80009b4 <LCD_GPIO_Init+0x180>)
 8000940:	f001 fed4 	bl	80026ec <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000944:	2348      	movs	r3, #72	@ 0x48
 8000946:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	4619      	mov	r1, r3
 800094e:	481a      	ldr	r0, [pc, #104]	@ (80009b8 <LCD_GPIO_Init+0x184>)
 8000950:	f001 fecc 	bl	80026ec <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000958:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	4619      	mov	r1, r3
 8000960:	4816      	ldr	r0, [pc, #88]	@ (80009bc <LCD_GPIO_Init+0x188>)
 8000962:	f001 fec3 	bl	80026ec <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000966:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800096a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	4619      	mov	r1, r3
 8000972:	4813      	ldr	r0, [pc, #76]	@ (80009c0 <LCD_GPIO_Init+0x18c>)
 8000974:	f001 feba 	bl	80026ec <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000978:	2303      	movs	r3, #3
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 800097c:	2309      	movs	r3, #9
 800097e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	480a      	ldr	r0, [pc, #40]	@ (80009b0 <LCD_GPIO_Init+0x17c>)
 8000988:	f001 feb0 	bl	80026ec <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800098c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000990:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	4809      	ldr	r0, [pc, #36]	@ (80009c0 <LCD_GPIO_Init+0x18c>)
 800099a:	f001 fea7 	bl	80026ec <HAL_GPIO_Init>
}
 800099e:	bf00      	nop
 80009a0:	3730      	adds	r7, #48	@ 0x30
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40020400 	.word	0x40020400
 80009b4:	40020800 	.word	0x40020800
 80009b8:	40020c00 	.word	0x40020c00
 80009bc:	40021400 	.word	0x40021400
 80009c0:	40021800 	.word	0x40021800

080009c4 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b090      	sub	sp, #64	@ 0x40
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 80009ce:	2300      	movs	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 80009d2:	23f0      	movs	r3, #240	@ 0xf0
 80009d4:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 80009d6:	2300      	movs	r3, #0
 80009d8:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 80009da:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80009de:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 80009e0:	2302      	movs	r3, #2
 80009e2:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 80009e4:	23ff      	movs	r3, #255	@ 0xff
 80009e6:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 80009e8:	2300      	movs	r3, #0
 80009ea:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80009ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009f0:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80009f2:	2305      	movs	r3, #5
 80009f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 80009f6:	79fb      	ldrb	r3, [r7, #7]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d101      	bne.n	8000a00 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <LTCD_Layer_Init+0x78>)
 80009fe:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000a00:	23f0      	movs	r3, #240	@ 0xf0
 8000a02:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000a04:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000a08:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000a16:	2300      	movs	r3, #0
 8000a18:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000a1c:	79fa      	ldrb	r2, [r7, #7]
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	4619      	mov	r1, r3
 8000a24:	4806      	ldr	r0, [pc, #24]	@ (8000a40 <LTCD_Layer_Init+0x7c>)
 8000a26:	f003 fa4b 	bl	8003ec0 <HAL_LTDC_ConfigLayer>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000a30:	f000 f974 	bl	8000d1c <LCD_Error_Handler>
	}
}
 8000a34:	bf00      	nop
 8000a36:	3740      	adds	r7, #64	@ 0x40
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	2000018c 	.word	0x2000018c
 8000a40:	200000b0 	.word	0x200000b0

08000a44 <clearScreen>:

void clearScreen(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  LCD_Clear(0,LCD_COLOR_WHITE);
 8000a48:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000a4c:	2000      	movs	r0, #0
 8000a4e:	f000 f8d5 	bl	8000bfc <LCD_Clear>
}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
	...

08000a58 <LTCD__Init>:

void LTCD__Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a5e:	4a2b      	ldr	r2, [pc, #172]	@ (8000b0c <LTCD__Init+0xb4>)
 8000a60:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000a62:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a64:	2209      	movs	r2, #9
 8000a66:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000a68:	4b27      	ldr	r3, [pc, #156]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000a6e:	4b26      	ldr	r3, [pc, #152]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a70:	221d      	movs	r2, #29
 8000a72:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000a74:	4b24      	ldr	r3, [pc, #144]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a76:	2203      	movs	r2, #3
 8000a78:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000a7a:	4b23      	ldr	r3, [pc, #140]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a7c:	f240 120d 	movw	r2, #269	@ 0x10d
 8000a80:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000a82:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a84:	f240 1243 	movw	r2, #323	@ 0x143
 8000a88:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a8c:	f240 1217 	movw	r2, #279	@ 0x117
 8000a90:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000a92:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a94:	f240 1247 	movw	r2, #327	@ 0x147
 8000a98:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <LTCD__Init+0xb0>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000aa2:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <LTCD__Init+0xb0>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000aaa:	4b17      	ldr	r3, [pc, #92]	@ (8000b08 <LTCD__Init+0xb0>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000ab2:	4b17      	ldr	r3, [pc, #92]	@ (8000b10 <LTCD__Init+0xb8>)
 8000ab4:	2208      	movs	r2, #8
 8000ab6:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000ab8:	4b15      	ldr	r3, [pc, #84]	@ (8000b10 <LTCD__Init+0xb8>)
 8000aba:	22c0      	movs	r2, #192	@ 0xc0
 8000abc:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000abe:	4b14      	ldr	r3, [pc, #80]	@ (8000b10 <LTCD__Init+0xb8>)
 8000ac0:	2204      	movs	r2, #4
 8000ac2:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000ac4:	4b12      	ldr	r3, [pc, #72]	@ (8000b10 <LTCD__Init+0xb8>)
 8000ac6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000aca:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000acc:	4810      	ldr	r0, [pc, #64]	@ (8000b10 <LTCD__Init+0xb8>)
 8000ace:	f004 f851 	bl	8004b74 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <LTCD__Init+0xb0>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <LTCD__Init+0xb0>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000ade:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <LTCD__Init+0xb0>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <LTCD__Init+0xb0>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000aea:	f7ff fea3 	bl	8000834 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000aee:	4806      	ldr	r0, [pc, #24]	@ (8000b08 <LTCD__Init+0xb0>)
 8000af0:	f003 f916 	bl	8003d20 <HAL_LTDC_Init>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000afa:	f000 f90f 	bl	8000d1c <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000afe:	f000 f9c3 	bl	8000e88 <ili9341_Init>
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200000b0 	.word	0x200000b0
 8000b0c:	40016800 	.word	0x40016800
 8000b10:	20000158 	.word	0x20000158

08000b14 <LCD_Draw_Pixel>:
/*
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color){
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	80fb      	strh	r3, [r7, #6]
 8000b1e:	460b      	mov	r3, r1
 8000b20:	80bb      	strh	r3, [r7, #4]
 8000b22:	4613      	mov	r3, r2
 8000b24:	807b      	strh	r3, [r7, #2]
	if(x<0 || x>239 || y<0 || y>319){
 8000b26:	88fb      	ldrh	r3, [r7, #6]
 8000b28:	2bef      	cmp	r3, #239	@ 0xef
 8000b2a:	d810      	bhi.n	8000b4e <LCD_Draw_Pixel+0x3a>
 8000b2c:	88bb      	ldrh	r3, [r7, #4]
 8000b2e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000b32:	d20c      	bcs.n	8000b4e <LCD_Draw_Pixel+0x3a>
		return;
	}
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 8000b34:	88ba      	ldrh	r2, [r7, #4]
 8000b36:	4613      	mov	r3, r2
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	1a9b      	subs	r3, r3, r2
 8000b3c:	011b      	lsls	r3, r3, #4
 8000b3e:	461a      	mov	r2, r3
 8000b40:	88fb      	ldrh	r3, [r7, #6]
 8000b42:	4413      	add	r3, r2
 8000b44:	4905      	ldr	r1, [pc, #20]	@ (8000b5c <LCD_Draw_Pixel+0x48>)
 8000b46:	887a      	ldrh	r2, [r7, #2]
 8000b48:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8000b4c:	e000      	b.n	8000b50 <LCD_Draw_Pixel+0x3c>
		return;
 8000b4e:	bf00      	nop
}
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	2000018c 	.word	0x2000018c

08000b60 <LCD_Draw_Vertical_Line>:
        }
    }
}

void LCD_Draw_Vertical_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b085      	sub	sp, #20
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4604      	mov	r4, r0
 8000b68:	4608      	mov	r0, r1
 8000b6a:	4611      	mov	r1, r2
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	4623      	mov	r3, r4
 8000b70:	80fb      	strh	r3, [r7, #6]
 8000b72:	4603      	mov	r3, r0
 8000b74:	80bb      	strh	r3, [r7, #4]
 8000b76:	460b      	mov	r3, r1
 8000b78:	807b      	strh	r3, [r7, #2]
 8000b7a:	4613      	mov	r3, r2
 8000b7c:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000b7e:	2300      	movs	r3, #0
 8000b80:	81fb      	strh	r3, [r7, #14]
 8000b82:	e00b      	b.n	8000b9c <LCD_Draw_Vertical_Line+0x3c>
  {
	  LCD_Draw_Pixel(x, i+y, color);
 8000b84:	89fa      	ldrh	r2, [r7, #14]
 8000b86:	88bb      	ldrh	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	b299      	uxth	r1, r3
 8000b8c:	883a      	ldrh	r2, [r7, #0]
 8000b8e:	88fb      	ldrh	r3, [r7, #6]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f7ff ffbf 	bl	8000b14 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000b96:	89fb      	ldrh	r3, [r7, #14]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	81fb      	strh	r3, [r7, #14]
 8000b9c:	89fa      	ldrh	r2, [r7, #14]
 8000b9e:	887b      	ldrh	r3, [r7, #2]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d3ef      	bcc.n	8000b84 <LCD_Draw_Vertical_Line+0x24>
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd90      	pop	{r4, r7, pc}

08000bae <LCD_Draw_Horizontal_Line>:

void LCD_Draw_Horizontal_Line(uint16_t x, uint16_t y, uint16_t len, uint16_t color)
{
 8000bae:	b590      	push	{r4, r7, lr}
 8000bb0:	b085      	sub	sp, #20
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	4604      	mov	r4, r0
 8000bb6:	4608      	mov	r0, r1
 8000bb8:	4611      	mov	r1, r2
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4623      	mov	r3, r4
 8000bbe:	80fb      	strh	r3, [r7, #6]
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	80bb      	strh	r3, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	807b      	strh	r3, [r7, #2]
 8000bc8:	4613      	mov	r3, r2
 8000bca:	803b      	strh	r3, [r7, #0]
  for (uint16_t i = 0; i < len; i++)
 8000bcc:	2300      	movs	r3, #0
 8000bce:	81fb      	strh	r3, [r7, #14]
 8000bd0:	e00b      	b.n	8000bea <LCD_Draw_Horizontal_Line+0x3c>
  {
	  LCD_Draw_Pixel(i+x, y, color);
 8000bd2:	89fa      	ldrh	r2, [r7, #14]
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	883a      	ldrh	r2, [r7, #0]
 8000bdc:	88b9      	ldrh	r1, [r7, #4]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff ff98 	bl	8000b14 <LCD_Draw_Pixel>
  for (uint16_t i = 0; i < len; i++)
 8000be4:	89fb      	ldrh	r3, [r7, #14]
 8000be6:	3301      	adds	r3, #1
 8000be8:	81fb      	strh	r3, [r7, #14]
 8000bea:	89fa      	ldrh	r2, [r7, #14]
 8000bec:	887b      	ldrh	r3, [r7, #2]
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d3ef      	bcc.n	8000bd2 <LCD_Draw_Horizontal_Line+0x24>
  }
}
 8000bf2:	bf00      	nop
 8000bf4:	bf00      	nop
 8000bf6:	3714      	adds	r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd90      	pop	{r4, r7, pc}

08000bfc <LCD_Clear>:

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	460a      	mov	r2, r1
 8000c06:	71fb      	strb	r3, [r7, #7]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d10e      	bne.n	8000c30 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c12:	2300      	movs	r3, #0
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	e007      	b.n	8000c28 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000c18:	4908      	ldr	r1, [pc, #32]	@ (8000c3c <LCD_Clear+0x40>)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	88ba      	ldrh	r2, [r7, #4]
 8000c1e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	3301      	adds	r3, #1
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000c2e:	d3f3      	bcc.n	8000c18 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000c30:	bf00      	nop
 8000c32:	3714      	adds	r7, #20
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	2000018c 	.word	0x2000018c

08000c40 <LCD_Draw_Rectangle_Empty>:

void LCD_Draw_Rectangle_Empty(uint16_t Xpos, uint16_t Ypos, uint16_t len, uint16_t height, uint16_t color){
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4604      	mov	r4, r0
 8000c48:	4608      	mov	r0, r1
 8000c4a:	4611      	mov	r1, r2
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	4623      	mov	r3, r4
 8000c50:	80fb      	strh	r3, [r7, #6]
 8000c52:	4603      	mov	r3, r0
 8000c54:	80bb      	strh	r3, [r7, #4]
 8000c56:	460b      	mov	r3, r1
 8000c58:	807b      	strh	r3, [r7, #2]
 8000c5a:	4613      	mov	r3, r2
 8000c5c:	803b      	strh	r3, [r7, #0]
	//draw vertical x,y,height
	//draw vertical x+length,y,height
	//draw horizontal x,y,length
	//draw horizontal x,y+height,length
	LCD_Draw_Vertical_Line(Xpos,Ypos,height,color);
 8000c5e:	8b3b      	ldrh	r3, [r7, #24]
 8000c60:	883a      	ldrh	r2, [r7, #0]
 8000c62:	88b9      	ldrh	r1, [r7, #4]
 8000c64:	88f8      	ldrh	r0, [r7, #6]
 8000c66:	f7ff ff7b 	bl	8000b60 <LCD_Draw_Vertical_Line>
	LCD_Draw_Vertical_Line(Xpos+len,Ypos,height,color);
 8000c6a:	88fa      	ldrh	r2, [r7, #6]
 8000c6c:	887b      	ldrh	r3, [r7, #2]
 8000c6e:	4413      	add	r3, r2
 8000c70:	b298      	uxth	r0, r3
 8000c72:	8b3b      	ldrh	r3, [r7, #24]
 8000c74:	883a      	ldrh	r2, [r7, #0]
 8000c76:	88b9      	ldrh	r1, [r7, #4]
 8000c78:	f7ff ff72 	bl	8000b60 <LCD_Draw_Vertical_Line>
	LCD_Draw_Horizontal_Line(Xpos,Ypos,len,color);
 8000c7c:	8b3b      	ldrh	r3, [r7, #24]
 8000c7e:	887a      	ldrh	r2, [r7, #2]
 8000c80:	88b9      	ldrh	r1, [r7, #4]
 8000c82:	88f8      	ldrh	r0, [r7, #6]
 8000c84:	f7ff ff93 	bl	8000bae <LCD_Draw_Horizontal_Line>
	LCD_Draw_Horizontal_Line(Xpos,Ypos+height,len,color);
 8000c88:	88ba      	ldrh	r2, [r7, #4]
 8000c8a:	883b      	ldrh	r3, [r7, #0]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	b299      	uxth	r1, r3
 8000c90:	8b3b      	ldrh	r3, [r7, #24]
 8000c92:	887a      	ldrh	r2, [r7, #2]
 8000c94:	88f8      	ldrh	r0, [r7, #6]
 8000c96:	f7ff ff8a 	bl	8000bae <LCD_Draw_Horizontal_Line>
}
 8000c9a:	bf00      	nop
 8000c9c:	370c      	adds	r7, #12
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd90      	pop	{r4, r7, pc}
	...

08000ca4 <LCD_SetTextColor>:
	LCD_Draw_Rectangle_Fill(Xpos+BLOCK_LENGTH,Ypos+BLOCK_LENGTH,BLOCK_LENGTH,BLOCK_LENGTH,LCD_COLOR_GREY);
}

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000cae:	4a04      	ldr	r2, [pc, #16]	@ (8000cc0 <LCD_SetTextColor+0x1c>)
 8000cb0:	88fb      	ldrh	r3, [r7, #6]
 8000cb2:	8013      	strh	r3, [r2, #0]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	20000000 	.word	0x20000000

08000cc4 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000ccc:	4a04      	ldr	r2, [pc, #16]	@ (8000ce0 <LCD_SetFont+0x1c>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000188 	.word	0x20000188

08000ce4 <screen2>:
	LCD_DisplayChar(125,200,'r');
	LCD_DisplayChar(132,200,'t');
	LCD_Draw_Rectangle_Empty(70,160,100,100,LCD_COLOR_BLACK);
}

void screen2(void){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af02      	add	r7, sp, #8
	//320 = bottom of screen
	//250 = right of screen
	//10 tall x 6 wide
	//30*10 = 300
	//30*6 = 180
	LCD_SetTextColor(LCD_COLOR_BLACK);
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff ffda 	bl	8000ca4 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 8000cf0:	4809      	ldr	r0, [pc, #36]	@ (8000d18 <screen2+0x34>)
 8000cf2:	f7ff ffe7 	bl	8000cc4 <LCD_SetFont>

	clearScreen();
 8000cf6:	f7ff fea5 	bl	8000a44 <clearScreen>

	// Border
	LCD_Draw_Rectangle_Empty(30,10,180,300,LCD_COLOR_BLACK);
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000d02:	22b4      	movs	r2, #180	@ 0xb4
 8000d04:	210a      	movs	r1, #10
 8000d06:	201e      	movs	r0, #30
 8000d08:	f7ff ff9a 	bl	8000c40 <LCD_Draw_Rectangle_Empty>
	}
	RNG_DeInit();
	*/

	// Timer
	Timer_StartInterrupt();
 8000d0c:	f000 f890 	bl	8000e30 <Timer_StartInterrupt>
		}
	}
	*/

	// Figure out block stacking & collision
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	20000004 	.word	0x20000004

08000d1c <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d24:	bf00      	nop
 8000d26:	e7fd      	b.n	8000d24 <LCD_Error_Handler+0x8>

08000d28 <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000d2c:	f000 fe82 	bl	8001a34 <STMPE811_Init>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b02      	cmp	r3, #2
 8000d34:	d001      	beq.n	8000d3a <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialization
 8000d36:	bf00      	nop
 8000d38:	e7fd      	b.n	8000d36 <InitializeLCDTouch+0xe>
  }
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <DetermineTouchPosition>:
{
	return STMPE811_ReadTouch(touchStruct);
}

void DetermineTouchPosition(STMPE811_TouchData * touchStruct)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
	STMPE811_DetermineTouchPosition(touchStruct);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f000 ff5e 	bl	8001c08 <STMPE811_DetermineTouchPosition>
}
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <ReadRegisterFromTouchModule>:

uint8_t ReadRegisterFromTouchModule(uint8_t RegToRead)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
	return STMPE811_Read(RegToRead);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 ff2e 	bl	8001bc2 <STMPE811_Read>
 8000d66:	4603      	mov	r3, r0
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <WriteDataToTouchModule>:

void WriteDataToTouchModule(uint8_t RegToWrite, uint8_t writeData)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	460a      	mov	r2, r1
 8000d7a:	71fb      	strb	r3, [r7, #7]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	71bb      	strb	r3, [r7, #6]
	STMPE811_Write(RegToWrite, writeData);
 8000d80:	79ba      	ldrb	r2, [r7, #6]
 8000d82:	79fb      	ldrb	r3, [r7, #7]
 8000d84:	4611      	mov	r1, r2
 8000d86:	4618      	mov	r0, r3
 8000d88:	f000 ff2c 	bl	8001be4 <STMPE811_Write>
}
 8000d8c:	bf00      	nop
 8000d8e:	3708      	adds	r7, #8
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}

08000d94 <Timer_Init>:
TIM_HandleTypeDef htim6;


// FUNCTIONS

void Timer_Init(){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
	htim6.Instance = TIM6;
 8000d98:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <Timer_Init+0x48>)
 8000d9a:	4a11      	ldr	r2, [pc, #68]	@ (8000de0 <Timer_Init+0x4c>)
 8000d9c:	601a      	str	r2, [r3, #0]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <Timer_Init+0x48>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	619a      	str	r2, [r3, #24]
	htim6.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000da4:	4b0d      	ldr	r3, [pc, #52]	@ (8000ddc <Timer_Init+0x48>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
	htim6.Init.Period = PERIOD;
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <Timer_Init+0x48>)
 8000dac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000db0:	60da      	str	r2, [r3, #12]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <Timer_Init+0x48>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
	htim6.Init.Prescaler = PRESCALER;
 8000db8:	4b08      	ldr	r3, [pc, #32]	@ (8000ddc <Timer_Init+0x48>)
 8000dba:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000dbe:	605a      	str	r2, [r3, #4]

	Timer_ClockControl(ENABLE);
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	f000 f80f 	bl	8000de4 <Timer_ClockControl>
	Timer_Error_Handler(HAL_TIM_Base_Init(&htim6));
 8000dc6:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <Timer_Init+0x48>)
 8000dc8:	f004 fb74 	bl	80054b4 <HAL_TIM_Base_Init>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 f84a 	bl	8000e68 <Timer_Error_Handler>
	Timer_Reset();
 8000dd4:	f000 f83a 	bl	8000e4c <Timer_Reset>
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	2002598c 	.word	0x2002598c
 8000de0:	40001000 	.word	0x40001000

08000de4 <Timer_ClockControl>:

void Timer_ClockControl(uint8_t enOrDis){
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
	if(enOrDis == ENABLE){
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d10e      	bne.n	8000e12 <Timer_ClockControl+0x2e>
		__HAL_RCC_TIM6_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <Timer_ClockControl+0x48>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8000e2c <Timer_ClockControl+0x48>)
 8000dfe:	f043 0310 	orr.w	r3, r3, #16
 8000e02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <Timer_ClockControl+0x48>)
 8000e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
	}
	else{
		__HAL_RCC_TIM6_CLK_DISABLE();
	}
}
 8000e10:	e005      	b.n	8000e1e <Timer_ClockControl+0x3a>
		__HAL_RCC_TIM6_CLK_DISABLE();
 8000e12:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <Timer_ClockControl+0x48>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e16:	4a05      	ldr	r2, [pc, #20]	@ (8000e2c <Timer_ClockControl+0x48>)
 8000e18:	f023 0310 	bic.w	r3, r3, #16
 8000e1c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000e1e:	bf00      	nop
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	40023800 	.word	0x40023800

08000e30 <Timer_StartInterrupt>:
	HAL_TIM_Base_Stop(&htim6);
}
#endif

#if USE_INTERRUPT_FOR_TIMER == 1
void Timer_StartInterrupt(){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	Timer_Error_Handler(HAL_TIM_Base_Start_IT(&htim6));
 8000e34:	4804      	ldr	r0, [pc, #16]	@ (8000e48 <Timer_StartInterrupt+0x18>)
 8000e36:	f004 fb8d 	bl	8005554 <HAL_TIM_Base_Start_IT>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f000 f813 	bl	8000e68 <Timer_Error_Handler>
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	2002598c 	.word	0x2002598c

08000e4c <Timer_Reset>:
void Timer_StopInterrupt(){
	Timer_Error_Handler(HAL_TIM_Base_Stop_IT(&htim6));
}
#endif

void Timer_Reset(){
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8000e50:	4b04      	ldr	r3, [pc, #16]	@ (8000e64 <Timer_Reset+0x18>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2200      	movs	r2, #0
 8000e56:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	2002598c 	.word	0x2002598c

08000e68 <Timer_Error_Handler>:

uint32_t Timer_GetARR(){
	return __HAL_TIM_GET_AUTORELOAD(&htim6);
}

void Timer_Error_Handler(HAL_StatusTypeDef input){
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
	if(input != HAL_OK){
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <Timer_Error_Handler+0x14>
		for(;;);
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Timer_Error_Handler+0x10>
	}
}
 8000e7c:	bf00      	nop
 8000e7e:	370c      	adds	r7, #12
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr

08000e88 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000e8c:	f000 f9fe 	bl	800128c <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000e90:	20ca      	movs	r0, #202	@ 0xca
 8000e92:	f000 f943 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000e96:	20c3      	movs	r0, #195	@ 0xc3
 8000e98:	f000 f94d 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000e9c:	2008      	movs	r0, #8
 8000e9e:	f000 f94a 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000ea2:	2050      	movs	r0, #80	@ 0x50
 8000ea4:	f000 f947 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000ea8:	20cf      	movs	r0, #207	@ 0xcf
 8000eaa:	f000 f937 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f000 f941 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000eb4:	20c1      	movs	r0, #193	@ 0xc1
 8000eb6:	f000 f93e 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000eba:	2030      	movs	r0, #48	@ 0x30
 8000ebc:	f000 f93b 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000ec0:	20ed      	movs	r0, #237	@ 0xed
 8000ec2:	f000 f92b 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000ec6:	2064      	movs	r0, #100	@ 0x64
 8000ec8:	f000 f935 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f000 f932 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000ed2:	2012      	movs	r0, #18
 8000ed4:	f000 f92f 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000ed8:	2081      	movs	r0, #129	@ 0x81
 8000eda:	f000 f92c 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000ede:	20e8      	movs	r0, #232	@ 0xe8
 8000ee0:	f000 f91c 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000ee4:	2085      	movs	r0, #133	@ 0x85
 8000ee6:	f000 f926 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000eea:	2000      	movs	r0, #0
 8000eec:	f000 f923 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000ef0:	2078      	movs	r0, #120	@ 0x78
 8000ef2:	f000 f920 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000ef6:	20cb      	movs	r0, #203	@ 0xcb
 8000ef8:	f000 f910 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000efc:	2039      	movs	r0, #57	@ 0x39
 8000efe:	f000 f91a 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000f02:	202c      	movs	r0, #44	@ 0x2c
 8000f04:	f000 f917 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f000 f914 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000f0e:	2034      	movs	r0, #52	@ 0x34
 8000f10:	f000 f911 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000f14:	2002      	movs	r0, #2
 8000f16:	f000 f90e 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000f1a:	20f7      	movs	r0, #247	@ 0xf7
 8000f1c:	f000 f8fe 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000f20:	2020      	movs	r0, #32
 8000f22:	f000 f908 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000f26:	20ea      	movs	r0, #234	@ 0xea
 8000f28:	f000 f8f8 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 f902 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000f32:	2000      	movs	r0, #0
 8000f34:	f000 f8ff 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000f38:	20b1      	movs	r0, #177	@ 0xb1
 8000f3a:	f000 f8ef 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000f3e:	2000      	movs	r0, #0
 8000f40:	f000 f8f9 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000f44:	201b      	movs	r0, #27
 8000f46:	f000 f8f6 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000f4a:	20b6      	movs	r0, #182	@ 0xb6
 8000f4c:	f000 f8e6 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000f50:	200a      	movs	r0, #10
 8000f52:	f000 f8f0 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000f56:	20a2      	movs	r0, #162	@ 0xa2
 8000f58:	f000 f8ed 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000f5c:	20c0      	movs	r0, #192	@ 0xc0
 8000f5e:	f000 f8dd 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000f62:	2010      	movs	r0, #16
 8000f64:	f000 f8e7 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000f68:	20c1      	movs	r0, #193	@ 0xc1
 8000f6a:	f000 f8d7 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000f6e:	2010      	movs	r0, #16
 8000f70:	f000 f8e1 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000f74:	20c5      	movs	r0, #197	@ 0xc5
 8000f76:	f000 f8d1 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000f7a:	2045      	movs	r0, #69	@ 0x45
 8000f7c:	f000 f8db 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000f80:	2015      	movs	r0, #21
 8000f82:	f000 f8d8 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000f86:	20c7      	movs	r0, #199	@ 0xc7
 8000f88:	f000 f8c8 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000f8c:	2090      	movs	r0, #144	@ 0x90
 8000f8e:	f000 f8d2 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000f92:	2036      	movs	r0, #54	@ 0x36
 8000f94:	f000 f8c2 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000f98:	20c8      	movs	r0, #200	@ 0xc8
 8000f9a:	f000 f8cc 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000f9e:	20f2      	movs	r0, #242	@ 0xf2
 8000fa0:	f000 f8bc 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f000 f8c6 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000faa:	20b0      	movs	r0, #176	@ 0xb0
 8000fac:	f000 f8b6 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000fb0:	20c2      	movs	r0, #194	@ 0xc2
 8000fb2:	f000 f8c0 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000fb6:	20b6      	movs	r0, #182	@ 0xb6
 8000fb8:	f000 f8b0 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000fbc:	200a      	movs	r0, #10
 8000fbe:	f000 f8ba 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000fc2:	20a7      	movs	r0, #167	@ 0xa7
 8000fc4:	f000 f8b7 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000fc8:	2027      	movs	r0, #39	@ 0x27
 8000fca:	f000 f8b4 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000fce:	2004      	movs	r0, #4
 8000fd0:	f000 f8b1 	bl	8001136 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000fd4:	202a      	movs	r0, #42	@ 0x2a
 8000fd6:	f000 f8a1 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f000 f8ab 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f000 f8a8 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f8a5 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000fec:	20ef      	movs	r0, #239	@ 0xef
 8000fee:	f000 f8a2 	bl	8001136 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000ff2:	202b      	movs	r0, #43	@ 0x2b
 8000ff4:	f000 f892 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f000 f89c 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 f899 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8001004:	2001      	movs	r0, #1
 8001006:	f000 f896 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 800100a:	203f      	movs	r0, #63	@ 0x3f
 800100c:	f000 f893 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001010:	20f6      	movs	r0, #246	@ 0xf6
 8001012:	f000 f883 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001016:	2001      	movs	r0, #1
 8001018:	f000 f88d 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800101c:	2000      	movs	r0, #0
 800101e:	f000 f88a 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001022:	2006      	movs	r0, #6
 8001024:	f000 f887 	bl	8001136 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8001028:	202c      	movs	r0, #44	@ 0x2c
 800102a:	f000 f877 	bl	800111c <ili9341_Write_Reg>
  LCD_Delay(200);
 800102e:	20c8      	movs	r0, #200	@ 0xc8
 8001030:	f000 f9e8 	bl	8001404 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8001034:	2026      	movs	r0, #38	@ 0x26
 8001036:	f000 f871 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800103a:	2001      	movs	r0, #1
 800103c:	f000 f87b 	bl	8001136 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001040:	20e0      	movs	r0, #224	@ 0xe0
 8001042:	f000 f86b 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8001046:	200f      	movs	r0, #15
 8001048:	f000 f875 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 800104c:	2029      	movs	r0, #41	@ 0x29
 800104e:	f000 f872 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001052:	2024      	movs	r0, #36	@ 0x24
 8001054:	f000 f86f 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001058:	200c      	movs	r0, #12
 800105a:	f000 f86c 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 800105e:	200e      	movs	r0, #14
 8001060:	f000 f869 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8001064:	2009      	movs	r0, #9
 8001066:	f000 f866 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 800106a:	204e      	movs	r0, #78	@ 0x4e
 800106c:	f000 f863 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001070:	2078      	movs	r0, #120	@ 0x78
 8001072:	f000 f860 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8001076:	203c      	movs	r0, #60	@ 0x3c
 8001078:	f000 f85d 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800107c:	2009      	movs	r0, #9
 800107e:	f000 f85a 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8001082:	2013      	movs	r0, #19
 8001084:	f000 f857 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001088:	2005      	movs	r0, #5
 800108a:	f000 f854 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 800108e:	2017      	movs	r0, #23
 8001090:	f000 f851 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8001094:	2011      	movs	r0, #17
 8001096:	f000 f84e 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800109a:	2000      	movs	r0, #0
 800109c:	f000 f84b 	bl	8001136 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80010a0:	20e1      	movs	r0, #225	@ 0xe1
 80010a2:	f000 f83b 	bl	800111c <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f000 f845 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80010ac:	2016      	movs	r0, #22
 80010ae:	f000 f842 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80010b2:	201b      	movs	r0, #27
 80010b4:	f000 f83f 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80010b8:	2004      	movs	r0, #4
 80010ba:	f000 f83c 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80010be:	2011      	movs	r0, #17
 80010c0:	f000 f839 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80010c4:	2007      	movs	r0, #7
 80010c6:	f000 f836 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 80010ca:	2031      	movs	r0, #49	@ 0x31
 80010cc:	f000 f833 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 80010d0:	2033      	movs	r0, #51	@ 0x33
 80010d2:	f000 f830 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 80010d6:	2042      	movs	r0, #66	@ 0x42
 80010d8:	f000 f82d 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80010dc:	2005      	movs	r0, #5
 80010de:	f000 f82a 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 80010e2:	200c      	movs	r0, #12
 80010e4:	f000 f827 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 80010e8:	200a      	movs	r0, #10
 80010ea:	f000 f824 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 80010ee:	2028      	movs	r0, #40	@ 0x28
 80010f0:	f000 f821 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 80010f4:	202f      	movs	r0, #47	@ 0x2f
 80010f6:	f000 f81e 	bl	8001136 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 80010fa:	200f      	movs	r0, #15
 80010fc:	f000 f81b 	bl	8001136 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001100:	2011      	movs	r0, #17
 8001102:	f000 f80b 	bl	800111c <ili9341_Write_Reg>
  LCD_Delay(200);
 8001106:	20c8      	movs	r0, #200	@ 0xc8
 8001108:	f000 f97c 	bl	8001404 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 800110c:	2029      	movs	r0, #41	@ 0x29
 800110e:	f000 f805 	bl	800111c <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001112:	202c      	movs	r0, #44	@ 0x2c
 8001114:	f000 f802 	bl	800111c <ili9341_Write_Reg>
}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}

0800111c <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f949 	bl	80013c0 <LCD_IO_WriteReg>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b082      	sub	sp, #8
 800113a:	af00      	add	r7, sp, #0
 800113c:	4603      	mov	r3, r0
 800113e:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001140:	88fb      	ldrh	r3, [r7, #6]
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f91a 	bl	800137c <LCD_IO_WriteData>
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001154:	4819      	ldr	r0, [pc, #100]	@ (80011bc <SPI_Init+0x6c>)
 8001156:	f004 f8c2 	bl	80052de <HAL_SPI_GetState>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d12b      	bne.n	80011b8 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <SPI_Init+0x6c>)
 8001162:	4a17      	ldr	r2, [pc, #92]	@ (80011c0 <SPI_Init+0x70>)
 8001164:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001166:	4b15      	ldr	r3, [pc, #84]	@ (80011bc <SPI_Init+0x6c>)
 8001168:	2218      	movs	r2, #24
 800116a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <SPI_Init+0x6c>)
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001172:	4b12      	ldr	r3, [pc, #72]	@ (80011bc <SPI_Init+0x6c>)
 8001174:	2200      	movs	r2, #0
 8001176:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001178:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <SPI_Init+0x6c>)
 800117a:	2200      	movs	r2, #0
 800117c:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <SPI_Init+0x6c>)
 8001180:	2200      	movs	r2, #0
 8001182:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001184:	4b0d      	ldr	r3, [pc, #52]	@ (80011bc <SPI_Init+0x6c>)
 8001186:	2207      	movs	r2, #7
 8001188:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <SPI_Init+0x6c>)
 800118c:	2200      	movs	r2, #0
 800118e:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001190:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <SPI_Init+0x6c>)
 8001192:	2200      	movs	r2, #0
 8001194:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <SPI_Init+0x6c>)
 8001198:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800119c:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <SPI_Init+0x6c>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <SPI_Init+0x6c>)
 80011a6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011aa:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80011ac:	4803      	ldr	r0, [pc, #12]	@ (80011bc <SPI_Init+0x6c>)
 80011ae:	f000 f833 	bl	8001218 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80011b2:	4802      	ldr	r0, [pc, #8]	@ (80011bc <SPI_Init+0x6c>)
 80011b4:	f003 fe9e 	bl	8004ef4 <HAL_SPI_Init>
  }
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200259d4 	.word	0x200259d4
 80011c0:	40015000 	.word	0x40015000

080011c4 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80011ce:	2300      	movs	r3, #0
 80011d0:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <SPI_Write+0x34>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	1db9      	adds	r1, r7, #6
 80011d8:	2201      	movs	r2, #1
 80011da:	4808      	ldr	r0, [pc, #32]	@ (80011fc <SPI_Write+0x38>)
 80011dc:	f003 ff3b 	bl	8005056 <HAL_SPI_Transmit>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 80011ea:	f000 f809 	bl	8001200 <SPI_Error>
  }
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	2000000c 	.word	0x2000000c
 80011fc:	200259d4 	.word	0x200259d4

08001200 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001204:	4803      	ldr	r0, [pc, #12]	@ (8001214 <SPI_Error+0x14>)
 8001206:	f003 fefe 	bl	8005006 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800120a:	f7ff ffa1 	bl	8001150 <SPI_Init>
}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200259d4 	.word	0x200259d4

08001218 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	@ 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001220:	2300      	movs	r3, #0
 8001222:	613b      	str	r3, [r7, #16]
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <SPI_MspInit+0x6c>)
 8001226:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001228:	4a16      	ldr	r2, [pc, #88]	@ (8001284 <SPI_MspInit+0x6c>)
 800122a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800122e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001230:	4b14      	ldr	r3, [pc, #80]	@ (8001284 <SPI_MspInit+0x6c>)
 8001232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001234:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <SPI_MspInit+0x6c>)
 8001242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001244:	4a0f      	ldr	r2, [pc, #60]	@ (8001284 <SPI_MspInit+0x6c>)
 8001246:	f043 0320 	orr.w	r3, r3, #32
 800124a:	6313      	str	r3, [r2, #48]	@ 0x30
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <SPI_MspInit+0x6c>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001250:	f003 0320 	and.w	r3, r3, #32
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001258:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800125e:	2302      	movs	r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001262:	2302      	movs	r3, #2
 8001264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8001266:	2301      	movs	r3, #1
 8001268:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800126a:	2305      	movs	r3, #5
 800126c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 800126e:	f107 0314 	add.w	r3, r7, #20
 8001272:	4619      	mov	r1, r3
 8001274:	4804      	ldr	r0, [pc, #16]	@ (8001288 <SPI_MspInit+0x70>)
 8001276:	f001 fa39 	bl	80026ec <HAL_GPIO_Init>
}
 800127a:	bf00      	nop
 800127c:	3728      	adds	r7, #40	@ 0x28
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40021400 	.word	0x40021400

0800128c <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b088      	sub	sp, #32
 8001290:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001292:	4b36      	ldr	r3, [pc, #216]	@ (800136c <LCD_IO_Init+0xe0>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d164      	bne.n	8001364 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800129a:	4b34      	ldr	r3, [pc, #208]	@ (800136c <LCD_IO_Init+0xe0>)
 800129c:	2201      	movs	r2, #1
 800129e:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
 80012a4:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a8:	4a31      	ldr	r2, [pc, #196]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012aa:	f043 0308 	orr.w	r3, r3, #8
 80012ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b0:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	f003 0308 	and.w	r3, r3, #8
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80012bc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80012ca:	2302      	movs	r3, #2
 80012cc:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	4619      	mov	r1, r3
 80012d4:	4827      	ldr	r0, [pc, #156]	@ (8001374 <LCD_IO_Init+0xe8>)
 80012d6:	f001 fa09 	bl	80026ec <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]
 80012de:	4b24      	ldr	r3, [pc, #144]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	4a23      	ldr	r2, [pc, #140]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ea:	4b21      	ldr	r3, [pc, #132]	@ (8001370 <LCD_IO_Init+0xe4>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80012f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001304:	2302      	movs	r3, #2
 8001306:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001308:	f107 030c 	add.w	r3, r7, #12
 800130c:	4619      	mov	r1, r3
 800130e:	4819      	ldr	r0, [pc, #100]	@ (8001374 <LCD_IO_Init+0xe8>)
 8001310:	f001 f9ec 	bl	80026ec <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001314:	2300      	movs	r3, #0
 8001316:	603b      	str	r3, [r7, #0]
 8001318:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <LCD_IO_Init+0xe4>)
 800131a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131c:	4a14      	ldr	r2, [pc, #80]	@ (8001370 <LCD_IO_Init+0xe4>)
 800131e:	f043 0304 	orr.w	r3, r3, #4
 8001322:	6313      	str	r3, [r2, #48]	@ 0x30
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <LCD_IO_Init+0xe4>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001328:	f003 0304 	and.w	r3, r3, #4
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001330:	2304      	movs	r3, #4
 8001332:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001334:	2301      	movs	r3, #1
 8001336:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800133c:	2302      	movs	r3, #2
 800133e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001340:	f107 030c 	add.w	r3, r7, #12
 8001344:	4619      	mov	r1, r3
 8001346:	480c      	ldr	r0, [pc, #48]	@ (8001378 <LCD_IO_Init+0xec>)
 8001348:	f001 f9d0 	bl	80026ec <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 800134c:	2200      	movs	r2, #0
 800134e:	2104      	movs	r1, #4
 8001350:	4809      	ldr	r0, [pc, #36]	@ (8001378 <LCD_IO_Init+0xec>)
 8001352:	f001 fc83 	bl	8002c5c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8001356:	2201      	movs	r2, #1
 8001358:	2104      	movs	r1, #4
 800135a:	4807      	ldr	r0, [pc, #28]	@ (8001378 <LCD_IO_Init+0xec>)
 800135c:	f001 fc7e 	bl	8002c5c <HAL_GPIO_WritePin>

    SPI_Init();
 8001360:	f7ff fef6 	bl	8001150 <SPI_Init>
  }
}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20025a2c 	.word	0x20025a2c
 8001370:	40023800 	.word	0x40023800
 8001374:	40020c00 	.word	0x40020c00
 8001378:	40020800 	.word	0x40020800

0800137c <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8001386:	2201      	movs	r2, #1
 8001388:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800138c:	480a      	ldr	r0, [pc, #40]	@ (80013b8 <LCD_IO_WriteData+0x3c>)
 800138e:	f001 fc65 	bl	8002c5c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001392:	2200      	movs	r2, #0
 8001394:	2104      	movs	r1, #4
 8001396:	4809      	ldr	r0, [pc, #36]	@ (80013bc <LCD_IO_WriteData+0x40>)
 8001398:	f001 fc60 	bl	8002c5c <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ff10 	bl	80011c4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80013a4:	2201      	movs	r2, #1
 80013a6:	2104      	movs	r1, #4
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <LCD_IO_WriteData+0x40>)
 80013aa:	f001 fc57 	bl	8002c5c <HAL_GPIO_WritePin>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	40020c00 	.word	0x40020c00
 80013bc:	40020800 	.word	0x40020800

080013c0 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80013ca:	2200      	movs	r2, #0
 80013cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013d0:	480a      	ldr	r0, [pc, #40]	@ (80013fc <LCD_IO_WriteReg+0x3c>)
 80013d2:	f001 fc43 	bl	8002c5c <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80013d6:	2200      	movs	r2, #0
 80013d8:	2104      	movs	r1, #4
 80013da:	4809      	ldr	r0, [pc, #36]	@ (8001400 <LCD_IO_WriteReg+0x40>)
 80013dc:	f001 fc3e 	bl	8002c5c <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff feed 	bl	80011c4 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80013ea:	2201      	movs	r2, #1
 80013ec:	2104      	movs	r1, #4
 80013ee:	4804      	ldr	r0, [pc, #16]	@ (8001400 <LCD_IO_WriteReg+0x40>)
 80013f0:	f001 fc34 	bl	8002c5c <HAL_GPIO_WritePin>
}
 80013f4:	bf00      	nop
 80013f6:	3708      	adds	r7, #8
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	40020c00 	.word	0x40020c00
 8001400:	40020800 	.word	0x40020800

08001404 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f000 ffc1 	bl	8002394 <HAL_Delay>
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}

0800141a <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 800141a:	b580      	push	{r7, lr}
 800141c:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800141e:	f000 ff47 	bl	80022b0 <HAL_Init>

	// The default system configuration function is "suspect" so we need to make our own clock configuration
	// Note - You, the developer, MAY have to play with some of this configuration as you progress in your project
	SystemClockOverride();
 8001422:	f000 f811 	bl	8001448 <SystemClockOverride>
	ApplicationInit();
 8001426:	f7ff f8ab 	bl	8000580 <ApplicationInit>

	HAL_Delay(5000);
 800142a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800142e:	f000 ffb1 	bl	8002394 <HAL_Delay>
	}
#endif

#if TESTING_BUTTON == 1
	while(1){
		LCD_Clear(0, LCD_COLOR_WHITE);
 8001432:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001436:	2000      	movs	r0, #0
 8001438:	f7ff fbe0 	bl	8000bfc <LCD_Clear>
		HAL_Delay(5000);
 800143c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001440:	f000 ffa8 	bl	8002394 <HAL_Delay>
		LCD_Clear(0, LCD_COLOR_WHITE);
 8001444:	bf00      	nop
 8001446:	e7f4      	b.n	8001432 <main+0x18>

08001448 <SystemClockOverride>:
    Error_Handler();
  }
}

void SystemClockOverride(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b092      	sub	sp, #72	@ 0x48
 800144c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	603b      	str	r3, [r7, #0]
 8001452:	4b1c      	ldr	r3, [pc, #112]	@ (80014c4 <SystemClockOverride+0x7c>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	4a1b      	ldr	r2, [pc, #108]	@ (80014c4 <SystemClockOverride+0x7c>)
 8001458:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800145c:	6413      	str	r3, [r2, #64]	@ 0x40
 800145e:	4b19      	ldr	r3, [pc, #100]	@ (80014c4 <SystemClockOverride+0x7c>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001466:	603b      	str	r3, [r7, #0]
 8001468:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800146a:	2301      	movs	r3, #1
 800146c:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800146e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001472:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001474:	2302      	movs	r3, #2
 8001476:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001478:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800147c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 800147e:	2308      	movs	r3, #8
 8001480:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001482:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001486:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001488:	2302      	movs	r3, #2
 800148a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800148c:	2307      	movs	r3, #7
 800148e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	4618      	mov	r0, r3
 8001494:	f002 feea 	bl	800426c <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001498:	230f      	movs	r3, #15
 800149a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149c:	2302      	movs	r3, #2
 800149e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014a4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014a8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ae:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 80014b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014b4:	2105      	movs	r1, #5
 80014b6:	4618      	mov	r0, r3
 80014b8:	f003 f950 	bl	800475c <HAL_RCC_ClockConfig>
}
 80014bc:	bf00      	nop
 80014be:	3748      	adds	r7, #72	@ 0x48
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40023800 	.word	0x40023800

080014c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80014cc:	b672      	cpsid	i
}
 80014ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014d0:	bf00      	nop
 80014d2:	e7fd      	b.n	80014d0 <Error_Handler+0x8>

080014d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	607b      	str	r3, [r7, #4]
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <HAL_MspInit+0x4c>)
 80014e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001520 <HAL_MspInit+0x4c>)
 80014e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001520 <HAL_MspInit+0x4c>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	603b      	str	r3, [r7, #0]
 80014fa:	4b09      	ldr	r3, [pc, #36]	@ (8001520 <HAL_MspInit+0x4c>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	4a08      	ldr	r2, [pc, #32]	@ (8001520 <HAL_MspInit+0x4c>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001504:	6413      	str	r3, [r2, #64]	@ 0x40
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_MspInit+0x4c>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001512:	2007      	movs	r0, #7
 8001514:	f001 f874 	bl	8002600 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40023800 	.word	0x40023800

08001524 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	@ 0x28
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a29      	ldr	r2, [pc, #164]	@ (80015e8 <HAL_I2C_MspInit+0xc4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d14b      	bne.n	80015de <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	613b      	str	r3, [r7, #16]
 800154a:	4b28      	ldr	r3, [pc, #160]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	4a27      	ldr	r2, [pc, #156]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 8001550:	f043 0304 	orr.w	r3, r3, #4
 8001554:	6313      	str	r3, [r2, #48]	@ 0x30
 8001556:	4b25      	ldr	r3, [pc, #148]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800155a:	f003 0304 	and.w	r3, r3, #4
 800155e:	613b      	str	r3, [r7, #16]
 8001560:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
 8001566:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156a:	4a20      	ldr	r2, [pc, #128]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6313      	str	r3, [r2, #48]	@ 0x30
 8001572:	4b1e      	ldr	r3, [pc, #120]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 800157e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001582:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001584:	2312      	movs	r3, #18
 8001586:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001590:	2304      	movs	r3, #4
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	4815      	ldr	r0, [pc, #84]	@ (80015f0 <HAL_I2C_MspInit+0xcc>)
 800159c:	f001 f8a6 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80015a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015a6:	2312      	movs	r3, #18
 80015a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	2300      	movs	r3, #0
 80015b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80015b2:	2304      	movs	r3, #4
 80015b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	480d      	ldr	r0, [pc, #52]	@ (80015f4 <HAL_I2C_MspInit+0xd0>)
 80015be:	f001 f895 	bl	80026ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80015c2:	2300      	movs	r3, #0
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	4b09      	ldr	r3, [pc, #36]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 80015cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d2:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_I2C_MspInit+0xc8>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 80015de:	bf00      	nop
 80015e0:	3728      	adds	r7, #40	@ 0x28
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	40005c00 	.word	0x40005c00
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b09a      	sub	sp, #104	@ 0x68
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001610:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001614:	2230      	movs	r2, #48	@ 0x30
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f004 fbf7 	bl	8005e0c <memset>
  if(hltdc->Instance==LTDC)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a81      	ldr	r2, [pc, #516]	@ (8001828 <HAL_LTDC_MspInit+0x230>)
 8001624:	4293      	cmp	r3, r2
 8001626:	f040 80fa 	bne.w	800181e <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800162a:	2308      	movs	r3, #8
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800162e:	2332      	movs	r3, #50	@ 0x32
 8001630:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001632:	2302      	movs	r3, #2
 8001634:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001636:	2300      	movs	r3, #0
 8001638:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800163a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800163e:	4618      	mov	r0, r3
 8001640:	f003 fa98 	bl	8004b74 <HAL_RCCEx_PeriphCLKConfig>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 800164a:	f7ff ff3d 	bl	80014c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	623b      	str	r3, [r7, #32]
 8001652:	4b76      	ldr	r3, [pc, #472]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001656:	4a75      	ldr	r2, [pc, #468]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001658:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800165c:	6453      	str	r3, [r2, #68]	@ 0x44
 800165e:	4b73      	ldr	r3, [pc, #460]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001662:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001666:	623b      	str	r3, [r7, #32]
 8001668:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
 800166e:	4b6f      	ldr	r3, [pc, #444]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	4a6e      	ldr	r2, [pc, #440]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001674:	f043 0320 	orr.w	r3, r3, #32
 8001678:	6313      	str	r3, [r2, #48]	@ 0x30
 800167a:	4b6c      	ldr	r3, [pc, #432]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	f003 0320 	and.w	r3, r3, #32
 8001682:	61fb      	str	r3, [r7, #28]
 8001684:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	61bb      	str	r3, [r7, #24]
 800168a:	4b68      	ldr	r3, [pc, #416]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a67      	ldr	r2, [pc, #412]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b65      	ldr	r3, [pc, #404]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	61bb      	str	r3, [r7, #24]
 80016a0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	617b      	str	r3, [r7, #20]
 80016a6:	4b61      	ldr	r3, [pc, #388]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016aa:	4a60      	ldr	r2, [pc, #384]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016ac:	f043 0302 	orr.w	r3, r3, #2
 80016b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b2:	4b5e      	ldr	r3, [pc, #376]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	617b      	str	r3, [r7, #20]
 80016bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	4b5a      	ldr	r3, [pc, #360]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c6:	4a59      	ldr	r2, [pc, #356]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ce:	4b57      	ldr	r3, [pc, #348]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b53      	ldr	r3, [pc, #332]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	4a52      	ldr	r2, [pc, #328]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ea:	4b50      	ldr	r3, [pc, #320]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f6:	2300      	movs	r3, #0
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	4b4c      	ldr	r3, [pc, #304]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fe:	4a4b      	ldr	r2, [pc, #300]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001700:	f043 0308 	orr.w	r3, r3, #8
 8001704:	6313      	str	r3, [r2, #48]	@ 0x30
 8001706:	4b49      	ldr	r3, [pc, #292]	@ (800182c <HAL_LTDC_MspInit+0x234>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	f003 0308 	and.w	r3, r3, #8
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001716:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001724:	230e      	movs	r3, #14
 8001726:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001728:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800172c:	4619      	mov	r1, r3
 800172e:	4840      	ldr	r0, [pc, #256]	@ (8001830 <HAL_LTDC_MspInit+0x238>)
 8001730:	f000 ffdc 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001734:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001738:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173a:	2302      	movs	r3, #2
 800173c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001742:	2300      	movs	r3, #0
 8001744:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001746:	230e      	movs	r3, #14
 8001748:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800174e:	4619      	mov	r1, r3
 8001750:	4838      	ldr	r0, [pc, #224]	@ (8001834 <HAL_LTDC_MspInit+0x23c>)
 8001752:	f000 ffcb 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001756:	2303      	movs	r3, #3
 8001758:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001766:	2309      	movs	r3, #9
 8001768:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800176a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800176e:	4619      	mov	r1, r3
 8001770:	4831      	ldr	r0, [pc, #196]	@ (8001838 <HAL_LTDC_MspInit+0x240>)
 8001772:	f000 ffbb 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001776:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800177a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001788:	230e      	movs	r3, #14
 800178a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800178c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001790:	4619      	mov	r1, r3
 8001792:	4829      	ldr	r0, [pc, #164]	@ (8001838 <HAL_LTDC_MspInit+0x240>)
 8001794:	f000 ffaa 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001798:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800179c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179e:	2302      	movs	r3, #2
 80017a0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a6:	2300      	movs	r3, #0
 80017a8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017aa:	230e      	movs	r3, #14
 80017ac:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80017ae:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017b2:	4619      	mov	r1, r3
 80017b4:	4821      	ldr	r0, [pc, #132]	@ (800183c <HAL_LTDC_MspInit+0x244>)
 80017b6:	f000 ff99 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80017ba:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80017be:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017cc:	230e      	movs	r3, #14
 80017ce:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017d4:	4619      	mov	r1, r3
 80017d6:	481a      	ldr	r0, [pc, #104]	@ (8001840 <HAL_LTDC_MspInit+0x248>)
 80017d8:	f000 ff88 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80017dc:	2348      	movs	r3, #72	@ 0x48
 80017de:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	2302      	movs	r3, #2
 80017e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e8:	2300      	movs	r3, #0
 80017ea:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80017ec:	230e      	movs	r3, #14
 80017ee:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017f0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80017f4:	4619      	mov	r1, r3
 80017f6:	4813      	ldr	r0, [pc, #76]	@ (8001844 <HAL_LTDC_MspInit+0x24c>)
 80017f8:	f000 ff78 	bl	80026ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80017fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001800:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001802:	2302      	movs	r3, #2
 8001804:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180a:	2300      	movs	r3, #0
 800180c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800180e:	2309      	movs	r3, #9
 8001810:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001812:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001816:	4619      	mov	r1, r3
 8001818:	4808      	ldr	r0, [pc, #32]	@ (800183c <HAL_LTDC_MspInit+0x244>)
 800181a:	f000 ff67 	bl	80026ec <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800181e:	bf00      	nop
 8001820:	3768      	adds	r7, #104	@ 0x68
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40016800 	.word	0x40016800
 800182c:	40023800 	.word	0x40023800
 8001830:	40021400 	.word	0x40021400
 8001834:	40020000 	.word	0x40020000
 8001838:	40020400 	.word	0x40020400
 800183c:	40021800 	.word	0x40021800
 8001840:	40020800 	.word	0x40020800
 8001844:	40020c00 	.word	0x40020c00

08001848 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08a      	sub	sp, #40	@ 0x28
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 0314 	add.w	r3, r7, #20
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a19      	ldr	r2, [pc, #100]	@ (80018cc <HAL_SPI_MspInit+0x84>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d12c      	bne.n	80018c4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	4b18      	ldr	r3, [pc, #96]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001872:	4a17      	ldr	r2, [pc, #92]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 8001874:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001878:	6453      	str	r3, [r2, #68]	@ 0x44
 800187a:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 800187c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800187e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001882:	613b      	str	r3, [r7, #16]
 8001884:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	4b11      	ldr	r3, [pc, #68]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	4a10      	ldr	r2, [pc, #64]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 8001890:	f043 0320 	orr.w	r3, r3, #32
 8001894:	6313      	str	r3, [r2, #48]	@ 0x30
 8001896:	4b0e      	ldr	r3, [pc, #56]	@ (80018d0 <HAL_SPI_MspInit+0x88>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	f003 0320 	and.w	r3, r3, #32
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80018a2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80018a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	2302      	movs	r3, #2
 80018aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80018b4:	2305      	movs	r3, #5
 80018b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018b8:	f107 0314 	add.w	r3, r7, #20
 80018bc:	4619      	mov	r1, r3
 80018be:	4805      	ldr	r0, [pc, #20]	@ (80018d4 <HAL_SPI_MspInit+0x8c>)
 80018c0:	f000 ff14 	bl	80026ec <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80018c4:	bf00      	nop
 80018c6:	3728      	adds	r7, #40	@ 0x28
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40015000 	.word	0x40015000
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40021400 	.word	0x40021400

080018d8 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a08      	ldr	r2, [pc, #32]	@ (8001908 <HAL_SPI_MspDeInit+0x30>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d10a      	bne.n	8001900 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 80018ea:	4b08      	ldr	r3, [pc, #32]	@ (800190c <HAL_SPI_MspDeInit+0x34>)
 80018ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ee:	4a07      	ldr	r2, [pc, #28]	@ (800190c <HAL_SPI_MspDeInit+0x34>)
 80018f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80018f4:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 80018f6:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80018fa:	4805      	ldr	r0, [pc, #20]	@ (8001910 <HAL_SPI_MspDeInit+0x38>)
 80018fc:	f001 f8a2 	bl	8002a44 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40015000 	.word	0x40015000
 800190c:	40023800 	.word	0x40023800
 8001910:	40021400 	.word	0x40021400

08001914 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0e      	ldr	r2, [pc, #56]	@ (800195c <HAL_TIM_Base_MspInit+0x48>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d115      	bne.n	8001952 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <HAL_TIM_Base_MspInit+0x4c>)
 800192c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192e:	4a0c      	ldr	r2, [pc, #48]	@ (8001960 <HAL_TIM_Base_MspInit+0x4c>)
 8001930:	f043 0310 	orr.w	r3, r3, #16
 8001934:	6413      	str	r3, [r2, #64]	@ 0x40
 8001936:	4b0a      	ldr	r3, [pc, #40]	@ (8001960 <HAL_TIM_Base_MspInit+0x4c>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193a:	f003 0310 	and.w	r3, r3, #16
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	2036      	movs	r0, #54	@ 0x36
 8001948:	f000 fe65 	bl	8002616 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800194c:	2036      	movs	r0, #54	@ 0x36
 800194e:	f000 fe7e 	bl	800264e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM6_MspInit 1 */

  }

}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40001000 	.word	0x40001000
 8001960:	40023800 	.word	0x40023800

08001964 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <NMI_Handler+0x4>

0800196c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <HardFault_Handler+0x4>

08001974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <MemManage_Handler+0x4>

0800197c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <BusFault_Handler+0x4>

08001984 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001988:	bf00      	nop
 800198a:	e7fd      	b.n	8001988 <UsageFault_Handler+0x4>

0800198c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199a:	b480      	push	{r7}
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ba:	f000 fccb 	bl	8002354 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80019c6:	2001      	movs	r0, #1
 80019c8:	f001 f962 	bl	8002c90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  // Not being triggered
  //addSchedulerEvent(ROTATE_BLOCK_EVENT);
  LCD_Clear(0, LCD_COLOR_RED);
 80019cc:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 80019d0:	2000      	movs	r0, #0
 80019d2:	f7ff f913 	bl	8000bfc <LCD_Clear>
  /* USER CODE END EXTI0_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80019e0:	4804      	ldr	r0, [pc, #16]	@ (80019f4 <TIM6_DAC_IRQHandler+0x18>)
 80019e2:	f003 fe27 	bl	8005634 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  LCD_Clear(0, LCD_COLOR_GREEN);
 80019e6:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 80019ea:	2000      	movs	r0, #0
 80019ec:	f7ff f906 	bl	8000bfc <LCD_Clear>
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	2002598c 	.word	0x2002598c

080019f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	db0b      	blt.n	8001a22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a0a:	79fb      	ldrb	r3, [r7, #7]
 8001a0c:	f003 021f 	and.w	r2, r3, #31
 8001a10:	4907      	ldr	r1, [pc, #28]	@ (8001a30 <__NVIC_EnableIRQ+0x38>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	095b      	lsrs	r3, r3, #5
 8001a18:	2001      	movs	r0, #1
 8001a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	e000e100 	.word	0xe000e100

08001a34 <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8001a3a:	f000 f9dd 	bl	8001df8 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001a3e:	f000 f99d 	bl	8001d7c <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001a42:	2202      	movs	r2, #2
 8001a44:	2103      	movs	r1, #3
 8001a46:	2082      	movs	r0, #130	@ 0x82
 8001a48:	f000 fa2a 	bl	8001ea0 <I2C3_Write>
    HAL_Delay(5);
 8001a4c:	2005      	movs	r0, #5
 8001a4e:	f000 fca1 	bl	8002394 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2103      	movs	r1, #3
 8001a56:	2082      	movs	r0, #130	@ 0x82
 8001a58:	f000 fa22 	bl	8001ea0 <I2C3_Write>
    HAL_Delay(2);
 8001a5c:	2002      	movs	r0, #2
 8001a5e:	f000 fc99 	bl	8002394 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001a62:	1cba      	adds	r2, r7, #2
 8001a64:	2302      	movs	r3, #2
 8001a66:	2100      	movs	r1, #0
 8001a68:	2082      	movs	r0, #130	@ 0x82
 8001a6a:	f000 fa69 	bl	8001f40 <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001a6e:	887b      	ldrh	r3, [r7, #2]
 8001a70:	021b      	lsls	r3, r3, #8
 8001a72:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001a74:	887b      	ldrh	r3, [r7, #2]
 8001a76:	0a1b      	lsrs	r3, r3, #8
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	88fb      	ldrh	r3, [r7, #6]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	f640 0211 	movw	r2, #2065	@ 0x811
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d001      	beq.n	8001a8e <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e095      	b.n	8001bba <STMPE811_Init+0x186>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001a8e:	2202      	movs	r2, #2
 8001a90:	2103      	movs	r1, #3
 8001a92:	2082      	movs	r0, #130	@ 0x82
 8001a94:	f000 fa04 	bl	8001ea0 <I2C3_Write>
    HAL_Delay(5);
 8001a98:	2005      	movs	r0, #5
 8001a9a:	f000 fc7b 	bl	8002394 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2103      	movs	r1, #3
 8001aa2:	2082      	movs	r0, #130	@ 0x82
 8001aa4:	f000 f9fc 	bl	8001ea0 <I2C3_Write>
    HAL_Delay(2);
 8001aa8:	2002      	movs	r0, #2
 8001aaa:	f000 fc73 	bl	8002394 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001aae:	2004      	movs	r0, #4
 8001ab0:	f000 f887 	bl	8001bc2 <STMPE811_Read>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001ab8:	797b      	ldrb	r3, [r7, #5]
 8001aba:	f023 0301 	bic.w	r3, r3, #1
 8001abe:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001ac0:	797b      	ldrb	r3, [r7, #5]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	2104      	movs	r1, #4
 8001ac6:	2082      	movs	r0, #130	@ 0x82
 8001ac8:	f000 f9ea 	bl	8001ea0 <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001acc:	2004      	movs	r0, #4
 8001ace:	f000 f878 	bl	8001bc2 <STMPE811_Read>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001ad6:	797b      	ldrb	r3, [r7, #5]
 8001ad8:	f023 0302 	bic.w	r3, r3, #2
 8001adc:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001ade:	797b      	ldrb	r3, [r7, #5]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	2104      	movs	r1, #4
 8001ae4:	2082      	movs	r0, #130	@ 0x82
 8001ae6:	f000 f9db 	bl	8001ea0 <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8001aea:	2249      	movs	r2, #73	@ 0x49
 8001aec:	2120      	movs	r1, #32
 8001aee:	2082      	movs	r0, #130	@ 0x82
 8001af0:	f000 f9d6 	bl	8001ea0 <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001af4:	2002      	movs	r0, #2
 8001af6:	f000 fc4d 	bl	8002394 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8001afa:	2201      	movs	r2, #1
 8001afc:	2121      	movs	r1, #33	@ 0x21
 8001afe:	2082      	movs	r0, #130	@ 0x82
 8001b00:	f000 f9ce 	bl	8001ea0 <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001b04:	2017      	movs	r0, #23
 8001b06:	f000 f85c 	bl	8001bc2 <STMPE811_Read>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8001b0e:	797b      	ldrb	r3, [r7, #5]
 8001b10:	f043 031e 	orr.w	r3, r3, #30
 8001b14:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001b16:	797b      	ldrb	r3, [r7, #5]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	2117      	movs	r1, #23
 8001b1c:	2082      	movs	r0, #130	@ 0x82
 8001b1e:	f000 f9bf 	bl	8001ea0 <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8001b22:	229a      	movs	r2, #154	@ 0x9a
 8001b24:	2141      	movs	r1, #65	@ 0x41
 8001b26:	2082      	movs	r0, #130	@ 0x82
 8001b28:	f000 f9ba 	bl	8001ea0 <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	214a      	movs	r1, #74	@ 0x4a
 8001b30:	2082      	movs	r0, #130	@ 0x82
 8001b32:	f000 f9b5 	bl	8001ea0 <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001b36:	2201      	movs	r2, #1
 8001b38:	214b      	movs	r1, #75	@ 0x4b
 8001b3a:	2082      	movs	r0, #130	@ 0x82
 8001b3c:	f000 f9b0 	bl	8001ea0 <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001b40:	2200      	movs	r2, #0
 8001b42:	214b      	movs	r1, #75	@ 0x4b
 8001b44:	2082      	movs	r0, #130	@ 0x82
 8001b46:	f000 f9ab 	bl	8001ea0 <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	2156      	movs	r1, #86	@ 0x56
 8001b4e:	2082      	movs	r0, #130	@ 0x82
 8001b50:	f000 f9a6 	bl	8001ea0 <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8001b54:	2201      	movs	r2, #1
 8001b56:	2158      	movs	r1, #88	@ 0x58
 8001b58:	2082      	movs	r0, #130	@ 0x82
 8001b5a:	f000 f9a1 	bl	8001ea0 <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8001b5e:	2203      	movs	r2, #3
 8001b60:	2140      	movs	r1, #64	@ 0x40
 8001b62:	2082      	movs	r0, #130	@ 0x82
 8001b64:	f000 f99c 	bl	8001ea0 <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8001b68:	22ff      	movs	r2, #255	@ 0xff
 8001b6a:	210b      	movs	r1, #11
 8001b6c:	2082      	movs	r0, #130	@ 0x82
 8001b6e:	f000 f997 	bl	8001ea0 <I2C3_Write>

    /* Enable global interrupts */
    #if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

    enableInterruptSupportForTouch();
 8001b72:	f000 f8c1 	bl	8001cf8 <enableInterruptSupportForTouch>

    mode = STMPE811_Read(STMPE811_INT_CTRL);
 8001b76:	2009      	movs	r0, #9
 8001b78:	f000 f823 	bl	8001bc2 <STMPE811_Read>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8001b80:	797b      	ldrb	r3, [r7, #5]
 8001b82:	f043 0301 	orr.w	r3, r3, #1
 8001b86:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_CTRL, mode);
 8001b88:	797b      	ldrb	r3, [r7, #5]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	2109      	movs	r1, #9
 8001b8e:	2082      	movs	r0, #130	@ 0x82
 8001b90:	f000 f986 	bl	8001ea0 <I2C3_Write>
    
    /* Enable touch interrupt */
    mode = STMPE811_Read(STMPE811_INT_EN);
 8001b94:	200a      	movs	r0, #10
 8001b96:	f000 f814 	bl	8001bc2 <STMPE811_Read>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	717b      	strb	r3, [r7, #5]
    mode |= 0x01;
 8001b9e:	797b      	ldrb	r3, [r7, #5]
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_EN, mode);
 8001ba6:	797b      	ldrb	r3, [r7, #5]
 8001ba8:	461a      	mov	r2, r3
 8001baa:	210a      	movs	r1, #10
 8001bac:	2082      	movs	r0, #130	@ 0x82
 8001bae:	f000 f977 	bl	8001ea0 <I2C3_Write>
    
    #endif // COMPILE_TOUCH_INTERRUPT_SUPPORT
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001bb2:	20c8      	movs	r0, #200	@ 0xc8
 8001bb4:	f000 fbee 	bl	8002394 <HAL_Delay>

    return STMPE811_State_Ok;
 8001bb8:	2302      	movs	r3, #2

}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b084      	sub	sp, #16
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8001bcc:	f107 020f 	add.w	r2, r7, #15
 8001bd0:	79fb      	ldrb	r3, [r7, #7]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	2082      	movs	r0, #130	@ 0x82
 8001bd6:	f000 f98d 	bl	8001ef4 <I2C3_Read>

    return readData;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <STMPE811_Write>:

void STMPE811_Write(uint8_t reg, uint8_t dataToWrite)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	460a      	mov	r2, r1
 8001bee:	71fb      	strb	r3, [r7, #7]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	71bb      	strb	r3, [r7, #6]
    I2C3_Write(STMPE811_ADDRESS, reg, dataToWrite);
 8001bf4:	79ba      	ldrb	r2, [r7, #6]
 8001bf6:	79fb      	ldrb	r3, [r7, #7]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	2082      	movs	r0, #130	@ 0x82
 8001bfc:	f000 f950 	bl	8001ea0 <I2C3_Write>
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <STMPE811_DetermineTouchPosition>:

    return STMPE811_State_Released;
}

void STMPE811_DetermineTouchPosition(STMPE811_TouchData * data)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
    //Pressed
    if (data->orientation == STMPE811_Orientation_Portrait_1) {
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	799b      	ldrb	r3, [r3, #6]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d117      	bne.n	8001c48 <STMPE811_DetermineTouchPosition+0x40>
        data->x = 239 - TM_STMPE811_ReadX(data->x);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	881b      	ldrh	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f000 f9b1 	bl	8001f84 <TM_STMPE811_ReadX>
 8001c22:	4603      	mov	r3, r0
 8001c24:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	801a      	strh	r2, [r3, #0]
        data->y = 319 - TM_STMPE811_ReadY(data->y);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	885b      	ldrh	r3, [r3, #2]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f000 fa04 	bl	8002040 <TM_STMPE811_ReadY>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001c3e:	3301      	adds	r3, #1
 8001c40:	b29a      	uxth	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	805a      	strh	r2, [r3, #2]
 8001c46:	e048      	b.n	8001cda <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Portrait_2) {
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	799b      	ldrb	r3, [r3, #6]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d112      	bne.n	8001c76 <STMPE811_DetermineTouchPosition+0x6e>
        data->x = TM_STMPE811_ReadX(data->x);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f995 	bl	8001f84 <TM_STMPE811_ReadX>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	801a      	strh	r2, [r3, #0]
        data->y = TM_STMPE811_ReadY(data->y);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	885b      	ldrh	r3, [r3, #2]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f9ea 	bl	8002040 <TM_STMPE811_ReadY>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	461a      	mov	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	805a      	strh	r2, [r3, #2]
 8001c74:	e031      	b.n	8001cda <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_1) {
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	799b      	ldrb	r3, [r3, #6]
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d115      	bne.n	8001caa <STMPE811_DetermineTouchPosition+0xa2>
        data->y = TM_STMPE811_ReadX(data->y);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	885b      	ldrh	r3, [r3, #2]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f000 f97e 	bl	8001f84 <TM_STMPE811_ReadX>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	805a      	strh	r2, [r3, #2]
        data->x = 319 - TM_STMPE811_ReadY(data->x);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f000 f9d3 	bl	8002040 <TM_STMPE811_ReadY>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	801a      	strh	r2, [r3, #0]
 8001ca8:	e017      	b.n	8001cda <STMPE811_DetermineTouchPosition+0xd2>
    } else if (data->orientation == STMPE811_Orientation_Landscape_2) {
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	799b      	ldrb	r3, [r3, #6]
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d113      	bne.n	8001cda <STMPE811_DetermineTouchPosition+0xd2>
        data->y = 239 - TM_STMPE811_ReadX(data->x);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f000 f964 	bl	8001f84 <TM_STMPE811_ReadX>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	805a      	strh	r2, [r3, #2]
        data->x = TM_STMPE811_ReadY(data->x);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f000 f9b7 	bl	8002040 <TM_STMPE811_ReadY>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001cda:	2201      	movs	r2, #1
 8001cdc:	214b      	movs	r1, #75	@ 0x4b
 8001cde:	2082      	movs	r0, #130	@ 0x82
 8001ce0:	f000 f8de 	bl	8001ea0 <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	214b      	movs	r1, #75	@ 0x4b
 8001ce8:	2082      	movs	r0, #130	@ 0x82
 8001cea:	f000 f8d9 	bl	8001ea0 <I2C3_Write>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
	...

08001cf8 <enableInterruptSupportForTouch>:
}

#if COMPILE_TOUCH_INTERRUPT_SUPPORT == 1

void enableInterruptSupportForTouch(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
    // Initialze the GPIO and enable the interrupt
    // Interrupt is on interrupt Line PA15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfe:	2300      	movs	r3, #0
 8001d00:	603b      	str	r3, [r7, #0]
 8001d02:	4b14      	ldr	r3, [pc, #80]	@ (8001d54 <enableInterruptSupportForTouch+0x5c>)
 8001d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d06:	4a13      	ldr	r2, [pc, #76]	@ (8001d54 <enableInterruptSupportForTouch+0x5c>)
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0e:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <enableInterruptSupportForTouch+0x5c>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	603b      	str	r3, [r7, #0]
 8001d18:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d2c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d2e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d32:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3c:	1d3b      	adds	r3, r7, #4
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4805      	ldr	r0, [pc, #20]	@ (8001d58 <enableInterruptSupportForTouch+0x60>)
 8001d42:	f000 fcd3 	bl	80026ec <HAL_GPIO_Init>

    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d46:	2028      	movs	r0, #40	@ 0x28
 8001d48:	f7ff fe56 	bl	80019f8 <__NVIC_EnableIRQ>

}
 8001d4c:	bf00      	nop
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020000 	.word	0x40020000

08001d5c <verifyHAL_I2C_IS_OKAY>:

#endif 


//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 8001d60:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <verifyHAL_I2C_IS_OKAY+0x1c>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	20025a84 	.word	0x20025a84

08001d7c <I2C3_Init>:

static void I2C3_Init()
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	603b      	str	r3, [r7, #0]
 8001d86:	4b18      	ldr	r3, [pc, #96]	@ (8001de8 <I2C3_Init+0x6c>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	4a17      	ldr	r2, [pc, #92]	@ (8001de8 <I2C3_Init+0x6c>)
 8001d8c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d92:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <I2C3_Init+0x6c>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001d9a:	603b      	str	r3, [r7, #0]
 8001d9c:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <I2C3_Init+0x70>)
 8001da0:	4a13      	ldr	r2, [pc, #76]	@ (8001df0 <I2C3_Init+0x74>)
 8001da2:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <I2C3_Init+0x70>)
 8001da6:	4a13      	ldr	r2, [pc, #76]	@ (8001df4 <I2C3_Init+0x78>)
 8001da8:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <I2C3_Init+0x70>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 8001db0:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <I2C3_Init+0x70>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db6:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <I2C3_Init+0x70>)
 8001db8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dbc:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <I2C3_Init+0x70>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <I2C3_Init+0x70>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8001dca:	4808      	ldr	r0, [pc, #32]	@ (8001dec <I2C3_Init+0x70>)
 8001dcc:	f000 ff84 	bl	8002cd8 <HAL_I2C_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8001dda:	bf00      	nop
 8001ddc:	e7fd      	b.n	8001dda <I2C3_Init+0x5e>
    }
    return;
 8001dde:	bf00      	nop
}
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40023800 	.word	0x40023800
 8001dec:	20025a30 	.word	0x20025a30
 8001df0:	40005c00 	.word	0x40005c00
 8001df4:	000186a0 	.word	0x000186a0

08001df8 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b088      	sub	sp, #32
 8001dfc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfe:	f107 030c 	add.w	r3, r7, #12
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]
 8001e08:	609a      	str	r2, [r3, #8]
 8001e0a:	60da      	str	r2, [r3, #12]
 8001e0c:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	60bb      	str	r3, [r7, #8]
 8001e28:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	4a18      	ldr	r2, [pc, #96]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e34:	f043 0301 	orr.w	r3, r3, #1
 8001e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e3a:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <I2C3_MspInit+0x9c>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3e:	f003 0301 	and.w	r3, r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
 8001e44:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001e46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e4c:	2312      	movs	r3, #18
 8001e4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2300      	movs	r3, #0
 8001e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e58:	2304      	movs	r3, #4
 8001e5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 030c 	add.w	r3, r7, #12
 8001e60:	4619      	mov	r1, r3
 8001e62:	480d      	ldr	r0, [pc, #52]	@ (8001e98 <I2C3_MspInit+0xa0>)
 8001e64:	f000 fc42 	bl	80026ec <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001e68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e6e:	2312      	movs	r3, #18
 8001e70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e72:	2300      	movs	r3, #0
 8001e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e7a:	2304      	movs	r3, #4
 8001e7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e7e:	f107 030c 	add.w	r3, r7, #12
 8001e82:	4619      	mov	r1, r3
 8001e84:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <I2C3_MspInit+0xa4>)
 8001e86:	f000 fc31 	bl	80026ec <HAL_GPIO_Init>
    
}
 8001e8a:	bf00      	nop
 8001e8c:	3720      	adds	r7, #32
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020800 	.word	0x40020800
 8001e9c:	40020000 	.word	0x40020000

08001ea0 <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af04      	add	r7, sp, #16
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	80fb      	strh	r3, [r7, #6]
 8001eaa:	460b      	mov	r3, r1
 8001eac:	717b      	strb	r3, [r7, #5]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 8001eb2:	793b      	ldrb	r3, [r7, #4]
 8001eb4:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001eb6:	797b      	ldrb	r3, [r7, #5]
 8001eb8:	b29a      	uxth	r2, r3
 8001eba:	88f9      	ldrh	r1, [r7, #6]
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <I2C3_Write+0x48>)
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	f107 030f 	add.w	r3, r7, #15
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	4807      	ldr	r0, [pc, #28]	@ (8001eec <I2C3_Write+0x4c>)
 8001ece:	f001 f847 	bl	8002f60 <HAL_I2C_Mem_Write>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <I2C3_Write+0x50>)
 8001ed8:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001eda:	f7ff ff3f 	bl	8001d5c <verifyHAL_I2C_IS_OKAY>
}
 8001ede:	bf00      	nop
 8001ee0:	3710      	adds	r7, #16
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	0003d090 	.word	0x0003d090
 8001eec:	20025a30 	.word	0x20025a30
 8001ef0:	20025a84 	.word	0x20025a84

08001ef4 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af04      	add	r7, sp, #16
 8001efa:	4603      	mov	r3, r0
 8001efc:	603a      	str	r2, [r7, #0]
 8001efe:	71fb      	strb	r3, [r7, #7]
 8001f00:	460b      	mov	r3, r1
 8001f02:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	b299      	uxth	r1, r3
 8001f08:	79bb      	ldrb	r3, [r7, #6]
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <I2C3_Read+0x40>)
 8001f0e:	9302      	str	r3, [sp, #8]
 8001f10:	2301      	movs	r3, #1
 8001f12:	9301      	str	r3, [sp, #4]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2301      	movs	r3, #1
 8001f1a:	4807      	ldr	r0, [pc, #28]	@ (8001f38 <I2C3_Read+0x44>)
 8001f1c:	f001 f91a 	bl	8003154 <HAL_I2C_Mem_Read>
 8001f20:	4603      	mov	r3, r0
 8001f22:	461a      	mov	r2, r3
 8001f24:	4b05      	ldr	r3, [pc, #20]	@ (8001f3c <I2C3_Read+0x48>)
 8001f26:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8001f28:	f7ff ff18 	bl	8001d5c <verifyHAL_I2C_IS_OKAY>
}
 8001f2c:	bf00      	nop
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	0003d090 	.word	0x0003d090
 8001f38:	20025a30 	.word	0x20025a30
 8001f3c:	20025a84 	.word	0x20025a84

08001f40 <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af04      	add	r7, sp, #16
 8001f46:	603a      	str	r2, [r7, #0]
 8001f48:	461a      	mov	r2, r3
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	71fb      	strb	r3, [r7, #7]
 8001f4e:	460b      	mov	r3, r1
 8001f50:	71bb      	strb	r3, [r7, #6]
 8001f52:	4613      	mov	r3, r2
 8001f54:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	b299      	uxth	r1, r3
 8001f5a:	79bb      	ldrb	r3, [r7, #6]
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	4b07      	ldr	r3, [pc, #28]	@ (8001f7c <I2C3_MulitByteRead+0x3c>)
 8001f60:	9302      	str	r3, [sp, #8]
 8001f62:	88bb      	ldrh	r3, [r7, #4]
 8001f64:	9301      	str	r3, [sp, #4]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	4804      	ldr	r0, [pc, #16]	@ (8001f80 <I2C3_MulitByteRead+0x40>)
 8001f6e:	f001 f8f1 	bl	8003154 <HAL_I2C_Mem_Read>
}
 8001f72:	bf00      	nop
 8001f74:	3708      	adds	r7, #8
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	0003d090 	.word	0x0003d090
 8001f80:	20025a30 	.word	0x20025a30

08001f84 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 8001f8e:	204d      	movs	r0, #77	@ 0x4d
 8001f90:	f7ff fe17 	bl	8001bc2 <STMPE811_Read>
 8001f94:	4603      	mov	r3, r0
 8001f96:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8001f98:	204e      	movs	r0, #78	@ 0x4e
 8001f9a:	f7ff fe12 	bl	8001bc2 <STMPE811_Read>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 8001fa2:	7a7b      	ldrb	r3, [r7, #9]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	b21a      	sxth	r2, r3
 8001fa8:	7a3b      	ldrb	r3, [r7, #8]
 8001faa:	b21b      	sxth	r3, r3
 8001fac:	4313      	orrs	r3, r2
 8001fae:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 8001fb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	dc06      	bgt.n	8001fca <TM_STMPE811_ReadX+0x46>
        val = 3900 - val;
 8001fbc:	89fb      	ldrh	r3, [r7, #14]
 8001fbe:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8001fc2:	330c      	adds	r3, #12
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	81fb      	strh	r3, [r7, #14]
 8001fc8:	e005      	b.n	8001fd6 <TM_STMPE811_ReadX+0x52>
    } else {
        val = 3800 - val;
 8001fca:	89fb      	ldrh	r3, [r7, #14]
 8001fcc:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 8001fd0:	3308      	adds	r3, #8
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8001fd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fda:	4a18      	ldr	r2, [pc, #96]	@ (800203c <TM_STMPE811_ReadX+0xb8>)
 8001fdc:	fb82 1203 	smull	r1, r2, r2, r3
 8001fe0:	441a      	add	r2, r3
 8001fe2:	10d2      	asrs	r2, r2, #3
 8001fe4:	17db      	asrs	r3, r3, #31
 8001fe6:	1ad3      	subs	r3, r2, r3
 8001fe8:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8001fea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fee:	2bef      	cmp	r3, #239	@ 0xef
 8001ff0:	dd02      	ble.n	8001ff8 <TM_STMPE811_ReadX+0x74>
        val = 239;
 8001ff2:	23ef      	movs	r3, #239	@ 0xef
 8001ff4:	81fb      	strh	r3, [r7, #14]
 8001ff6:	e005      	b.n	8002004 <TM_STMPE811_ReadX+0x80>
    } else if (val < 0) {
 8001ff8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	da01      	bge.n	8002004 <TM_STMPE811_ReadX+0x80>
        val = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 8002004:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	429a      	cmp	r2, r3
 800200c:	dd05      	ble.n	800201a <TM_STMPE811_ReadX+0x96>
 800200e:	89fa      	ldrh	r2, [r7, #14]
 8002010:	88fb      	ldrh	r3, [r7, #6]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	b29b      	uxth	r3, r3
 8002016:	b21b      	sxth	r3, r3
 8002018:	e004      	b.n	8002024 <TM_STMPE811_ReadX+0xa0>
 800201a:	89fb      	ldrh	r3, [r7, #14]
 800201c:	88fa      	ldrh	r2, [r7, #6]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	b29b      	uxth	r3, r3
 8002022:	b21b      	sxth	r3, r3
 8002024:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 8002026:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800202a:	2b04      	cmp	r3, #4
 800202c:	dd01      	ble.n	8002032 <TM_STMPE811_ReadX+0xae>
        return val;
 800202e:	89fb      	ldrh	r3, [r7, #14]
 8002030:	e000      	b.n	8002034 <TM_STMPE811_ReadX+0xb0>
    }
    return x;
 8002032:	88fb      	ldrh	r3, [r7, #6]
}
 8002034:	4618      	mov	r0, r3
 8002036:	3710      	adds	r7, #16
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	88888889 	.word	0x88888889

08002040 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 800204a:	204f      	movs	r0, #79	@ 0x4f
 800204c:	f7ff fdb9 	bl	8001bc2 <STMPE811_Read>
 8002050:	4603      	mov	r3, r0
 8002052:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 8002054:	2050      	movs	r0, #80	@ 0x50
 8002056:	f7ff fdb4 	bl	8001bc2 <STMPE811_Read>
 800205a:	4603      	mov	r3, r0
 800205c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800205e:	7a7b      	ldrb	r3, [r7, #9]
 8002060:	021b      	lsls	r3, r3, #8
 8002062:	b21a      	sxth	r2, r3
 8002064:	7a3b      	ldrb	r3, [r7, #8]
 8002066:	b21b      	sxth	r3, r3
 8002068:	4313      	orrs	r3, r2
 800206a:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 800206c:	89fb      	ldrh	r3, [r7, #14]
 800206e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002072:	b29b      	uxth	r3, r3
 8002074:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002076:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800207a:	4a19      	ldr	r2, [pc, #100]	@ (80020e0 <TM_STMPE811_ReadY+0xa0>)
 800207c:	fb82 1203 	smull	r1, r2, r2, r3
 8002080:	1052      	asrs	r2, r2, #1
 8002082:	17db      	asrs	r3, r3, #31
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 8002088:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800208c:	2b00      	cmp	r3, #0
 800208e:	dc02      	bgt.n	8002096 <TM_STMPE811_ReadY+0x56>
        val = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	81fb      	strh	r3, [r7, #14]
 8002094:	e007      	b.n	80020a6 <TM_STMPE811_ReadY+0x66>
    } else if (val >= 320) {
 8002096:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800209a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800209e:	db02      	blt.n	80020a6 <TM_STMPE811_ReadY+0x66>
        val = 319;
 80020a0:	f240 133f 	movw	r3, #319	@ 0x13f
 80020a4:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 80020a6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80020aa:	88fb      	ldrh	r3, [r7, #6]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	dd05      	ble.n	80020bc <TM_STMPE811_ReadY+0x7c>
 80020b0:	89fa      	ldrh	r2, [r7, #14]
 80020b2:	88fb      	ldrh	r3, [r7, #6]
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	b21b      	sxth	r3, r3
 80020ba:	e004      	b.n	80020c6 <TM_STMPE811_ReadY+0x86>
 80020bc:	89fb      	ldrh	r3, [r7, #14]
 80020be:	88fa      	ldrh	r2, [r7, #6]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	b21b      	sxth	r3, r3
 80020c6:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 80020c8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	dd01      	ble.n	80020d4 <TM_STMPE811_ReadY+0x94>
        return val;
 80020d0:	89fb      	ldrh	r3, [r7, #14]
 80020d2:	e000      	b.n	80020d6 <TM_STMPE811_ReadY+0x96>
    }
    return y;
 80020d4:	88fb      	ldrh	r3, [r7, #6]
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3710      	adds	r7, #16
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	2e8ba2e9 	.word	0x2e8ba2e9

080020e4 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b086      	sub	sp, #24
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	e00a      	b.n	800211a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002104:	f3af 8000 	nop.w
 8002108:	4601      	mov	r1, r0
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	60ba      	str	r2, [r7, #8]
 8002110:	b2ca      	uxtb	r2, r1
 8002112:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	3301      	adds	r3, #1
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	dbf0      	blt.n	8002104 <_read+0x12>
  }

  return len;
 8002122:	687b      	ldr	r3, [r7, #4]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	e009      	b.n	8002152 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	60ba      	str	r2, [r7, #8]
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	3301      	adds	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	429a      	cmp	r2, r3
 8002158:	dbf1      	blt.n	800213e <_write+0x12>
  }
  return len;
 800215a:	687b      	ldr	r3, [r7, #4]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <_close>:

int _close(int file)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800216c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800218c:	605a      	str	r2, [r3, #4]
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_isatty>:

int _isatty(int file)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021a4:	2301      	movs	r3, #1
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	60f8      	str	r0, [r7, #12]
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d4:	4a14      	ldr	r2, [pc, #80]	@ (8002228 <_sbrk+0x5c>)
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <_sbrk+0x60>)
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e0:	4b13      	ldr	r3, [pc, #76]	@ (8002230 <_sbrk+0x64>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d102      	bne.n	80021ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021e8:	4b11      	ldr	r3, [pc, #68]	@ (8002230 <_sbrk+0x64>)
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <_sbrk+0x68>)
 80021ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <_sbrk+0x64>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d207      	bcs.n	800220c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021fc:	f003 fe54 	bl	8005ea8 <__errno>
 8002200:	4603      	mov	r3, r0
 8002202:	220c      	movs	r2, #12
 8002204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800220a:	e009      	b.n	8002220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800220c:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <_sbrk+0x64>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002212:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <_sbrk+0x64>)
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	4a05      	ldr	r2, [pc, #20]	@ (8002230 <_sbrk+0x64>)
 800221c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800221e:	68fb      	ldr	r3, [r7, #12]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20030000 	.word	0x20030000
 800222c:	00000400 	.word	0x00000400
 8002230:	20025a88 	.word	0x20025a88
 8002234:	20025be0 	.word	0x20025be0

08002238 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <SystemInit+0x20>)
 800223e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002242:	4a05      	ldr	r2, [pc, #20]	@ (8002258 <SystemInit+0x20>)
 8002244:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002248:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800225c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002294 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002260:	f7ff ffea 	bl	8002238 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002264:	480c      	ldr	r0, [pc, #48]	@ (8002298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002266:	490d      	ldr	r1, [pc, #52]	@ (800229c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002268:	4a0d      	ldr	r2, [pc, #52]	@ (80022a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800226c:	e002      	b.n	8002274 <LoopCopyDataInit>

0800226e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800226e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002272:	3304      	adds	r3, #4

08002274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002278:	d3f9      	bcc.n	800226e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800227a:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800227c:	4c0a      	ldr	r4, [pc, #40]	@ (80022a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002280:	e001      	b.n	8002286 <LoopFillZerobss>

08002282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002284:	3204      	adds	r2, #4

08002286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002288:	d3fb      	bcc.n	8002282 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800228a:	f003 fe13 	bl	8005eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800228e:	f7ff f8c4 	bl	800141a <main>
  bx  lr    
 8002292:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002294:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800229c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80022a0:	08007bac 	.word	0x08007bac
  ldr r2, =_sbss
 80022a4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80022a8:	20025bdc 	.word	0x20025bdc

080022ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022ac:	e7fe      	b.n	80022ac <ADC_IRQHandler>
	...

080022b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022b4:	4b0e      	ldr	r3, [pc, #56]	@ (80022f0 <HAL_Init+0x40>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a0d      	ldr	r2, [pc, #52]	@ (80022f0 <HAL_Init+0x40>)
 80022ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022c0:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <HAL_Init+0x40>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0a      	ldr	r2, [pc, #40]	@ (80022f0 <HAL_Init+0x40>)
 80022c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022cc:	4b08      	ldr	r3, [pc, #32]	@ (80022f0 <HAL_Init+0x40>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a07      	ldr	r2, [pc, #28]	@ (80022f0 <HAL_Init+0x40>)
 80022d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d8:	2003      	movs	r0, #3
 80022da:	f000 f991 	bl	8002600 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022de:	2000      	movs	r0, #0
 80022e0:	f000 f808 	bl	80022f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022e4:	f7ff f8f6 	bl	80014d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	40023c00 	.word	0x40023c00

080022f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022fc:	4b12      	ldr	r3, [pc, #72]	@ (8002348 <HAL_InitTick+0x54>)
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	4b12      	ldr	r3, [pc, #72]	@ (800234c <HAL_InitTick+0x58>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	4619      	mov	r1, r3
 8002306:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800230a:	fbb3 f3f1 	udiv	r3, r3, r1
 800230e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f9b7 	bl	8002686 <HAL_SYSTICK_Config>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e00e      	b.n	8002340 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b0f      	cmp	r3, #15
 8002326:	d80a      	bhi.n	800233e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002328:	2200      	movs	r2, #0
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002330:	f000 f971 	bl	8002616 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002334:	4a06      	ldr	r2, [pc, #24]	@ (8002350 <HAL_InitTick+0x5c>)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
 800233c:	e000      	b.n	8002340 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	20000010 	.word	0x20000010
 800234c:	20000018 	.word	0x20000018
 8002350:	20000014 	.word	0x20000014

08002354 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002358:	4b06      	ldr	r3, [pc, #24]	@ (8002374 <HAL_IncTick+0x20>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	461a      	mov	r2, r3
 800235e:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <HAL_IncTick+0x24>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4413      	add	r3, r2
 8002364:	4a04      	ldr	r2, [pc, #16]	@ (8002378 <HAL_IncTick+0x24>)
 8002366:	6013      	str	r3, [r2, #0]
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000018 	.word	0x20000018
 8002378:	20025a8c 	.word	0x20025a8c

0800237c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return uwTick;
 8002380:	4b03      	ldr	r3, [pc, #12]	@ (8002390 <HAL_GetTick+0x14>)
 8002382:	681b      	ldr	r3, [r3, #0]
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	20025a8c 	.word	0x20025a8c

08002394 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800239c:	f7ff ffee 	bl	800237c <HAL_GetTick>
 80023a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023ac:	d005      	beq.n	80023ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ae:	4b0a      	ldr	r3, [pc, #40]	@ (80023d8 <HAL_Delay+0x44>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	461a      	mov	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4413      	add	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023ba:	bf00      	nop
 80023bc:	f7ff ffde 	bl	800237c <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d8f7      	bhi.n	80023bc <HAL_Delay+0x28>
  {
  }
}
 80023cc:	bf00      	nop
 80023ce:	bf00      	nop
 80023d0:	3710      	adds	r7, #16
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000018 	.word	0x20000018

080023dc <__NVIC_SetPriorityGrouping>:
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023f8:	4013      	ands	r3, r2
 80023fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002404:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002408:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800240c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800240e:	4a04      	ldr	r2, [pc, #16]	@ (8002420 <__NVIC_SetPriorityGrouping+0x44>)
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	60d3      	str	r3, [r2, #12]
}
 8002414:	bf00      	nop
 8002416:	3714      	adds	r7, #20
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_GetPriorityGrouping>:
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <__NVIC_GetPriorityGrouping+0x18>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	0a1b      	lsrs	r3, r3, #8
 800242e:	f003 0307 	and.w	r3, r3, #7
}
 8002432:	4618      	mov	r0, r3
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <__NVIC_EnableIRQ>:
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	2b00      	cmp	r3, #0
 8002450:	db0b      	blt.n	800246a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	4907      	ldr	r1, [pc, #28]	@ (8002478 <__NVIC_EnableIRQ+0x38>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	095b      	lsrs	r3, r3, #5
 8002460:	2001      	movs	r0, #1
 8002462:	fa00 f202 	lsl.w	r2, r0, r2
 8002466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000e100 	.word	0xe000e100

0800247c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248a:	2b00      	cmp	r3, #0
 800248c:	db12      	blt.n	80024b4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	f003 021f 	and.w	r2, r3, #31
 8002494:	490a      	ldr	r1, [pc, #40]	@ (80024c0 <__NVIC_DisableIRQ+0x44>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	095b      	lsrs	r3, r3, #5
 800249c:	2001      	movs	r0, #1
 800249e:	fa00 f202 	lsl.w	r2, r0, r2
 80024a2:	3320      	adds	r3, #32
 80024a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80024a8:	f3bf 8f4f 	dsb	sy
}
 80024ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80024ae:	f3bf 8f6f 	isb	sy
}
 80024b2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000e100 	.word	0xe000e100

080024c4 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	db0c      	blt.n	80024f0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	f003 021f 	and.w	r2, r3, #31
 80024dc:	4907      	ldr	r1, [pc, #28]	@ (80024fc <__NVIC_ClearPendingIRQ+0x38>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	2001      	movs	r0, #1
 80024e6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ea:	3360      	adds	r3, #96	@ 0x60
 80024ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000e100 	.word	0xe000e100

08002500 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	6039      	str	r1, [r7, #0]
 800250a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002510:	2b00      	cmp	r3, #0
 8002512:	db0a      	blt.n	800252a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	b2da      	uxtb	r2, r3
 8002518:	490c      	ldr	r1, [pc, #48]	@ (800254c <__NVIC_SetPriority+0x4c>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	0112      	lsls	r2, r2, #4
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	440b      	add	r3, r1
 8002524:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002528:	e00a      	b.n	8002540 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	b2da      	uxtb	r2, r3
 800252e:	4908      	ldr	r1, [pc, #32]	@ (8002550 <__NVIC_SetPriority+0x50>)
 8002530:	79fb      	ldrb	r3, [r7, #7]
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	3b04      	subs	r3, #4
 8002538:	0112      	lsls	r2, r2, #4
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	440b      	add	r3, r1
 800253e:	761a      	strb	r2, [r3, #24]
}
 8002540:	bf00      	nop
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	e000e100 	.word	0xe000e100
 8002550:	e000ed00 	.word	0xe000ed00

08002554 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002554:	b480      	push	{r7}
 8002556:	b089      	sub	sp, #36	@ 0x24
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 0307 	and.w	r3, r3, #7
 8002566:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	f1c3 0307 	rsb	r3, r3, #7
 800256e:	2b04      	cmp	r3, #4
 8002570:	bf28      	it	cs
 8002572:	2304      	movcs	r3, #4
 8002574:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3304      	adds	r3, #4
 800257a:	2b06      	cmp	r3, #6
 800257c:	d902      	bls.n	8002584 <NVIC_EncodePriority+0x30>
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	3b03      	subs	r3, #3
 8002582:	e000      	b.n	8002586 <NVIC_EncodePriority+0x32>
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002588:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800258c:	69bb      	ldr	r3, [r7, #24]
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	43da      	mvns	r2, r3
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	401a      	ands	r2, r3
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800259c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	fa01 f303 	lsl.w	r3, r1, r3
 80025a6:	43d9      	mvns	r1, r3
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ac:	4313      	orrs	r3, r2
         );
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3724      	adds	r7, #36	@ 0x24
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3b01      	subs	r3, #1
 80025c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025cc:	d301      	bcc.n	80025d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025ce:	2301      	movs	r3, #1
 80025d0:	e00f      	b.n	80025f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d2:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <SysTick_Config+0x40>)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025da:	210f      	movs	r1, #15
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025e0:	f7ff ff8e 	bl	8002500 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e4:	4b05      	ldr	r3, [pc, #20]	@ (80025fc <SysTick_Config+0x40>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ea:	4b04      	ldr	r3, [pc, #16]	@ (80025fc <SysTick_Config+0x40>)
 80025ec:	2207      	movs	r2, #7
 80025ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	e000e010 	.word	0xe000e010

08002600 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff fee7 	bl	80023dc <__NVIC_SetPriorityGrouping>
}
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002616:	b580      	push	{r7, lr}
 8002618:	b086      	sub	sp, #24
 800261a:	af00      	add	r7, sp, #0
 800261c:	4603      	mov	r3, r0
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002624:	2300      	movs	r3, #0
 8002626:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002628:	f7ff fefc 	bl	8002424 <__NVIC_GetPriorityGrouping>
 800262c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	6978      	ldr	r0, [r7, #20]
 8002634:	f7ff ff8e 	bl	8002554 <NVIC_EncodePriority>
 8002638:	4602      	mov	r2, r0
 800263a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800263e:	4611      	mov	r1, r2
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff5d 	bl	8002500 <__NVIC_SetPriority>
}
 8002646:	bf00      	nop
 8002648:	3718      	adds	r7, #24
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	4603      	mov	r3, r0
 8002656:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002658:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff feef 	bl	8002440 <__NVIC_EnableIRQ>
}
 8002662:	bf00      	nop
 8002664:	3708      	adds	r7, #8
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	4603      	mov	r3, r0
 8002672:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff feff 	bl	800247c <__NVIC_DisableIRQ>
}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002686:	b580      	push	{r7, lr}
 8002688:	b082      	sub	sp, #8
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	f7ff ff94 	bl	80025bc <SysTick_Config>
 8002694:	4603      	mov	r3, r0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b082      	sub	sp, #8
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	4603      	mov	r3, r0
 80026a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80026a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff09 	bl	80024c4 <__NVIC_ClearPendingIRQ>
}
 80026b2:	bf00      	nop
 80026b4:	3708      	adds	r7, #8
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
	...

080026bc <HAL_EXTI_ClearPending>:
  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
  *         This parameter is kept for compatibility with other series.
  * @retval None.
  */
void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 031f 	and.w	r3, r3, #31
 80026ce:	2201      	movs	r2, #1
 80026d0:	fa02 f303 	lsl.w	r3, r2, r3
 80026d4:	60fb      	str	r3, [r7, #12]

  /* Clear Pending bit */
  EXTI->PR =  maskline;
 80026d6:	4a04      	ldr	r2, [pc, #16]	@ (80026e8 <HAL_EXTI_ClearPending+0x2c>)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6153      	str	r3, [r2, #20]
}
 80026dc:	bf00      	nop
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40013c00 	.word	0x40013c00

080026ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b089      	sub	sp, #36	@ 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026fe:	2300      	movs	r3, #0
 8002700:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002702:	2300      	movs	r3, #0
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	e177      	b.n	80029f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002708:	2201      	movs	r2, #1
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	fa02 f303 	lsl.w	r3, r2, r3
 8002710:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4013      	ands	r3, r2
 800271a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	429a      	cmp	r2, r3
 8002722:	f040 8166 	bne.w	80029f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	f003 0303 	and.w	r3, r3, #3
 800272e:	2b01      	cmp	r3, #1
 8002730:	d005      	beq.n	800273e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800273a:	2b02      	cmp	r3, #2
 800273c:	d130      	bne.n	80027a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002744:	69fb      	ldr	r3, [r7, #28]
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	2203      	movs	r2, #3
 800274a:	fa02 f303 	lsl.w	r3, r2, r3
 800274e:	43db      	mvns	r3, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4013      	ands	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	68da      	ldr	r2, [r3, #12]
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4313      	orrs	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002774:	2201      	movs	r2, #1
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	091b      	lsrs	r3, r3, #4
 800278a:	f003 0201 	and.w	r2, r3, #1
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	69ba      	ldr	r2, [r7, #24]
 8002796:	4313      	orrs	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	69ba      	ldr	r2, [r7, #24]
 800279e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f003 0303 	and.w	r3, r3, #3
 80027a8:	2b03      	cmp	r3, #3
 80027aa:	d017      	beq.n	80027dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	2203      	movs	r2, #3
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	43db      	mvns	r3, r3
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	4013      	ands	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	69ba      	ldr	r2, [r7, #24]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	69ba      	ldr	r2, [r7, #24]
 80027da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 0303 	and.w	r3, r3, #3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d123      	bne.n	8002830 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	08da      	lsrs	r2, r3, #3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3208      	adds	r2, #8
 80027f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	220f      	movs	r2, #15
 8002800:	fa02 f303 	lsl.w	r3, r2, r3
 8002804:	43db      	mvns	r3, r3
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4013      	ands	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	691a      	ldr	r2, [r3, #16]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	f003 0307 	and.w	r3, r3, #7
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	69ba      	ldr	r2, [r7, #24]
 800281e:	4313      	orrs	r3, r2
 8002820:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	69b9      	ldr	r1, [r7, #24]
 800282c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2203      	movs	r2, #3
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f003 0203 	and.w	r2, r3, #3
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800286c:	2b00      	cmp	r3, #0
 800286e:	f000 80c0 	beq.w	80029f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	4b66      	ldr	r3, [pc, #408]	@ (8002a10 <HAL_GPIO_Init+0x324>)
 8002878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287a:	4a65      	ldr	r2, [pc, #404]	@ (8002a10 <HAL_GPIO_Init+0x324>)
 800287c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002880:	6453      	str	r3, [r2, #68]	@ 0x44
 8002882:	4b63      	ldr	r3, [pc, #396]	@ (8002a10 <HAL_GPIO_Init+0x324>)
 8002884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002886:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800288a:	60fb      	str	r3, [r7, #12]
 800288c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800288e:	4a61      	ldr	r2, [pc, #388]	@ (8002a14 <HAL_GPIO_Init+0x328>)
 8002890:	69fb      	ldr	r3, [r7, #28]
 8002892:	089b      	lsrs	r3, r3, #2
 8002894:	3302      	adds	r3, #2
 8002896:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800289a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800289c:	69fb      	ldr	r3, [r7, #28]
 800289e:	f003 0303 	and.w	r3, r3, #3
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	220f      	movs	r2, #15
 80028a6:	fa02 f303 	lsl.w	r3, r2, r3
 80028aa:	43db      	mvns	r3, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4013      	ands	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a58      	ldr	r2, [pc, #352]	@ (8002a18 <HAL_GPIO_Init+0x32c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d037      	beq.n	800292a <HAL_GPIO_Init+0x23e>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a57      	ldr	r2, [pc, #348]	@ (8002a1c <HAL_GPIO_Init+0x330>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d031      	beq.n	8002926 <HAL_GPIO_Init+0x23a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a56      	ldr	r2, [pc, #344]	@ (8002a20 <HAL_GPIO_Init+0x334>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d02b      	beq.n	8002922 <HAL_GPIO_Init+0x236>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a55      	ldr	r2, [pc, #340]	@ (8002a24 <HAL_GPIO_Init+0x338>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d025      	beq.n	800291e <HAL_GPIO_Init+0x232>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a54      	ldr	r2, [pc, #336]	@ (8002a28 <HAL_GPIO_Init+0x33c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d01f      	beq.n	800291a <HAL_GPIO_Init+0x22e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a53      	ldr	r2, [pc, #332]	@ (8002a2c <HAL_GPIO_Init+0x340>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d019      	beq.n	8002916 <HAL_GPIO_Init+0x22a>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a52      	ldr	r2, [pc, #328]	@ (8002a30 <HAL_GPIO_Init+0x344>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d013      	beq.n	8002912 <HAL_GPIO_Init+0x226>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a51      	ldr	r2, [pc, #324]	@ (8002a34 <HAL_GPIO_Init+0x348>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d00d      	beq.n	800290e <HAL_GPIO_Init+0x222>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a50      	ldr	r2, [pc, #320]	@ (8002a38 <HAL_GPIO_Init+0x34c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d007      	beq.n	800290a <HAL_GPIO_Init+0x21e>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a4f      	ldr	r2, [pc, #316]	@ (8002a3c <HAL_GPIO_Init+0x350>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d101      	bne.n	8002906 <HAL_GPIO_Init+0x21a>
 8002902:	2309      	movs	r3, #9
 8002904:	e012      	b.n	800292c <HAL_GPIO_Init+0x240>
 8002906:	230a      	movs	r3, #10
 8002908:	e010      	b.n	800292c <HAL_GPIO_Init+0x240>
 800290a:	2308      	movs	r3, #8
 800290c:	e00e      	b.n	800292c <HAL_GPIO_Init+0x240>
 800290e:	2307      	movs	r3, #7
 8002910:	e00c      	b.n	800292c <HAL_GPIO_Init+0x240>
 8002912:	2306      	movs	r3, #6
 8002914:	e00a      	b.n	800292c <HAL_GPIO_Init+0x240>
 8002916:	2305      	movs	r3, #5
 8002918:	e008      	b.n	800292c <HAL_GPIO_Init+0x240>
 800291a:	2304      	movs	r3, #4
 800291c:	e006      	b.n	800292c <HAL_GPIO_Init+0x240>
 800291e:	2303      	movs	r3, #3
 8002920:	e004      	b.n	800292c <HAL_GPIO_Init+0x240>
 8002922:	2302      	movs	r3, #2
 8002924:	e002      	b.n	800292c <HAL_GPIO_Init+0x240>
 8002926:	2301      	movs	r3, #1
 8002928:	e000      	b.n	800292c <HAL_GPIO_Init+0x240>
 800292a:	2300      	movs	r3, #0
 800292c:	69fa      	ldr	r2, [r7, #28]
 800292e:	f002 0203 	and.w	r2, r2, #3
 8002932:	0092      	lsls	r2, r2, #2
 8002934:	4093      	lsls	r3, r2
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800293c:	4935      	ldr	r1, [pc, #212]	@ (8002a14 <HAL_GPIO_Init+0x328>)
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	089b      	lsrs	r3, r3, #2
 8002942:	3302      	adds	r3, #2
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800294a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	43db      	mvns	r3, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4013      	ands	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800296e:	4a34      	ldr	r2, [pc, #208]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002974:	4b32      	ldr	r3, [pc, #200]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	4313      	orrs	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002998:	4a29      	ldr	r2, [pc, #164]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800299e:	4b28      	ldr	r3, [pc, #160]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	43db      	mvns	r3, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4013      	ands	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	43db      	mvns	r3, r3
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4013      	ands	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d003      	beq.n	80029ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029ec:	4a14      	ldr	r2, [pc, #80]	@ (8002a40 <HAL_GPIO_Init+0x354>)
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	3301      	adds	r3, #1
 80029f6:	61fb      	str	r3, [r7, #28]
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	2b0f      	cmp	r3, #15
 80029fc:	f67f ae84 	bls.w	8002708 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a00:	bf00      	nop
 8002a02:	bf00      	nop
 8002a04:	3724      	adds	r7, #36	@ 0x24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	40023800 	.word	0x40023800
 8002a14:	40013800 	.word	0x40013800
 8002a18:	40020000 	.word	0x40020000
 8002a1c:	40020400 	.word	0x40020400
 8002a20:	40020800 	.word	0x40020800
 8002a24:	40020c00 	.word	0x40020c00
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	40021400 	.word	0x40021400
 8002a30:	40021800 	.word	0x40021800
 8002a34:	40021c00 	.word	0x40021c00
 8002a38:	40022000 	.word	0x40022000
 8002a3c:	40022400 	.word	0x40022400
 8002a40:	40013c00 	.word	0x40013c00

08002a44 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	e0d9      	b.n	8002c14 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a60:	2201      	movs	r2, #1
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	4013      	ands	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	f040 80c9 	bne.w	8002c0e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002a7c:	4a6b      	ldr	r2, [pc, #428]	@ (8002c2c <HAL_GPIO_DeInit+0x1e8>)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a88:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	220f      	movs	r2, #15
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a63      	ldr	r2, [pc, #396]	@ (8002c30 <HAL_GPIO_DeInit+0x1ec>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d037      	beq.n	8002b16 <HAL_GPIO_DeInit+0xd2>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a62      	ldr	r2, [pc, #392]	@ (8002c34 <HAL_GPIO_DeInit+0x1f0>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d031      	beq.n	8002b12 <HAL_GPIO_DeInit+0xce>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a61      	ldr	r2, [pc, #388]	@ (8002c38 <HAL_GPIO_DeInit+0x1f4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d02b      	beq.n	8002b0e <HAL_GPIO_DeInit+0xca>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a60      	ldr	r2, [pc, #384]	@ (8002c3c <HAL_GPIO_DeInit+0x1f8>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d025      	beq.n	8002b0a <HAL_GPIO_DeInit+0xc6>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a5f      	ldr	r2, [pc, #380]	@ (8002c40 <HAL_GPIO_DeInit+0x1fc>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d01f      	beq.n	8002b06 <HAL_GPIO_DeInit+0xc2>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a5e      	ldr	r2, [pc, #376]	@ (8002c44 <HAL_GPIO_DeInit+0x200>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d019      	beq.n	8002b02 <HAL_GPIO_DeInit+0xbe>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c48 <HAL_GPIO_DeInit+0x204>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d013      	beq.n	8002afe <HAL_GPIO_DeInit+0xba>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a5c      	ldr	r2, [pc, #368]	@ (8002c4c <HAL_GPIO_DeInit+0x208>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d00d      	beq.n	8002afa <HAL_GPIO_DeInit+0xb6>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a5b      	ldr	r2, [pc, #364]	@ (8002c50 <HAL_GPIO_DeInit+0x20c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d007      	beq.n	8002af6 <HAL_GPIO_DeInit+0xb2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a5a      	ldr	r2, [pc, #360]	@ (8002c54 <HAL_GPIO_DeInit+0x210>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d101      	bne.n	8002af2 <HAL_GPIO_DeInit+0xae>
 8002aee:	2309      	movs	r3, #9
 8002af0:	e012      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002af2:	230a      	movs	r3, #10
 8002af4:	e010      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002af6:	2308      	movs	r3, #8
 8002af8:	e00e      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002afa:	2307      	movs	r3, #7
 8002afc:	e00c      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002afe:	2306      	movs	r3, #6
 8002b00:	e00a      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b02:	2305      	movs	r3, #5
 8002b04:	e008      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b06:	2304      	movs	r3, #4
 8002b08:	e006      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e004      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e002      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <HAL_GPIO_DeInit+0xd4>
 8002b16:	2300      	movs	r3, #0
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	f002 0203 	and.w	r2, r2, #3
 8002b1e:	0092      	lsls	r2, r2, #2
 8002b20:	4093      	lsls	r3, r2
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d132      	bne.n	8002b8e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b28:	4b4b      	ldr	r3, [pc, #300]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	4949      	ldr	r1, [pc, #292]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b36:	4b48      	ldr	r3, [pc, #288]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	4946      	ldr	r1, [pc, #280]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b44:	4b44      	ldr	r3, [pc, #272]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b46:	68da      	ldr	r2, [r3, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	4942      	ldr	r1, [pc, #264]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b52:	4b41      	ldr	r3, [pc, #260]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	493f      	ldr	r1, [pc, #252]	@ (8002c58 <HAL_GPIO_DeInit+0x214>)
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	220f      	movs	r2, #15
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b70:	4a2e      	ldr	r2, [pc, #184]	@ (8002c2c <HAL_GPIO_DeInit+0x1e8>)
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	089b      	lsrs	r3, r3, #2
 8002b76:	3302      	adds	r3, #2
 8002b78:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	43da      	mvns	r2, r3
 8002b80:	482a      	ldr	r0, [pc, #168]	@ (8002c2c <HAL_GPIO_DeInit+0x1e8>)
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	089b      	lsrs	r3, r3, #2
 8002b86:	400a      	ands	r2, r1
 8002b88:	3302      	adds	r3, #2
 8002b8a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	2103      	movs	r1, #3
 8002b98:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	401a      	ands	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	08da      	lsrs	r2, r3, #3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	3208      	adds	r2, #8
 8002bac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	220f      	movs	r2, #15
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	08d2      	lsrs	r2, r2, #3
 8002bc4:	4019      	ands	r1, r3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3208      	adds	r2, #8
 8002bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	2103      	movs	r1, #3
 8002bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bdc:	43db      	mvns	r3, r3
 8002bde:	401a      	ands	r2, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	685a      	ldr	r2, [r3, #4]
 8002be8:	2101      	movs	r1, #1
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	2103      	movs	r1, #3
 8002c02:	fa01 f303 	lsl.w	r3, r1, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	401a      	ands	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	3301      	adds	r3, #1
 8002c12:	617b      	str	r3, [r7, #20]
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2b0f      	cmp	r3, #15
 8002c18:	f67f af22 	bls.w	8002a60 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	371c      	adds	r7, #28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	40013800 	.word	0x40013800
 8002c30:	40020000 	.word	0x40020000
 8002c34:	40020400 	.word	0x40020400
 8002c38:	40020800 	.word	0x40020800
 8002c3c:	40020c00 	.word	0x40020c00
 8002c40:	40021000 	.word	0x40021000
 8002c44:	40021400 	.word	0x40021400
 8002c48:	40021800 	.word	0x40021800
 8002c4c:	40021c00 	.word	0x40021c00
 8002c50:	40022000 	.word	0x40022000
 8002c54:	40022400 	.word	0x40022400
 8002c58:	40013c00 	.word	0x40013c00

08002c5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	460b      	mov	r3, r1
 8002c66:	807b      	strh	r3, [r7, #2]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c6c:	787b      	ldrb	r3, [r7, #1]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c72:	887a      	ldrh	r2, [r7, #2]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c78:	e003      	b.n	8002c82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c7a:	887b      	ldrh	r3, [r7, #2]
 8002c7c:	041a      	lsls	r2, r3, #16
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	619a      	str	r2, [r3, #24]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c9a:	4b08      	ldr	r3, [pc, #32]	@ (8002cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	88fb      	ldrh	r3, [r7, #6]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d006      	beq.n	8002cb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ca6:	4a05      	ldr	r2, [pc, #20]	@ (8002cbc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ca8:	88fb      	ldrh	r3, [r7, #6]
 8002caa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cac:	88fb      	ldrh	r3, [r7, #6]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 f806 	bl	8002cc0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40013c00 	.word	0x40013c00

08002cc0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e12b      	b.n	8002f42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d106      	bne.n	8002d04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7fe fc10 	bl	8001524 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2224      	movs	r2, #36	@ 0x24
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d3c:	f001 ff06 	bl	8004b4c <HAL_RCC_GetPCLK1Freq>
 8002d40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	4a81      	ldr	r2, [pc, #516]	@ (8002f4c <HAL_I2C_Init+0x274>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d807      	bhi.n	8002d5c <HAL_I2C_Init+0x84>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4a80      	ldr	r2, [pc, #512]	@ (8002f50 <HAL_I2C_Init+0x278>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	bf94      	ite	ls
 8002d54:	2301      	movls	r3, #1
 8002d56:	2300      	movhi	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	e006      	b.n	8002d6a <HAL_I2C_Init+0x92>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4a7d      	ldr	r2, [pc, #500]	@ (8002f54 <HAL_I2C_Init+0x27c>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	bf94      	ite	ls
 8002d64:	2301      	movls	r3, #1
 8002d66:	2300      	movhi	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e0e7      	b.n	8002f42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	4a78      	ldr	r2, [pc, #480]	@ (8002f58 <HAL_I2C_Init+0x280>)
 8002d76:	fba2 2303 	umull	r2, r3, r2, r3
 8002d7a:	0c9b      	lsrs	r3, r3, #18
 8002d7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68ba      	ldr	r2, [r7, #8]
 8002d8e:	430a      	orrs	r2, r1
 8002d90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	4a6a      	ldr	r2, [pc, #424]	@ (8002f4c <HAL_I2C_Init+0x274>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d802      	bhi.n	8002dac <HAL_I2C_Init+0xd4>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	3301      	adds	r3, #1
 8002daa:	e009      	b.n	8002dc0 <HAL_I2C_Init+0xe8>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002db2:	fb02 f303 	mul.w	r3, r2, r3
 8002db6:	4a69      	ldr	r2, [pc, #420]	@ (8002f5c <HAL_I2C_Init+0x284>)
 8002db8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbc:	099b      	lsrs	r3, r3, #6
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	430b      	orrs	r3, r1
 8002dc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002dd2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	495c      	ldr	r1, [pc, #368]	@ (8002f4c <HAL_I2C_Init+0x274>)
 8002ddc:	428b      	cmp	r3, r1
 8002dde:	d819      	bhi.n	8002e14 <HAL_I2C_Init+0x13c>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	1e59      	subs	r1, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dee:	1c59      	adds	r1, r3, #1
 8002df0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002df4:	400b      	ands	r3, r1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_I2C_Init+0x138>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	1e59      	subs	r1, r3, #1
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e0e:	e051      	b.n	8002eb4 <HAL_I2C_Init+0x1dc>
 8002e10:	2304      	movs	r3, #4
 8002e12:	e04f      	b.n	8002eb4 <HAL_I2C_Init+0x1dc>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d111      	bne.n	8002e40 <HAL_I2C_Init+0x168>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1e58      	subs	r0, r3, #1
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6859      	ldr	r1, [r3, #4]
 8002e24:	460b      	mov	r3, r1
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	440b      	add	r3, r1
 8002e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e2e:	3301      	adds	r3, #1
 8002e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	bf0c      	ite	eq
 8002e38:	2301      	moveq	r3, #1
 8002e3a:	2300      	movne	r3, #0
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	e012      	b.n	8002e66 <HAL_I2C_Init+0x18e>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1e58      	subs	r0, r3, #1
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	0099      	lsls	r1, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e56:	3301      	adds	r3, #1
 8002e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	bf0c      	ite	eq
 8002e60:	2301      	moveq	r3, #1
 8002e62:	2300      	movne	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_Init+0x196>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e022      	b.n	8002eb4 <HAL_I2C_Init+0x1dc>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10e      	bne.n	8002e94 <HAL_I2C_Init+0x1bc>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1e58      	subs	r0, r3, #1
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6859      	ldr	r1, [r3, #4]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	440b      	add	r3, r1
 8002e84:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e88:	3301      	adds	r3, #1
 8002e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e92:	e00f      	b.n	8002eb4 <HAL_I2C_Init+0x1dc>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1e58      	subs	r0, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6859      	ldr	r1, [r3, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	0099      	lsls	r1, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eaa:	3301      	adds	r3, #1
 8002eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002eb4:	6879      	ldr	r1, [r7, #4]
 8002eb6:	6809      	ldr	r1, [r1, #0]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69da      	ldr	r2, [r3, #28]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a1b      	ldr	r3, [r3, #32]
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002ee2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6911      	ldr	r1, [r2, #16]
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	68d2      	ldr	r2, [r2, #12]
 8002eee:	4311      	orrs	r1, r2
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	695a      	ldr	r2, [r3, #20]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3710      	adds	r7, #16
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	000186a0 	.word	0x000186a0
 8002f50:	001e847f 	.word	0x001e847f
 8002f54:	003d08ff 	.word	0x003d08ff
 8002f58:	431bde83 	.word	0x431bde83
 8002f5c:	10624dd3 	.word	0x10624dd3

08002f60 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b088      	sub	sp, #32
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	4608      	mov	r0, r1
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	817b      	strh	r3, [r7, #10]
 8002f72:	460b      	mov	r3, r1
 8002f74:	813b      	strh	r3, [r7, #8]
 8002f76:	4613      	mov	r3, r2
 8002f78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f7a:	f7ff f9ff 	bl	800237c <HAL_GetTick>
 8002f7e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b20      	cmp	r3, #32
 8002f8a:	f040 80d9 	bne.w	8003140 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	2319      	movs	r3, #25
 8002f94:	2201      	movs	r2, #1
 8002f96:	496d      	ldr	r1, [pc, #436]	@ (800314c <HAL_I2C_Mem_Write+0x1ec>)
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 fc8b 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e0cc      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d101      	bne.n	8002fb6 <HAL_I2C_Mem_Write+0x56>
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	e0c5      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d007      	beq.n	8002fdc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f042 0201 	orr.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002fea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2221      	movs	r2, #33	@ 0x21
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2240      	movs	r2, #64	@ 0x40
 8002ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2200      	movs	r2, #0
 8003000:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a3a      	ldr	r2, [r7, #32]
 8003006:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800300c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003012:	b29a      	uxth	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a4d      	ldr	r2, [pc, #308]	@ (8003150 <HAL_I2C_Mem_Write+0x1f0>)
 800301c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800301e:	88f8      	ldrh	r0, [r7, #6]
 8003020:	893a      	ldrh	r2, [r7, #8]
 8003022:	8979      	ldrh	r1, [r7, #10]
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	9301      	str	r3, [sp, #4]
 8003028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	4603      	mov	r3, r0
 800302e:	68f8      	ldr	r0, [r7, #12]
 8003030:	f000 fac2 	bl	80035b8 <I2C_RequestMemoryWrite>
 8003034:	4603      	mov	r3, r0
 8003036:	2b00      	cmp	r3, #0
 8003038:	d052      	beq.n	80030e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e081      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 fd50 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00d      	beq.n	800306a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003052:	2b04      	cmp	r3, #4
 8003054:	d107      	bne.n	8003066 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003064:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e06b      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	781a      	ldrb	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307a:	1c5a      	adds	r2, r3, #1
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	3b01      	subs	r3, #1
 8003094:	b29a      	uxth	r2, r3
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	f003 0304 	and.w	r3, r3, #4
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d11b      	bne.n	80030e0 <HAL_I2C_Mem_Write+0x180>
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d017      	beq.n	80030e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b4:	781a      	ldrb	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1aa      	bne.n	800303e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030ec:	68f8      	ldr	r0, [r7, #12]
 80030ee:	f000 fd43 	bl	8003b78 <I2C_WaitOnBTFFlagUntilTimeout>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00d      	beq.n	8003114 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fc:	2b04      	cmp	r3, #4
 80030fe:	d107      	bne.n	8003110 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800310e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e016      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003122:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2220      	movs	r2, #32
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	e000      	b.n	8003142 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003140:	2302      	movs	r3, #2
  }
}
 8003142:	4618      	mov	r0, r3
 8003144:	3718      	adds	r7, #24
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	00100002 	.word	0x00100002
 8003150:	ffff0000 	.word	0xffff0000

08003154 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08c      	sub	sp, #48	@ 0x30
 8003158:	af02      	add	r7, sp, #8
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	4608      	mov	r0, r1
 800315e:	4611      	mov	r1, r2
 8003160:	461a      	mov	r2, r3
 8003162:	4603      	mov	r3, r0
 8003164:	817b      	strh	r3, [r7, #10]
 8003166:	460b      	mov	r3, r1
 8003168:	813b      	strh	r3, [r7, #8]
 800316a:	4613      	mov	r3, r2
 800316c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800316e:	f7ff f905 	bl	800237c <HAL_GetTick>
 8003172:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b20      	cmp	r3, #32
 800317e:	f040 8214 	bne.w	80035aa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	2319      	movs	r3, #25
 8003188:	2201      	movs	r2, #1
 800318a:	497b      	ldr	r1, [pc, #492]	@ (8003378 <HAL_I2C_Mem_Read+0x224>)
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 fb91 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003198:	2302      	movs	r3, #2
 800319a:	e207      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_I2C_Mem_Read+0x56>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e200      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0301 	and.w	r3, r3, #1
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d007      	beq.n	80031d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2222      	movs	r2, #34	@ 0x22
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2240      	movs	r2, #64	@ 0x40
 80031ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031fa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003200:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003206:	b29a      	uxth	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4a5b      	ldr	r2, [pc, #364]	@ (800337c <HAL_I2C_Mem_Read+0x228>)
 8003210:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003212:	88f8      	ldrh	r0, [r7, #6]
 8003214:	893a      	ldrh	r2, [r7, #8]
 8003216:	8979      	ldrh	r1, [r7, #10]
 8003218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800321a:	9301      	str	r3, [sp, #4]
 800321c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	4603      	mov	r3, r0
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 fa5e 	bl	80036e4 <I2C_RequestMemoryRead>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e1bc      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003236:	2b00      	cmp	r3, #0
 8003238:	d113      	bne.n	8003262 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800323a:	2300      	movs	r3, #0
 800323c:	623b      	str	r3, [r7, #32]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	623b      	str	r3, [r7, #32]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	623b      	str	r3, [r7, #32]
 800324e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800325e:	601a      	str	r2, [r3, #0]
 8003260:	e190      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003266:	2b01      	cmp	r3, #1
 8003268:	d11b      	bne.n	80032a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003278:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	61fb      	str	r3, [r7, #28]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	e170      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d11b      	bne.n	80032e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ca:	2300      	movs	r3, #0
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	695b      	ldr	r3, [r3, #20]
 80032d4:	61bb      	str	r3, [r7, #24]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	61bb      	str	r3, [r7, #24]
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	e150      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	617b      	str	r3, [r7, #20]
 80032f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80032f8:	e144      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fe:	2b03      	cmp	r3, #3
 8003300:	f200 80f1 	bhi.w	80034e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003308:	2b01      	cmp	r3, #1
 800330a:	d123      	bne.n	8003354 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800330c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800330e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003310:	68f8      	ldr	r0, [r7, #12]
 8003312:	f000 fc79 	bl	8003c08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e145      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	691a      	ldr	r2, [r3, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003352:	e117      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003358:	2b02      	cmp	r3, #2
 800335a:	d14e      	bne.n	80033fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003362:	2200      	movs	r2, #0
 8003364:	4906      	ldr	r1, [pc, #24]	@ (8003380 <HAL_I2C_Mem_Read+0x22c>)
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	f000 faa4 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d008      	beq.n	8003384 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e11a      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
 8003376:	bf00      	nop
 8003378:	00100002 	.word	0x00100002
 800337c:	ffff0000 	.word	0xffff0000
 8003380:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003392:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691a      	ldr	r2, [r3, #16]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a6:	1c5a      	adds	r2, r3, #1
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033bc:	b29b      	uxth	r3, r3
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	691a      	ldr	r2, [r3, #16]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d0:	b2d2      	uxtb	r2, r2
 80033d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	1c5a      	adds	r2, r3, #1
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e2:	3b01      	subs	r3, #1
 80033e4:	b29a      	uxth	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033f8:	e0c4      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fc:	9300      	str	r3, [sp, #0]
 80033fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003400:	2200      	movs	r2, #0
 8003402:	496c      	ldr	r1, [pc, #432]	@ (80035b4 <HAL_I2C_Mem_Read+0x460>)
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 fa55 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0cb      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691a      	ldr	r2, [r3, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342e:	b2d2      	uxtb	r2, r2
 8003430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	1c5a      	adds	r2, r3, #1
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800344c:	b29b      	uxth	r3, r3
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003458:	9300      	str	r3, [sp, #0]
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	2200      	movs	r2, #0
 800345e:	4955      	ldr	r1, [pc, #340]	@ (80035b4 <HAL_I2C_Mem_Read+0x460>)
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 fa27 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	e09d      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800347e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003492:	1c5a      	adds	r2, r3, #1
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	3b01      	subs	r3, #1
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	691a      	ldr	r2, [r3, #16]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	b2d2      	uxtb	r2, r2
 80034be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c4:	1c5a      	adds	r2, r3, #1
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034da:	b29b      	uxth	r3, r3
 80034dc:	3b01      	subs	r3, #1
 80034de:	b29a      	uxth	r2, r3
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034e4:	e04e      	b.n	8003584 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fb8c 	bl	8003c08 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e058      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	691a      	ldr	r2, [r3, #16]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003504:	b2d2      	uxtb	r2, r2
 8003506:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003516:	3b01      	subs	r3, #1
 8003518:	b29a      	uxth	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f003 0304 	and.w	r3, r3, #4
 8003536:	2b04      	cmp	r3, #4
 8003538:	d124      	bne.n	8003584 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	2b03      	cmp	r3, #3
 8003540:	d107      	bne.n	8003552 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003550:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	b2d2      	uxtb	r2, r2
 800355e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	1c5a      	adds	r2, r3, #1
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357a:	b29b      	uxth	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003588:	2b00      	cmp	r3, #0
 800358a:	f47f aeb6 	bne.w	80032fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2220      	movs	r2, #32
 8003592:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	2200      	movs	r2, #0
 80035a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	e000      	b.n	80035ac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80035aa:	2302      	movs	r3, #2
  }
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3728      	adds	r7, #40	@ 0x28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	00010004 	.word	0x00010004

080035b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	4608      	mov	r0, r1
 80035c2:	4611      	mov	r1, r2
 80035c4:	461a      	mov	r2, r3
 80035c6:	4603      	mov	r3, r0
 80035c8:	817b      	strh	r3, [r7, #10]
 80035ca:	460b      	mov	r3, r1
 80035cc:	813b      	strh	r3, [r7, #8]
 80035ce:	4613      	mov	r3, r2
 80035d0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035e0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	6a3b      	ldr	r3, [r7, #32]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035ee:	68f8      	ldr	r0, [r7, #12]
 80035f0:	f000 f960 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00d      	beq.n	8003616 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003604:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003608:	d103      	bne.n	8003612 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003610:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e05f      	b.n	80036d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003616:	897b      	ldrh	r3, [r7, #10]
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003624:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003628:	6a3a      	ldr	r2, [r7, #32]
 800362a:	492d      	ldr	r1, [pc, #180]	@ (80036e0 <I2C_RequestMemoryWrite+0x128>)
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f9bb 	bl	80039a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e04c      	b.n	80036d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800363c:	2300      	movs	r3, #0
 800363e:	617b      	str	r3, [r7, #20]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	617b      	str	r3, [r7, #20]
 8003650:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003654:	6a39      	ldr	r1, [r7, #32]
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f000 fa46 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00d      	beq.n	800367e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003666:	2b04      	cmp	r3, #4
 8003668:	d107      	bne.n	800367a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003678:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e02b      	b.n	80036d6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d105      	bne.n	8003690 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003684:	893b      	ldrh	r3, [r7, #8]
 8003686:	b2da      	uxtb	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	611a      	str	r2, [r3, #16]
 800368e:	e021      	b.n	80036d4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003690:	893b      	ldrh	r3, [r7, #8]
 8003692:	0a1b      	lsrs	r3, r3, #8
 8003694:	b29b      	uxth	r3, r3
 8003696:	b2da      	uxtb	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800369e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a0:	6a39      	ldr	r1, [r7, #32]
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f000 fa20 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00d      	beq.n	80036ca <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d107      	bne.n	80036c6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036c4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e005      	b.n	80036d6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80036ca:	893b      	ldrh	r3, [r7, #8]
 80036cc:	b2da      	uxtb	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3718      	adds	r7, #24
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	00010002 	.word	0x00010002

080036e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b088      	sub	sp, #32
 80036e8:	af02      	add	r7, sp, #8
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	4608      	mov	r0, r1
 80036ee:	4611      	mov	r1, r2
 80036f0:	461a      	mov	r2, r3
 80036f2:	4603      	mov	r3, r0
 80036f4:	817b      	strh	r3, [r7, #10]
 80036f6:	460b      	mov	r3, r1
 80036f8:	813b      	strh	r3, [r7, #8]
 80036fa:	4613      	mov	r3, r2
 80036fc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800370c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800371c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800371e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	6a3b      	ldr	r3, [r7, #32]
 8003724:	2200      	movs	r2, #0
 8003726:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 f8c2 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00d      	beq.n	8003752 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003744:	d103      	bne.n	800374e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800374c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e0aa      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003752:	897b      	ldrh	r3, [r7, #10]
 8003754:	b2db      	uxtb	r3, r3
 8003756:	461a      	mov	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003760:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003764:	6a3a      	ldr	r2, [r7, #32]
 8003766:	4952      	ldr	r1, [pc, #328]	@ (80038b0 <I2C_RequestMemoryRead+0x1cc>)
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f91d 	bl	80039a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e097      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	695b      	ldr	r3, [r3, #20]
 8003782:	617b      	str	r3, [r7, #20]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800378e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003790:	6a39      	ldr	r1, [r7, #32]
 8003792:	68f8      	ldr	r0, [r7, #12]
 8003794:	f000 f9a8 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00d      	beq.n	80037ba <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d107      	bne.n	80037b6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037b4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e076      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037ba:	88fb      	ldrh	r3, [r7, #6]
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d105      	bne.n	80037cc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80037c0:	893b      	ldrh	r3, [r7, #8]
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	611a      	str	r2, [r3, #16]
 80037ca:	e021      	b.n	8003810 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80037cc:	893b      	ldrh	r3, [r7, #8]
 80037ce:	0a1b      	lsrs	r3, r3, #8
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037dc:	6a39      	ldr	r1, [r7, #32]
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 f982 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00d      	beq.n	8003806 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ee:	2b04      	cmp	r3, #4
 80037f0:	d107      	bne.n	8003802 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003800:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e050      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003806:	893b      	ldrh	r3, [r7, #8]
 8003808:	b2da      	uxtb	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003812:	6a39      	ldr	r1, [r7, #32]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 f967 	bl	8003ae8 <I2C_WaitOnTXEFlagUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00d      	beq.n	800383c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003824:	2b04      	cmp	r3, #4
 8003826:	d107      	bne.n	8003838 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003836:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e035      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800384a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800384c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800384e:	9300      	str	r3, [sp, #0]
 8003850:	6a3b      	ldr	r3, [r7, #32]
 8003852:	2200      	movs	r2, #0
 8003854:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	f000 f82b 	bl	80038b4 <I2C_WaitOnFlagUntilTimeout>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d00d      	beq.n	8003880 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003872:	d103      	bne.n	800387c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800387a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e013      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003880:	897b      	ldrh	r3, [r7, #10]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	b2da      	uxtb	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	6a3a      	ldr	r2, [r7, #32]
 8003894:	4906      	ldr	r1, [pc, #24]	@ (80038b0 <I2C_RequestMemoryRead+0x1cc>)
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f000 f886 	bl	80039a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	00010002 	.word	0x00010002

080038b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	603b      	str	r3, [r7, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c4:	e048      	b.n	8003958 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038cc:	d044      	beq.n	8003958 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ce:	f7fe fd55 	bl	800237c <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	69bb      	ldr	r3, [r7, #24]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d302      	bcc.n	80038e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d139      	bne.n	8003958 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	0c1b      	lsrs	r3, r3, #16
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d10d      	bne.n	800390a <I2C_WaitOnFlagUntilTimeout+0x56>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	43da      	mvns	r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	4013      	ands	r3, r2
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	461a      	mov	r2, r3
 8003908:	e00c      	b.n	8003924 <I2C_WaitOnFlagUntilTimeout+0x70>
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	43da      	mvns	r2, r3
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	4013      	ands	r3, r2
 8003916:	b29b      	uxth	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	429a      	cmp	r2, r3
 8003928:	d116      	bne.n	8003958 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2200      	movs	r2, #0
 800392e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003944:	f043 0220 	orr.w	r2, r3, #32
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2200      	movs	r2, #0
 8003950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e023      	b.n	80039a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	0c1b      	lsrs	r3, r3, #16
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b01      	cmp	r3, #1
 8003960:	d10d      	bne.n	800397e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	695b      	ldr	r3, [r3, #20]
 8003968:	43da      	mvns	r2, r3
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4013      	ands	r3, r2
 800396e:	b29b      	uxth	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	bf0c      	ite	eq
 8003974:	2301      	moveq	r3, #1
 8003976:	2300      	movne	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	e00c      	b.n	8003998 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	43da      	mvns	r2, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	4013      	ands	r3, r2
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	bf0c      	ite	eq
 8003990:	2301      	moveq	r3, #1
 8003992:	2300      	movne	r3, #0
 8003994:	b2db      	uxtb	r3, r3
 8003996:	461a      	mov	r2, r3
 8003998:	79fb      	ldrb	r3, [r7, #7]
 800399a:	429a      	cmp	r2, r3
 800399c:	d093      	beq.n	80038c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b084      	sub	sp, #16
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
 80039b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039b6:	e071      	b.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695b      	ldr	r3, [r3, #20]
 80039be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039c6:	d123      	bne.n	8003a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039fc:	f043 0204 	orr.w	r2, r3, #4
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e067      	b.n	8003ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a16:	d041      	beq.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a18:	f7fe fcb0 	bl	800237c <HAL_GetTick>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d302      	bcc.n	8003a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d136      	bne.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	0c1b      	lsrs	r3, r3, #16
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d10c      	bne.n	8003a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	43da      	mvns	r2, r3
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	4013      	ands	r3, r2
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bf14      	ite	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	2300      	moveq	r3, #0
 8003a4e:	b2db      	uxtb	r3, r3
 8003a50:	e00b      	b.n	8003a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	43da      	mvns	r2, r3
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	bf14      	ite	ne
 8003a64:	2301      	movne	r3, #1
 8003a66:	2300      	moveq	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d016      	beq.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f043 0220 	orr.w	r2, r3, #32
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e021      	b.n	8003ae0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	0c1b      	lsrs	r3, r3, #16
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d10c      	bne.n	8003ac0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	43da      	mvns	r2, r3
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	bf14      	ite	ne
 8003ab8:	2301      	movne	r3, #1
 8003aba:	2300      	moveq	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	e00b      	b.n	8003ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	43da      	mvns	r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4013      	ands	r3, r2
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	bf14      	ite	ne
 8003ad2:	2301      	movne	r3, #1
 8003ad4:	2300      	moveq	r3, #0
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f47f af6d 	bne.w	80039b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003af4:	e034      	b.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f8e3 	bl	8003cc2 <I2C_IsAcknowledgeFailed>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e034      	b.n	8003b70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b0c:	d028      	beq.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b0e:	f7fe fc35 	bl	800237c <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d302      	bcc.n	8003b24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d11d      	bne.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b2e:	2b80      	cmp	r3, #128	@ 0x80
 8003b30:	d016      	beq.n	8003b60 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	f043 0220 	orr.w	r2, r3, #32
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e007      	b.n	8003b70 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b6a:	2b80      	cmp	r3, #128	@ 0x80
 8003b6c:	d1c3      	bne.n	8003af6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b84:	e034      	b.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 f89b 	bl	8003cc2 <I2C_IsAcknowledgeFailed>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e034      	b.n	8003c00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b9c:	d028      	beq.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9e:	f7fe fbed 	bl	800237c <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d302      	bcc.n	8003bb4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d11d      	bne.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d016      	beq.n	8003bf0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	f043 0220 	orr.w	r2, r3, #32
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e007      	b.n	8003c00 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d1c3      	bne.n	8003b86 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3710      	adds	r7, #16
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c14:	e049      	b.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	2b10      	cmp	r3, #16
 8003c22:	d119      	bne.n	8003c58 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0210 	mvn.w	r2, #16
 8003c2c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c54:	2301      	movs	r3, #1
 8003c56:	e030      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c58:	f7fe fb90 	bl	800237c <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	68ba      	ldr	r2, [r7, #8]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d302      	bcc.n	8003c6e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d11d      	bne.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c78:	2b40      	cmp	r3, #64	@ 0x40
 8003c7a:	d016      	beq.n	8003caa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2220      	movs	r2, #32
 8003c86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c96:	f043 0220 	orr.w	r2, r3, #32
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	e007      	b.n	8003cba <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cb4:	2b40      	cmp	r3, #64	@ 0x40
 8003cb6:	d1ae      	bne.n	8003c16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}

08003cc2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	695b      	ldr	r3, [r3, #20]
 8003cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd8:	d11b      	bne.n	8003d12 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ce2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	f043 0204 	orr.w	r2, r3, #4
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d101      	bne.n	8003d32 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e0bf      	b.n	8003eb2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d106      	bne.n	8003d4c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f7fd fc56 	bl	80015f8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2202      	movs	r2, #2
 8003d50:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	699a      	ldr	r2, [r3, #24]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003d62:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	6999      	ldr	r1, [r3, #24]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685a      	ldr	r2, [r3, #4]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d78:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	430a      	orrs	r2, r1
 8003d86:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6899      	ldr	r1, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	4b4a      	ldr	r3, [pc, #296]	@ (8003ebc <HAL_LTDC_Init+0x19c>)
 8003d94:	400b      	ands	r3, r1
 8003d96:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	041b      	lsls	r3, r3, #16
 8003d9e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6899      	ldr	r1, [r3, #8]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699a      	ldr	r2, [r3, #24]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	431a      	orrs	r2, r3
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68d9      	ldr	r1, [r3, #12]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	4b3e      	ldr	r3, [pc, #248]	@ (8003ebc <HAL_LTDC_Init+0x19c>)
 8003dc2:	400b      	ands	r3, r1
 8003dc4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69db      	ldr	r3, [r3, #28]
 8003dca:	041b      	lsls	r3, r3, #16
 8003dcc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68d9      	ldr	r1, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1a      	ldr	r2, [r3, #32]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6919      	ldr	r1, [r3, #16]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	4b33      	ldr	r3, [pc, #204]	@ (8003ebc <HAL_LTDC_Init+0x19c>)
 8003df0:	400b      	ands	r3, r1
 8003df2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df8:	041b      	lsls	r3, r3, #16
 8003dfa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	6919      	ldr	r1, [r3, #16]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	431a      	orrs	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	6959      	ldr	r1, [r3, #20]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	4b27      	ldr	r3, [pc, #156]	@ (8003ebc <HAL_LTDC_Init+0x19c>)
 8003e1e:	400b      	ands	r3, r1
 8003e20:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e26:	041b      	lsls	r3, r3, #16
 8003e28:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	6959      	ldr	r1, [r3, #20]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	430a      	orrs	r2, r1
 8003e3e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003e50:	041b      	lsls	r3, r3, #16
 8003e52:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003e62:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f042 0206 	orr.w	r2, r2, #6
 8003e8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	699a      	ldr	r2, [r3, #24]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	f000f800 	.word	0xf000f800

08003ec0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003ec0:	b5b0      	push	{r4, r5, r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d101      	bne.n	8003eda <HAL_LTDC_ConfigLayer+0x1a>
 8003ed6:	2302      	movs	r3, #2
 8003ed8:	e02c      	b.n	8003f34 <HAL_LTDC_ConfigLayer+0x74>
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003eea:	68fa      	ldr	r2, [r7, #12]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2134      	movs	r1, #52	@ 0x34
 8003ef0:	fb01 f303 	mul.w	r3, r1, r3
 8003ef4:	4413      	add	r3, r2
 8003ef6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	4614      	mov	r4, r2
 8003efe:	461d      	mov	r5, r3
 8003f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f0c:	682b      	ldr	r3, [r5, #0]
 8003f0e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8003f10:	687a      	ldr	r2, [r7, #4]
 8003f12:	68b9      	ldr	r1, [r7, #8]
 8003f14:	68f8      	ldr	r0, [r7, #12]
 8003f16:	f000 f811 	bl	8003f3c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bdb0      	pop	{r4, r5, r7, pc}

08003f3c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b089      	sub	sp, #36	@ 0x24
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	0c1b      	lsrs	r3, r3, #16
 8003f54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f58:	4413      	add	r3, r2
 8003f5a:	041b      	lsls	r3, r3, #16
 8003f5c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	01db      	lsls	r3, r3, #7
 8003f68:	4413      	add	r3, r2
 8003f6a:	3384      	adds	r3, #132	@ 0x84
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	6812      	ldr	r2, [r2, #0]
 8003f72:	4611      	mov	r1, r2
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	01d2      	lsls	r2, r2, #7
 8003f78:	440a      	add	r2, r1
 8003f7a:	3284      	adds	r2, #132	@ 0x84
 8003f7c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003f80:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	0c1b      	lsrs	r3, r3, #16
 8003f8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f92:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003f94:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	01db      	lsls	r3, r3, #7
 8003fa0:	440b      	add	r3, r1
 8003fa2:	3384      	adds	r3, #132	@ 0x84
 8003fa4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003faa:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fba:	4413      	add	r3, r2
 8003fbc:	041b      	lsls	r3, r3, #16
 8003fbe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	01db      	lsls	r3, r3, #7
 8003fca:	4413      	add	r3, r2
 8003fcc:	3384      	adds	r3, #132	@ 0x84
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	6812      	ldr	r2, [r2, #0]
 8003fd4:	4611      	mov	r1, r2
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	01d2      	lsls	r2, r2, #7
 8003fda:	440a      	add	r2, r1
 8003fdc:	3284      	adds	r2, #132	@ 0x84
 8003fde:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8003fe2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ff2:	4413      	add	r3, r2
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4619      	mov	r1, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	01db      	lsls	r3, r3, #7
 8004000:	440b      	add	r3, r1
 8004002:	3384      	adds	r3, #132	@ 0x84
 8004004:	4619      	mov	r1, r3
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	4313      	orrs	r3, r2
 800400a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	01db      	lsls	r3, r3, #7
 8004016:	4413      	add	r3, r2
 8004018:	3384      	adds	r3, #132	@ 0x84
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	4611      	mov	r1, r2
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	01d2      	lsls	r2, r2, #7
 8004026:	440a      	add	r2, r1
 8004028:	3284      	adds	r2, #132	@ 0x84
 800402a:	f023 0307 	bic.w	r3, r3, #7
 800402e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	01db      	lsls	r3, r3, #7
 800403a:	4413      	add	r3, r2
 800403c:	3384      	adds	r3, #132	@ 0x84
 800403e:	461a      	mov	r2, r3
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800404c:	021b      	lsls	r3, r3, #8
 800404e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004056:	041b      	lsls	r3, r3, #16
 8004058:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	061b      	lsls	r3, r3, #24
 8004060:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	461a      	mov	r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	01db      	lsls	r3, r3, #7
 800406c:	4413      	add	r3, r2
 800406e:	3384      	adds	r3, #132	@ 0x84
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	01db      	lsls	r3, r3, #7
 800407c:	4413      	add	r3, r2
 800407e:	3384      	adds	r3, #132	@ 0x84
 8004080:	461a      	mov	r2, r3
 8004082:	2300      	movs	r3, #0
 8004084:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800408c:	461a      	mov	r2, r3
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	431a      	orrs	r2, r3
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	431a      	orrs	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4619      	mov	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	01db      	lsls	r3, r3, #7
 80040a0:	440b      	add	r3, r1
 80040a2:	3384      	adds	r3, #132	@ 0x84
 80040a4:	4619      	mov	r1, r3
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	461a      	mov	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	01db      	lsls	r3, r3, #7
 80040b6:	4413      	add	r3, r2
 80040b8:	3384      	adds	r3, #132	@ 0x84
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	6812      	ldr	r2, [r2, #0]
 80040c0:	4611      	mov	r1, r2
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	01d2      	lsls	r2, r2, #7
 80040c6:	440a      	add	r2, r1
 80040c8:	3284      	adds	r2, #132	@ 0x84
 80040ca:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80040ce:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	461a      	mov	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	01db      	lsls	r3, r3, #7
 80040da:	4413      	add	r3, r2
 80040dc:	3384      	adds	r3, #132	@ 0x84
 80040de:	461a      	mov	r2, r3
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	01db      	lsls	r3, r3, #7
 80040f0:	4413      	add	r3, r2
 80040f2:	3384      	adds	r3, #132	@ 0x84
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	6812      	ldr	r2, [r2, #0]
 80040fa:	4611      	mov	r1, r2
 80040fc:	687a      	ldr	r2, [r7, #4]
 80040fe:	01d2      	lsls	r2, r2, #7
 8004100:	440a      	add	r2, r1
 8004102:	3284      	adds	r2, #132	@ 0x84
 8004104:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004108:	f023 0307 	bic.w	r3, r3, #7
 800410c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	69da      	ldr	r2, [r3, #28]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	6a1b      	ldr	r3, [r3, #32]
 8004116:	68f9      	ldr	r1, [r7, #12]
 8004118:	6809      	ldr	r1, [r1, #0]
 800411a:	4608      	mov	r0, r1
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	01c9      	lsls	r1, r1, #7
 8004120:	4401      	add	r1, r0
 8004122:	3184      	adds	r1, #132	@ 0x84
 8004124:	4313      	orrs	r3, r2
 8004126:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	461a      	mov	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	01db      	lsls	r3, r3, #7
 8004132:	4413      	add	r3, r2
 8004134:	3384      	adds	r3, #132	@ 0x84
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	461a      	mov	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	01db      	lsls	r3, r3, #7
 8004142:	4413      	add	r3, r2
 8004144:	3384      	adds	r3, #132	@ 0x84
 8004146:	461a      	mov	r2, r3
 8004148:	2300      	movs	r3, #0
 800414a:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	461a      	mov	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	01db      	lsls	r3, r3, #7
 8004156:	4413      	add	r3, r2
 8004158:	3384      	adds	r3, #132	@ 0x84
 800415a:	461a      	mov	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d102      	bne.n	8004170 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800416a:	2304      	movs	r3, #4
 800416c:	61fb      	str	r3, [r7, #28]
 800416e:	e01b      	b.n	80041a8 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	691b      	ldr	r3, [r3, #16]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d102      	bne.n	800417e <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004178:	2303      	movs	r3, #3
 800417a:	61fb      	str	r3, [r7, #28]
 800417c:	e014      	b.n	80041a8 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	2b04      	cmp	r3, #4
 8004184:	d00b      	beq.n	800419e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800418a:	2b02      	cmp	r3, #2
 800418c:	d007      	beq.n	800419e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004192:	2b03      	cmp	r3, #3
 8004194:	d003      	beq.n	800419e <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800419a:	2b07      	cmp	r3, #7
 800419c:	d102      	bne.n	80041a4 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800419e:	2302      	movs	r3, #2
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	e001      	b.n	80041a8 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 80041a4:	2301      	movs	r3, #1
 80041a6:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	01db      	lsls	r3, r3, #7
 80041b2:	4413      	add	r3, r2
 80041b4:	3384      	adds	r3, #132	@ 0x84
 80041b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	4611      	mov	r1, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	01d2      	lsls	r2, r2, #7
 80041c2:	440a      	add	r2, r1
 80041c4:	3284      	adds	r2, #132	@ 0x84
 80041c6:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 80041ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	fb02 f303 	mul.w	r3, r2, r3
 80041d6:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	6859      	ldr	r1, [r3, #4]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	1acb      	subs	r3, r1, r3
 80041e2:	69f9      	ldr	r1, [r7, #28]
 80041e4:	fb01 f303 	mul.w	r3, r1, r3
 80041e8:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 80041ea:	68f9      	ldr	r1, [r7, #12]
 80041ec:	6809      	ldr	r1, [r1, #0]
 80041ee:	4608      	mov	r0, r1
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	01c9      	lsls	r1, r1, #7
 80041f4:	4401      	add	r1, r0
 80041f6:	3184      	adds	r1, #132	@ 0x84
 80041f8:	4313      	orrs	r3, r2
 80041fa:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	01db      	lsls	r3, r3, #7
 8004206:	4413      	add	r3, r2
 8004208:	3384      	adds	r3, #132	@ 0x84
 800420a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	6812      	ldr	r2, [r2, #0]
 8004210:	4611      	mov	r1, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	01d2      	lsls	r2, r2, #7
 8004216:	440a      	add	r2, r1
 8004218:	3284      	adds	r2, #132	@ 0x84
 800421a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800421e:	f023 0307 	bic.w	r3, r3, #7
 8004222:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	461a      	mov	r2, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	01db      	lsls	r3, r3, #7
 800422e:	4413      	add	r3, r2
 8004230:	3384      	adds	r3, #132	@ 0x84
 8004232:	461a      	mov	r2, r3
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004238:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	461a      	mov	r2, r3
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	01db      	lsls	r3, r3, #7
 8004244:	4413      	add	r3, r2
 8004246:	3384      	adds	r3, #132	@ 0x84
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	6812      	ldr	r2, [r2, #0]
 800424e:	4611      	mov	r1, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	01d2      	lsls	r2, r2, #7
 8004254:	440a      	add	r2, r1
 8004256:	3284      	adds	r2, #132	@ 0x84
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6013      	str	r3, [r2, #0]
}
 800425e:	bf00      	nop
 8004260:	3724      	adds	r7, #36	@ 0x24
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
	...

0800426c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e267      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d075      	beq.n	8004376 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800428a:	4b88      	ldr	r3, [pc, #544]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
 8004292:	2b04      	cmp	r3, #4
 8004294:	d00c      	beq.n	80042b0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004296:	4b85      	ldr	r3, [pc, #532]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800429e:	2b08      	cmp	r3, #8
 80042a0:	d112      	bne.n	80042c8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042a2:	4b82      	ldr	r3, [pc, #520]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80042ae:	d10b      	bne.n	80042c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b0:	4b7e      	ldr	r3, [pc, #504]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d05b      	beq.n	8004374 <HAL_RCC_OscConfig+0x108>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d157      	bne.n	8004374 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e242      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042d0:	d106      	bne.n	80042e0 <HAL_RCC_OscConfig+0x74>
 80042d2:	4b76      	ldr	r3, [pc, #472]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a75      	ldr	r2, [pc, #468]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042dc:	6013      	str	r3, [r2, #0]
 80042de:	e01d      	b.n	800431c <HAL_RCC_OscConfig+0xb0>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80042e8:	d10c      	bne.n	8004304 <HAL_RCC_OscConfig+0x98>
 80042ea:	4b70      	ldr	r3, [pc, #448]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a6f      	ldr	r2, [pc, #444]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	4b6d      	ldr	r3, [pc, #436]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a6c      	ldr	r2, [pc, #432]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004300:	6013      	str	r3, [r2, #0]
 8004302:	e00b      	b.n	800431c <HAL_RCC_OscConfig+0xb0>
 8004304:	4b69      	ldr	r3, [pc, #420]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a68      	ldr	r2, [pc, #416]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 800430a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	4b66      	ldr	r3, [pc, #408]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a65      	ldr	r2, [pc, #404]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004316:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800431a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d013      	beq.n	800434c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004324:	f7fe f82a 	bl	800237c <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800432c:	f7fe f826 	bl	800237c <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	@ 0x64
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e207      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433e:	4b5b      	ldr	r3, [pc, #364]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0f0      	beq.n	800432c <HAL_RCC_OscConfig+0xc0>
 800434a:	e014      	b.n	8004376 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434c:	f7fe f816 	bl	800237c <HAL_GetTick>
 8004350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004352:	e008      	b.n	8004366 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004354:	f7fe f812 	bl	800237c <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	2b64      	cmp	r3, #100	@ 0x64
 8004360:	d901      	bls.n	8004366 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004362:	2303      	movs	r3, #3
 8004364:	e1f3      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004366:	4b51      	ldr	r3, [pc, #324]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1f0      	bne.n	8004354 <HAL_RCC_OscConfig+0xe8>
 8004372:	e000      	b.n	8004376 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d063      	beq.n	800444a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004382:	4b4a      	ldr	r3, [pc, #296]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004384:	689b      	ldr	r3, [r3, #8]
 8004386:	f003 030c 	and.w	r3, r3, #12
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00b      	beq.n	80043a6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800438e:	4b47      	ldr	r3, [pc, #284]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004396:	2b08      	cmp	r3, #8
 8004398:	d11c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800439a:	4b44      	ldr	r3, [pc, #272]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d116      	bne.n	80043d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043a6:	4b41      	ldr	r3, [pc, #260]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d005      	beq.n	80043be <HAL_RCC_OscConfig+0x152>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d001      	beq.n	80043be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e1c7      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043be:	4b3b      	ldr	r3, [pc, #236]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	00db      	lsls	r3, r3, #3
 80043cc:	4937      	ldr	r1, [pc, #220]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d2:	e03a      	b.n	800444a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043dc:	4b34      	ldr	r3, [pc, #208]	@ (80044b0 <HAL_RCC_OscConfig+0x244>)
 80043de:	2201      	movs	r2, #1
 80043e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fd ffcb 	bl	800237c <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ea:	f7fd ffc7 	bl	800237c <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1a8      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fc:	4b2b      	ldr	r3, [pc, #172]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d0f0      	beq.n	80043ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004408:	4b28      	ldr	r3, [pc, #160]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	4925      	ldr	r1, [pc, #148]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004418:	4313      	orrs	r3, r2
 800441a:	600b      	str	r3, [r1, #0]
 800441c:	e015      	b.n	800444a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800441e:	4b24      	ldr	r3, [pc, #144]	@ (80044b0 <HAL_RCC_OscConfig+0x244>)
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004424:	f7fd ffaa 	bl	800237c <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800442c:	f7fd ffa6 	bl	800237c <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e187      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443e:	4b1b      	ldr	r3, [pc, #108]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b00      	cmp	r3, #0
 8004454:	d036      	beq.n	80044c4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	695b      	ldr	r3, [r3, #20]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d016      	beq.n	800448c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800445e:	4b15      	ldr	r3, [pc, #84]	@ (80044b4 <HAL_RCC_OscConfig+0x248>)
 8004460:	2201      	movs	r2, #1
 8004462:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004464:	f7fd ff8a 	bl	800237c <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446c:	f7fd ff86 	bl	800237c <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e167      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447e:	4b0b      	ldr	r3, [pc, #44]	@ (80044ac <HAL_RCC_OscConfig+0x240>)
 8004480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d0f0      	beq.n	800446c <HAL_RCC_OscConfig+0x200>
 800448a:	e01b      	b.n	80044c4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800448c:	4b09      	ldr	r3, [pc, #36]	@ (80044b4 <HAL_RCC_OscConfig+0x248>)
 800448e:	2200      	movs	r2, #0
 8004490:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004492:	f7fd ff73 	bl	800237c <HAL_GetTick>
 8004496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004498:	e00e      	b.n	80044b8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800449a:	f7fd ff6f 	bl	800237c <HAL_GetTick>
 800449e:	4602      	mov	r2, r0
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	1ad3      	subs	r3, r2, r3
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d907      	bls.n	80044b8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e150      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
 80044ac:	40023800 	.word	0x40023800
 80044b0:	42470000 	.word	0x42470000
 80044b4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b8:	4b88      	ldr	r3, [pc, #544]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80044ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1ea      	bne.n	800449a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8097 	beq.w	8004600 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044d2:	2300      	movs	r3, #0
 80044d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044d6:	4b81      	ldr	r3, [pc, #516]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10f      	bne.n	8004502 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	4b7d      	ldr	r3, [pc, #500]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	4a7c      	ldr	r2, [pc, #496]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80044ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80044f2:	4b7a      	ldr	r3, [pc, #488]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044fa:	60bb      	str	r3, [r7, #8]
 80044fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044fe:	2301      	movs	r3, #1
 8004500:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004502:	4b77      	ldr	r3, [pc, #476]	@ (80046e0 <HAL_RCC_OscConfig+0x474>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800450a:	2b00      	cmp	r3, #0
 800450c:	d118      	bne.n	8004540 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800450e:	4b74      	ldr	r3, [pc, #464]	@ (80046e0 <HAL_RCC_OscConfig+0x474>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a73      	ldr	r2, [pc, #460]	@ (80046e0 <HAL_RCC_OscConfig+0x474>)
 8004514:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004518:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800451a:	f7fd ff2f 	bl	800237c <HAL_GetTick>
 800451e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004520:	e008      	b.n	8004534 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004522:	f7fd ff2b 	bl	800237c <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d901      	bls.n	8004534 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004530:	2303      	movs	r3, #3
 8004532:	e10c      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004534:	4b6a      	ldr	r3, [pc, #424]	@ (80046e0 <HAL_RCC_OscConfig+0x474>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800453c:	2b00      	cmp	r3, #0
 800453e:	d0f0      	beq.n	8004522 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2b01      	cmp	r3, #1
 8004546:	d106      	bne.n	8004556 <HAL_RCC_OscConfig+0x2ea>
 8004548:	4b64      	ldr	r3, [pc, #400]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800454a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454c:	4a63      	ldr	r2, [pc, #396]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800454e:	f043 0301 	orr.w	r3, r3, #1
 8004552:	6713      	str	r3, [r2, #112]	@ 0x70
 8004554:	e01c      	b.n	8004590 <HAL_RCC_OscConfig+0x324>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	2b05      	cmp	r3, #5
 800455c:	d10c      	bne.n	8004578 <HAL_RCC_OscConfig+0x30c>
 800455e:	4b5f      	ldr	r3, [pc, #380]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004562:	4a5e      	ldr	r2, [pc, #376]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004564:	f043 0304 	orr.w	r3, r3, #4
 8004568:	6713      	str	r3, [r2, #112]	@ 0x70
 800456a:	4b5c      	ldr	r3, [pc, #368]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800456c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456e:	4a5b      	ldr	r2, [pc, #364]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	6713      	str	r3, [r2, #112]	@ 0x70
 8004576:	e00b      	b.n	8004590 <HAL_RCC_OscConfig+0x324>
 8004578:	4b58      	ldr	r3, [pc, #352]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800457a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457c:	4a57      	ldr	r2, [pc, #348]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800457e:	f023 0301 	bic.w	r3, r3, #1
 8004582:	6713      	str	r3, [r2, #112]	@ 0x70
 8004584:	4b55      	ldr	r3, [pc, #340]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004588:	4a54      	ldr	r2, [pc, #336]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800458a:	f023 0304 	bic.w	r3, r3, #4
 800458e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d015      	beq.n	80045c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004598:	f7fd fef0 	bl	800237c <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800459e:	e00a      	b.n	80045b6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045a0:	f7fd feec 	bl	800237c <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d901      	bls.n	80045b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e0cb      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045b6:	4b49      	ldr	r3, [pc, #292]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80045b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ba:	f003 0302 	and.w	r3, r3, #2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d0ee      	beq.n	80045a0 <HAL_RCC_OscConfig+0x334>
 80045c2:	e014      	b.n	80045ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045c4:	f7fd feda 	bl	800237c <HAL_GetTick>
 80045c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045ca:	e00a      	b.n	80045e2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045cc:	f7fd fed6 	bl	800237c <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e0b5      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045e2:	4b3e      	ldr	r3, [pc, #248]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80045e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1ee      	bne.n	80045cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80045ee:	7dfb      	ldrb	r3, [r7, #23]
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d105      	bne.n	8004600 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f4:	4b39      	ldr	r3, [pc, #228]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80045f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f8:	4a38      	ldr	r2, [pc, #224]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80045fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045fe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	2b00      	cmp	r3, #0
 8004606:	f000 80a1 	beq.w	800474c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800460a:	4b34      	ldr	r3, [pc, #208]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
 8004612:	2b08      	cmp	r3, #8
 8004614:	d05c      	beq.n	80046d0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	2b02      	cmp	r3, #2
 800461c:	d141      	bne.n	80046a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461e:	4b31      	ldr	r3, [pc, #196]	@ (80046e4 <HAL_RCC_OscConfig+0x478>)
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fd feaa 	bl	800237c <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462c:	f7fd fea6 	bl	800237c <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e087      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	4b27      	ldr	r3, [pc, #156]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1f0      	bne.n	800462c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69da      	ldr	r2, [r3, #28]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	019b      	lsls	r3, r3, #6
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004660:	085b      	lsrs	r3, r3, #1
 8004662:	3b01      	subs	r3, #1
 8004664:	041b      	lsls	r3, r3, #16
 8004666:	431a      	orrs	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	061b      	lsls	r3, r3, #24
 800466e:	491b      	ldr	r1, [pc, #108]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004670:	4313      	orrs	r3, r2
 8004672:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004674:	4b1b      	ldr	r3, [pc, #108]	@ (80046e4 <HAL_RCC_OscConfig+0x478>)
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800467a:	f7fd fe7f 	bl	800237c <HAL_GetTick>
 800467e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004680:	e008      	b.n	8004694 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004682:	f7fd fe7b 	bl	800237c <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e05c      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004694:	4b11      	ldr	r3, [pc, #68]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0f0      	beq.n	8004682 <HAL_RCC_OscConfig+0x416>
 80046a0:	e054      	b.n	800474c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a2:	4b10      	ldr	r3, [pc, #64]	@ (80046e4 <HAL_RCC_OscConfig+0x478>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a8:	f7fd fe68 	bl	800237c <HAL_GetTick>
 80046ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046ae:	e008      	b.n	80046c2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046b0:	f7fd fe64 	bl	800237c <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e045      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c2:	4b06      	ldr	r3, [pc, #24]	@ (80046dc <HAL_RCC_OscConfig+0x470>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d1f0      	bne.n	80046b0 <HAL_RCC_OscConfig+0x444>
 80046ce:	e03d      	b.n	800474c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d107      	bne.n	80046e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e038      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
 80046dc:	40023800 	.word	0x40023800
 80046e0:	40007000 	.word	0x40007000
 80046e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046e8:	4b1b      	ldr	r3, [pc, #108]	@ (8004758 <HAL_RCC_OscConfig+0x4ec>)
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d028      	beq.n	8004748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004700:	429a      	cmp	r2, r3
 8004702:	d121      	bne.n	8004748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800470e:	429a      	cmp	r2, r3
 8004710:	d11a      	bne.n	8004748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004718:	4013      	ands	r3, r2
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800471e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004720:	4293      	cmp	r3, r2
 8004722:	d111      	bne.n	8004748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472e:	085b      	lsrs	r3, r3, #1
 8004730:	3b01      	subs	r3, #1
 8004732:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004734:	429a      	cmp	r2, r3
 8004736:	d107      	bne.n	8004748 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004742:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d001      	beq.n	800474c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e000      	b.n	800474e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3718      	adds	r7, #24
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40023800 	.word	0x40023800

0800475c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d101      	bne.n	8004770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e0cc      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004770:	4b68      	ldr	r3, [pc, #416]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 030f 	and.w	r3, r3, #15
 8004778:	683a      	ldr	r2, [r7, #0]
 800477a:	429a      	cmp	r2, r3
 800477c:	d90c      	bls.n	8004798 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800477e:	4b65      	ldr	r3, [pc, #404]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	b2d2      	uxtb	r2, r2
 8004784:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004786:	4b63      	ldr	r3, [pc, #396]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	683a      	ldr	r2, [r7, #0]
 8004790:	429a      	cmp	r2, r3
 8004792:	d001      	beq.n	8004798 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e0b8      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d020      	beq.n	80047e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d005      	beq.n	80047bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b0:	4b59      	ldr	r3, [pc, #356]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	4a58      	ldr	r2, [pc, #352]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80047ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0308 	and.w	r3, r3, #8
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d005      	beq.n	80047d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047c8:	4b53      	ldr	r3, [pc, #332]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	4a52      	ldr	r2, [pc, #328]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80047d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047d4:	4b50      	ldr	r3, [pc, #320]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	494d      	ldr	r1, [pc, #308]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d044      	beq.n	800487c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	2b01      	cmp	r3, #1
 80047f8:	d107      	bne.n	800480a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047fa:	4b47      	ldr	r3, [pc, #284]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d119      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e07f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2b02      	cmp	r3, #2
 8004810:	d003      	beq.n	800481a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004816:	2b03      	cmp	r3, #3
 8004818:	d107      	bne.n	800482a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800481a:	4b3f      	ldr	r3, [pc, #252]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d109      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e06f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800482a:	4b3b      	ldr	r3, [pc, #236]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d101      	bne.n	800483a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e067      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800483a:	4b37      	ldr	r3, [pc, #220]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f023 0203 	bic.w	r2, r3, #3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
 8004846:	4934      	ldr	r1, [pc, #208]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 8004848:	4313      	orrs	r3, r2
 800484a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800484c:	f7fd fd96 	bl	800237c <HAL_GetTick>
 8004850:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004852:	e00a      	b.n	800486a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004854:	f7fd fd92 	bl	800237c <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004862:	4293      	cmp	r3, r2
 8004864:	d901      	bls.n	800486a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e04f      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800486a:	4b2b      	ldr	r3, [pc, #172]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f003 020c 	and.w	r2, r3, #12
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	429a      	cmp	r2, r3
 800487a:	d1eb      	bne.n	8004854 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800487c:	4b25      	ldr	r3, [pc, #148]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 030f 	and.w	r3, r3, #15
 8004884:	683a      	ldr	r2, [r7, #0]
 8004886:	429a      	cmp	r2, r3
 8004888:	d20c      	bcs.n	80048a4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488a:	4b22      	ldr	r3, [pc, #136]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	b2d2      	uxtb	r2, r2
 8004890:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004892:	4b20      	ldr	r3, [pc, #128]	@ (8004914 <HAL_RCC_ClockConfig+0x1b8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	683a      	ldr	r2, [r7, #0]
 800489c:	429a      	cmp	r2, r3
 800489e:	d001      	beq.n	80048a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e032      	b.n	800490a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d008      	beq.n	80048c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b0:	4b19      	ldr	r3, [pc, #100]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	4916      	ldr	r1, [pc, #88]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048be:	4313      	orrs	r3, r2
 80048c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0308 	and.w	r3, r3, #8
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d009      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048ce:	4b12      	ldr	r3, [pc, #72]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	490e      	ldr	r1, [pc, #56]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80048e2:	f000 f821 	bl	8004928 <HAL_RCC_GetSysClockFreq>
 80048e6:	4602      	mov	r2, r0
 80048e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004918 <HAL_RCC_ClockConfig+0x1bc>)
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	091b      	lsrs	r3, r3, #4
 80048ee:	f003 030f 	and.w	r3, r3, #15
 80048f2:	490a      	ldr	r1, [pc, #40]	@ (800491c <HAL_RCC_ClockConfig+0x1c0>)
 80048f4:	5ccb      	ldrb	r3, [r1, r3]
 80048f6:	fa22 f303 	lsr.w	r3, r2, r3
 80048fa:	4a09      	ldr	r2, [pc, #36]	@ (8004920 <HAL_RCC_ClockConfig+0x1c4>)
 80048fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80048fe:	4b09      	ldr	r3, [pc, #36]	@ (8004924 <HAL_RCC_ClockConfig+0x1c8>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4618      	mov	r0, r3
 8004904:	f7fd fcf6 	bl	80022f4 <HAL_InitTick>

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	40023c00 	.word	0x40023c00
 8004918:	40023800 	.word	0x40023800
 800491c:	08007b50 	.word	0x08007b50
 8004920:	20000010 	.word	0x20000010
 8004924:	20000014 	.word	0x20000014

08004928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004928:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800492c:	b094      	sub	sp, #80	@ 0x50
 800492e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004938:	2300      	movs	r3, #0
 800493a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004940:	4b79      	ldr	r3, [pc, #484]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f003 030c 	and.w	r3, r3, #12
 8004948:	2b08      	cmp	r3, #8
 800494a:	d00d      	beq.n	8004968 <HAL_RCC_GetSysClockFreq+0x40>
 800494c:	2b08      	cmp	r3, #8
 800494e:	f200 80e1 	bhi.w	8004b14 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004952:	2b00      	cmp	r3, #0
 8004954:	d002      	beq.n	800495c <HAL_RCC_GetSysClockFreq+0x34>
 8004956:	2b04      	cmp	r3, #4
 8004958:	d003      	beq.n	8004962 <HAL_RCC_GetSysClockFreq+0x3a>
 800495a:	e0db      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800495c:	4b73      	ldr	r3, [pc, #460]	@ (8004b2c <HAL_RCC_GetSysClockFreq+0x204>)
 800495e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004960:	e0db      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004962:	4b73      	ldr	r3, [pc, #460]	@ (8004b30 <HAL_RCC_GetSysClockFreq+0x208>)
 8004964:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004966:	e0d8      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004968:	4b6f      	ldr	r3, [pc, #444]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004970:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004972:	4b6d      	ldr	r3, [pc, #436]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d063      	beq.n	8004a46 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800497e:	4b6a      	ldr	r3, [pc, #424]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	099b      	lsrs	r3, r3, #6
 8004984:	2200      	movs	r2, #0
 8004986:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004988:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800498a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004990:	633b      	str	r3, [r7, #48]	@ 0x30
 8004992:	2300      	movs	r3, #0
 8004994:	637b      	str	r3, [r7, #52]	@ 0x34
 8004996:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800499a:	4622      	mov	r2, r4
 800499c:	462b      	mov	r3, r5
 800499e:	f04f 0000 	mov.w	r0, #0
 80049a2:	f04f 0100 	mov.w	r1, #0
 80049a6:	0159      	lsls	r1, r3, #5
 80049a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049ac:	0150      	lsls	r0, r2, #5
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	4621      	mov	r1, r4
 80049b4:	1a51      	subs	r1, r2, r1
 80049b6:	6139      	str	r1, [r7, #16]
 80049b8:	4629      	mov	r1, r5
 80049ba:	eb63 0301 	sbc.w	r3, r3, r1
 80049be:	617b      	str	r3, [r7, #20]
 80049c0:	f04f 0200 	mov.w	r2, #0
 80049c4:	f04f 0300 	mov.w	r3, #0
 80049c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049cc:	4659      	mov	r1, fp
 80049ce:	018b      	lsls	r3, r1, #6
 80049d0:	4651      	mov	r1, sl
 80049d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049d6:	4651      	mov	r1, sl
 80049d8:	018a      	lsls	r2, r1, #6
 80049da:	4651      	mov	r1, sl
 80049dc:	ebb2 0801 	subs.w	r8, r2, r1
 80049e0:	4659      	mov	r1, fp
 80049e2:	eb63 0901 	sbc.w	r9, r3, r1
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049fa:	4690      	mov	r8, r2
 80049fc:	4699      	mov	r9, r3
 80049fe:	4623      	mov	r3, r4
 8004a00:	eb18 0303 	adds.w	r3, r8, r3
 8004a04:	60bb      	str	r3, [r7, #8]
 8004a06:	462b      	mov	r3, r5
 8004a08:	eb49 0303 	adc.w	r3, r9, r3
 8004a0c:	60fb      	str	r3, [r7, #12]
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f04f 0300 	mov.w	r3, #0
 8004a16:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	024b      	lsls	r3, r1, #9
 8004a1e:	4621      	mov	r1, r4
 8004a20:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a24:	4621      	mov	r1, r4
 8004a26:	024a      	lsls	r2, r1, #9
 8004a28:	4610      	mov	r0, r2
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a2e:	2200      	movs	r2, #0
 8004a30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a32:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a38:	f7fb fc2a 	bl	8000290 <__aeabi_uldivmod>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	460b      	mov	r3, r1
 8004a40:	4613      	mov	r3, r2
 8004a42:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a44:	e058      	b.n	8004af8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a46:	4b38      	ldr	r3, [pc, #224]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	099b      	lsrs	r3, r3, #6
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	4618      	mov	r0, r3
 8004a50:	4611      	mov	r1, r2
 8004a52:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a56:	623b      	str	r3, [r7, #32]
 8004a58:	2300      	movs	r3, #0
 8004a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a5c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a60:	4642      	mov	r2, r8
 8004a62:	464b      	mov	r3, r9
 8004a64:	f04f 0000 	mov.w	r0, #0
 8004a68:	f04f 0100 	mov.w	r1, #0
 8004a6c:	0159      	lsls	r1, r3, #5
 8004a6e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a72:	0150      	lsls	r0, r2, #5
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4641      	mov	r1, r8
 8004a7a:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a7e:	4649      	mov	r1, r9
 8004a80:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a90:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a94:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a98:	ebb2 040a 	subs.w	r4, r2, sl
 8004a9c:	eb63 050b 	sbc.w	r5, r3, fp
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f04f 0300 	mov.w	r3, #0
 8004aa8:	00eb      	lsls	r3, r5, #3
 8004aaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004aae:	00e2      	lsls	r2, r4, #3
 8004ab0:	4614      	mov	r4, r2
 8004ab2:	461d      	mov	r5, r3
 8004ab4:	4643      	mov	r3, r8
 8004ab6:	18e3      	adds	r3, r4, r3
 8004ab8:	603b      	str	r3, [r7, #0]
 8004aba:	464b      	mov	r3, r9
 8004abc:	eb45 0303 	adc.w	r3, r5, r3
 8004ac0:	607b      	str	r3, [r7, #4]
 8004ac2:	f04f 0200 	mov.w	r2, #0
 8004ac6:	f04f 0300 	mov.w	r3, #0
 8004aca:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ace:	4629      	mov	r1, r5
 8004ad0:	028b      	lsls	r3, r1, #10
 8004ad2:	4621      	mov	r1, r4
 8004ad4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ad8:	4621      	mov	r1, r4
 8004ada:	028a      	lsls	r2, r1, #10
 8004adc:	4610      	mov	r0, r2
 8004ade:	4619      	mov	r1, r3
 8004ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	61bb      	str	r3, [r7, #24]
 8004ae6:	61fa      	str	r2, [r7, #28]
 8004ae8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004aec:	f7fb fbd0 	bl	8000290 <__aeabi_uldivmod>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4613      	mov	r3, r2
 8004af6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004af8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b28 <HAL_RCC_GetSysClockFreq+0x200>)
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	0c1b      	lsrs	r3, r3, #16
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	3301      	adds	r3, #1
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004b08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b12:	e002      	b.n	8004b1a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b14:	4b05      	ldr	r3, [pc, #20]	@ (8004b2c <HAL_RCC_GetSysClockFreq+0x204>)
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3750      	adds	r7, #80	@ 0x50
 8004b20:	46bd      	mov	sp, r7
 8004b22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b26:	bf00      	nop
 8004b28:	40023800 	.word	0x40023800
 8004b2c:	00f42400 	.word	0x00f42400
 8004b30:	007a1200 	.word	0x007a1200

08004b34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b34:	b480      	push	{r7}
 8004b36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b38:	4b03      	ldr	r3, [pc, #12]	@ (8004b48 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	20000010 	.word	0x20000010

08004b4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b50:	f7ff fff0 	bl	8004b34 <HAL_RCC_GetHCLKFreq>
 8004b54:	4602      	mov	r2, r0
 8004b56:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	0a9b      	lsrs	r3, r3, #10
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	4903      	ldr	r1, [pc, #12]	@ (8004b70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b62:	5ccb      	ldrb	r3, [r1, r3]
 8004b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	40023800 	.word	0x40023800
 8004b70:	08007b60 	.word	0x08007b60

08004b74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b086      	sub	sp, #24
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10b      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d105      	bne.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d075      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ba8:	4b91      	ldr	r3, [pc, #580]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bae:	f7fd fbe5 	bl	800237c <HAL_GetTick>
 8004bb2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bb4:	e008      	b.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004bb6:	f7fd fbe1 	bl	800237c <HAL_GetTick>
 8004bba:	4602      	mov	r2, r0
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1ad3      	subs	r3, r2, r3
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d901      	bls.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e189      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bc8:	4b8a      	ldr	r3, [pc, #552]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1f0      	bne.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d009      	beq.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	019a      	lsls	r2, r3, #6
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	071b      	lsls	r3, r3, #28
 8004bec:	4981      	ldr	r1, [pc, #516]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0302 	and.w	r3, r3, #2
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d01f      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004c00:	4b7c      	ldr	r3, [pc, #496]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c06:	0f1b      	lsrs	r3, r3, #28
 8004c08:	f003 0307 	and.w	r3, r3, #7
 8004c0c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	019a      	lsls	r2, r3, #6
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	061b      	lsls	r3, r3, #24
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	071b      	lsls	r3, r3, #28
 8004c20:	4974      	ldr	r1, [pc, #464]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004c28:	4b72      	ldr	r3, [pc, #456]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c2e:	f023 021f 	bic.w	r2, r3, #31
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	496e      	ldr	r1, [pc, #440]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d00d      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	019a      	lsls	r2, r3, #6
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	061b      	lsls	r3, r3, #24
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	071b      	lsls	r3, r3, #28
 8004c60:	4964      	ldr	r1, [pc, #400]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c68:	4b61      	ldr	r3, [pc, #388]	@ (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c6e:	f7fd fb85 	bl	800237c <HAL_GetTick>
 8004c72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c74:	e008      	b.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c76:	f7fd fb81 	bl	800237c <HAL_GetTick>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e129      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c88:	4b5a      	ldr	r3, [pc, #360]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d0f0      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d105      	bne.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d079      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004cac:	4b52      	ldr	r3, [pc, #328]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004cb2:	f7fd fb63 	bl	800237c <HAL_GetTick>
 8004cb6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004cb8:	e008      	b.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004cba:	f7fd fb5f 	bl	800237c <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e107      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ccc:	4b49      	ldr	r3, [pc, #292]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004cd8:	d0ef      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0304 	and.w	r3, r3, #4
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d020      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ce6:	4b43      	ldr	r3, [pc, #268]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cec:	0f1b      	lsrs	r3, r3, #28
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	019a      	lsls	r2, r3, #6
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	061b      	lsls	r3, r3, #24
 8004d00:	431a      	orrs	r2, r3
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	071b      	lsls	r3, r3, #28
 8004d06:	493b      	ldr	r1, [pc, #236]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004d0e:	4b39      	ldr	r3, [pc, #228]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d14:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	021b      	lsls	r3, r3, #8
 8004d20:	4934      	ldr	r1, [pc, #208]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0308 	and.w	r3, r3, #8
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d01e      	beq.n	8004d72 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d34:	4b2f      	ldr	r3, [pc, #188]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d3a:	0e1b      	lsrs	r3, r3, #24
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	019a      	lsls	r2, r3, #6
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	061b      	lsls	r3, r3, #24
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	071b      	lsls	r3, r3, #28
 8004d54:	4927      	ldr	r1, [pc, #156]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d5c:	4b25      	ldr	r3, [pc, #148]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6a:	4922      	ldr	r1, [pc, #136]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d72:	4b21      	ldr	r3, [pc, #132]	@ (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004d74:	2201      	movs	r2, #1
 8004d76:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d78:	f7fd fb00 	bl	800237c <HAL_GetTick>
 8004d7c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d7e:	e008      	b.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004d80:	f7fd fafc 	bl	800237c <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d901      	bls.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	e0a4      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d92:	4b18      	ldr	r3, [pc, #96]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d9e:	d1ef      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0320 	and.w	r3, r3, #32
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f000 808b 	beq.w	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dae:	2300      	movs	r3, #0
 8004db0:	60fb      	str	r3, [r7, #12]
 8004db2:	4b10      	ldr	r3, [pc, #64]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db6:	4a0f      	ldr	r2, [pc, #60]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004dca:	4b0c      	ldr	r3, [pc, #48]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a0b      	ldr	r2, [pc, #44]	@ (8004dfc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dd4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004dd6:	f7fd fad1 	bl	800237c <HAL_GetTick>
 8004dda:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004ddc:	e010      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dde:	f7fd facd 	bl	800237c <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d909      	bls.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004dec:	2303      	movs	r3, #3
 8004dee:	e075      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004df0:	42470068 	.word	0x42470068
 8004df4:	40023800 	.word	0x40023800
 8004df8:	42470070 	.word	0x42470070
 8004dfc:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004e00:	4b38      	ldr	r3, [pc, #224]	@ (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0e8      	beq.n	8004dde <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e0c:	4b36      	ldr	r3, [pc, #216]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e14:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d02f      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	429a      	cmp	r2, r3
 8004e28:	d028      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e32:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e34:	4b2d      	ldr	r3, [pc, #180]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004e36:	2201      	movs	r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e3a:	4b2c      	ldr	r3, [pc, #176]	@ (8004eec <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e40:	4a29      	ldr	r2, [pc, #164]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e46:	4b28      	ldr	r3, [pc, #160]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d114      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e52:	f7fd fa93 	bl	800237c <HAL_GetTick>
 8004e56:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e58:	e00a      	b.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e5a:	f7fd fa8f 	bl	800237c <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d901      	bls.n	8004e70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e035      	b.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e70:	4b1d      	ldr	r3, [pc, #116]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d0ee      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e84:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e88:	d10d      	bne.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004e8a:	4b17      	ldr	r3, [pc, #92]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004e9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e9e:	4912      	ldr	r1, [pc, #72]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	608b      	str	r3, [r1, #8]
 8004ea4:	e005      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004ea6:	4b10      	ldr	r3, [pc, #64]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	4a0f      	ldr	r2, [pc, #60]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eac:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004eb0:	6093      	str	r3, [r2, #8]
 8004eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004eb4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ebe:	490a      	ldr	r1, [pc, #40]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0310 	and.w	r3, r3, #16
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d004      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8004ed6:	4b06      	ldr	r3, [pc, #24]	@ (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004ed8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004eda:	2300      	movs	r3, #0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3718      	adds	r7, #24
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	40007000 	.word	0x40007000
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	42470e40 	.word	0x42470e40
 8004ef0:	424711e0 	.word	0x424711e0

08004ef4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e07b      	b.n	8004ffe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d108      	bne.n	8004f20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f16:	d009      	beq.n	8004f2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	61da      	str	r2, [r3, #28]
 8004f1e:	e005      	b.n	8004f2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2200      	movs	r2, #0
 8004f24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7fc fc7e 	bl	8001848 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f74:	431a      	orrs	r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	f003 0302 	and.w	r3, r3, #2
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f003 0301 	and.w	r3, r3, #1
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f9c:	431a      	orrs	r2, r3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	69db      	ldr	r3, [r3, #28]
 8004fa2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fb0:	ea42 0103 	orr.w	r1, r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	699b      	ldr	r3, [r3, #24]
 8004fc8:	0c1b      	lsrs	r3, r3, #16
 8004fca:	f003 0104 	and.w	r1, r3, #4
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd2:	f003 0210 	and.w	r2, r3, #16
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3708      	adds	r7, #8
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005006:	b580      	push	{r7, lr}
 8005008:	b082      	sub	sp, #8
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d101      	bne.n	8005018 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8005014:	2301      	movs	r3, #1
 8005016:	e01a      	b.n	800504e <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2202      	movs	r2, #2
 800501c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800502e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f7fc fc51 	bl	80018d8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800504c:	2300      	movs	r3, #0
}
 800504e:	4618      	mov	r0, r3
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}

08005056 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005056:	b580      	push	{r7, lr}
 8005058:	b088      	sub	sp, #32
 800505a:	af00      	add	r7, sp, #0
 800505c:	60f8      	str	r0, [r7, #12]
 800505e:	60b9      	str	r1, [r7, #8]
 8005060:	603b      	str	r3, [r7, #0]
 8005062:	4613      	mov	r3, r2
 8005064:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005066:	f7fd f989 	bl	800237c <HAL_GetTick>
 800506a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800506c:	88fb      	ldrh	r3, [r7, #6]
 800506e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005076:	b2db      	uxtb	r3, r3
 8005078:	2b01      	cmp	r3, #1
 800507a:	d001      	beq.n	8005080 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800507c:	2302      	movs	r3, #2
 800507e:	e12a      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <HAL_SPI_Transmit+0x36>
 8005086:	88fb      	ldrh	r3, [r7, #6]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d101      	bne.n	8005090 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e122      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005096:	2b01      	cmp	r3, #1
 8005098:	d101      	bne.n	800509e <HAL_SPI_Transmit+0x48>
 800509a:	2302      	movs	r3, #2
 800509c:	e11b      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2203      	movs	r2, #3
 80050aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2200      	movs	r2, #0
 80050b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	88fa      	ldrh	r2, [r7, #6]
 80050be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	88fa      	ldrh	r2, [r7, #6]
 80050c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2200      	movs	r2, #0
 80050d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2200      	movs	r2, #0
 80050dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ec:	d10f      	bne.n	800510e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800510c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005118:	2b40      	cmp	r3, #64	@ 0x40
 800511a:	d007      	beq.n	800512c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800512a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005134:	d152      	bne.n	80051dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d002      	beq.n	8005144 <HAL_SPI_Transmit+0xee>
 800513e:	8b7b      	ldrh	r3, [r7, #26]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d145      	bne.n	80051d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005148:	881a      	ldrh	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005154:	1c9a      	adds	r2, r3, #2
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800515e:	b29b      	uxth	r3, r3
 8005160:	3b01      	subs	r3, #1
 8005162:	b29a      	uxth	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005168:	e032      	b.n	80051d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	2b02      	cmp	r3, #2
 8005176:	d112      	bne.n	800519e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517c:	881a      	ldrh	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	1c9a      	adds	r2, r3, #2
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005192:	b29b      	uxth	r3, r3
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800519c:	e018      	b.n	80051d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800519e:	f7fd f8ed 	bl	800237c <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d803      	bhi.n	80051b6 <HAL_SPI_Transmit+0x160>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051b4:	d102      	bne.n	80051bc <HAL_SPI_Transmit+0x166>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d109      	bne.n	80051d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e082      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1c7      	bne.n	800516a <HAL_SPI_Transmit+0x114>
 80051da:	e053      	b.n	8005284 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d002      	beq.n	80051ea <HAL_SPI_Transmit+0x194>
 80051e4:	8b7b      	ldrh	r3, [r7, #26]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d147      	bne.n	800527a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	7812      	ldrb	r2, [r2, #0]
 80051f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005210:	e033      	b.n	800527a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f003 0302 	and.w	r3, r3, #2
 800521c:	2b02      	cmp	r3, #2
 800521e:	d113      	bne.n	8005248 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	330c      	adds	r3, #12
 800522a:	7812      	ldrb	r2, [r2, #0]
 800522c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800523c:	b29b      	uxth	r3, r3
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005246:	e018      	b.n	800527a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005248:	f7fd f898 	bl	800237c <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	429a      	cmp	r2, r3
 8005256:	d803      	bhi.n	8005260 <HAL_SPI_Transmit+0x20a>
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800525e:	d102      	bne.n	8005266 <HAL_SPI_Transmit+0x210>
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d109      	bne.n	800527a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e02d      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800527e:	b29b      	uxth	r3, r3
 8005280:	2b00      	cmp	r3, #0
 8005282:	d1c6      	bne.n	8005212 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005284:	69fa      	ldr	r2, [r7, #28]
 8005286:	6839      	ldr	r1, [r7, #0]
 8005288:	68f8      	ldr	r0, [r7, #12]
 800528a:	f000 f8bf 	bl	800540c <SPI_EndRxTxTransaction>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d002      	beq.n	800529a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d10a      	bne.n	80052b8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	617b      	str	r3, [r7, #20]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d001      	beq.n	80052d4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e000      	b.n	80052d6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80052d4:	2300      	movs	r3, #0
  }
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3720      	adds	r7, #32
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80052de:	b480      	push	{r7}
 80052e0:	b083      	sub	sp, #12
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052ec:	b2db      	uxtb	r3, r3
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	370c      	adds	r7, #12
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
	...

080052fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	603b      	str	r3, [r7, #0]
 8005308:	4613      	mov	r3, r2
 800530a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800530c:	f7fd f836 	bl	800237c <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005314:	1a9b      	subs	r3, r3, r2
 8005316:	683a      	ldr	r2, [r7, #0]
 8005318:	4413      	add	r3, r2
 800531a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800531c:	f7fd f82e 	bl	800237c <HAL_GetTick>
 8005320:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005322:	4b39      	ldr	r3, [pc, #228]	@ (8005408 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	015b      	lsls	r3, r3, #5
 8005328:	0d1b      	lsrs	r3, r3, #20
 800532a:	69fa      	ldr	r2, [r7, #28]
 800532c:	fb02 f303 	mul.w	r3, r2, r3
 8005330:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005332:	e054      	b.n	80053de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800533a:	d050      	beq.n	80053de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800533c:	f7fd f81e 	bl	800237c <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	69bb      	ldr	r3, [r7, #24]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	69fa      	ldr	r2, [r7, #28]
 8005348:	429a      	cmp	r2, r3
 800534a:	d902      	bls.n	8005352 <SPI_WaitFlagStateUntilTimeout+0x56>
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d13d      	bne.n	80053ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005360:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800536a:	d111      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005374:	d004      	beq.n	8005380 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800537e:	d107      	bne.n	8005390 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800538e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005398:	d10f      	bne.n	80053ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053a8:	601a      	str	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053ca:	2303      	movs	r3, #3
 80053cc:	e017      	b.n	80053fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	3b01      	subs	r3, #1
 80053dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	4013      	ands	r3, r2
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	bf0c      	ite	eq
 80053ee:	2301      	moveq	r3, #1
 80053f0:	2300      	movne	r3, #0
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	461a      	mov	r2, r3
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d19b      	bne.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	20000010 	.word	0x20000010

0800540c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af02      	add	r7, sp, #8
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	2201      	movs	r2, #1
 8005420:	2102      	movs	r1, #2
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	f7ff ff6a 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005432:	f043 0220 	orr.w	r2, r3, #32
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e032      	b.n	80054a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800543e:	4b1b      	ldr	r3, [pc, #108]	@ (80054ac <SPI_EndRxTxTransaction+0xa0>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a1b      	ldr	r2, [pc, #108]	@ (80054b0 <SPI_EndRxTxTransaction+0xa4>)
 8005444:	fba2 2303 	umull	r2, r3, r2, r3
 8005448:	0d5b      	lsrs	r3, r3, #21
 800544a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800544e:	fb02 f303 	mul.w	r3, r2, r3
 8005452:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800545c:	d112      	bne.n	8005484 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2200      	movs	r2, #0
 8005466:	2180      	movs	r1, #128	@ 0x80
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f7ff ff47 	bl	80052fc <SPI_WaitFlagStateUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d016      	beq.n	80054a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005478:	f043 0220 	orr.w	r2, r3, #32
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e00f      	b.n	80054a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	3b01      	subs	r3, #1
 800548e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800549a:	2b80      	cmp	r3, #128	@ 0x80
 800549c:	d0f2      	beq.n	8005484 <SPI_EndRxTxTransaction+0x78>
 800549e:	e000      	b.n	80054a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80054a0:	bf00      	nop
  }

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3718      	adds	r7, #24
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	20000010 	.word	0x20000010
 80054b0:	165e9f81 	.word	0x165e9f81

080054b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e041      	b.n	800554a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d106      	bne.n	80054e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f7fc fa1a 	bl	8001914 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	3304      	adds	r3, #4
 80054f0:	4619      	mov	r1, r3
 80054f2:	4610      	mov	r0, r2
 80054f4:	f000 f9c0 	bl	8005878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	4618      	mov	r0, r3
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005554:	b480      	push	{r7}
 8005556:	b085      	sub	sp, #20
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b01      	cmp	r3, #1
 8005566:	d001      	beq.n	800556c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e04e      	b.n	800560a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2202      	movs	r2, #2
 8005570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	68da      	ldr	r2, [r3, #12]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a23      	ldr	r2, [pc, #140]	@ (8005618 <HAL_TIM_Base_Start_IT+0xc4>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d022      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005596:	d01d      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a1f      	ldr	r2, [pc, #124]	@ (800561c <HAL_TIM_Base_Start_IT+0xc8>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d018      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005620 <HAL_TIM_Base_Start_IT+0xcc>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d013      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a1c      	ldr	r2, [pc, #112]	@ (8005624 <HAL_TIM_Base_Start_IT+0xd0>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d00e      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a1b      	ldr	r2, [pc, #108]	@ (8005628 <HAL_TIM_Base_Start_IT+0xd4>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d009      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4a19      	ldr	r2, [pc, #100]	@ (800562c <HAL_TIM_Base_Start_IT+0xd8>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d004      	beq.n	80055d4 <HAL_TIM_Base_Start_IT+0x80>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a18      	ldr	r2, [pc, #96]	@ (8005630 <HAL_TIM_Base_Start_IT+0xdc>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d111      	bne.n	80055f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	f003 0307 	and.w	r3, r3, #7
 80055de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b06      	cmp	r3, #6
 80055e4:	d010      	beq.n	8005608 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f042 0201 	orr.w	r2, r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055f6:	e007      	b.n	8005608 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0201 	orr.w	r2, r2, #1
 8005606:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005608:	2300      	movs	r3, #0
}
 800560a:	4618      	mov	r0, r3
 800560c:	3714      	adds	r7, #20
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	40010000 	.word	0x40010000
 800561c:	40000400 	.word	0x40000400
 8005620:	40000800 	.word	0x40000800
 8005624:	40000c00 	.word	0x40000c00
 8005628:	40010400 	.word	0x40010400
 800562c:	40014000 	.word	0x40014000
 8005630:	40001800 	.word	0x40001800

08005634 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d020      	beq.n	8005698 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d01b      	beq.n	8005698 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f06f 0202 	mvn.w	r2, #2
 8005668:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	699b      	ldr	r3, [r3, #24]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d003      	beq.n	8005686 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f8dc 	bl	800583c <HAL_TIM_IC_CaptureCallback>
 8005684:	e005      	b.n	8005692 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f8ce 	bl	8005828 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f000 f8df 	bl	8005850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	f003 0304 	and.w	r3, r3, #4
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d020      	beq.n	80056e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f003 0304 	and.w	r3, r3, #4
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01b      	beq.n	80056e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0204 	mvn.w	r2, #4
 80056b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2202      	movs	r2, #2
 80056ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f8b6 	bl	800583c <HAL_TIM_IC_CaptureCallback>
 80056d0:	e005      	b.n	80056de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f8a8 	bl	8005828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f8b9 	bl	8005850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d020      	beq.n	8005730 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f003 0308 	and.w	r3, r3, #8
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01b      	beq.n	8005730 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0208 	mvn.w	r2, #8
 8005700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2204      	movs	r2, #4
 8005706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	69db      	ldr	r3, [r3, #28]
 800570e:	f003 0303 	and.w	r3, r3, #3
 8005712:	2b00      	cmp	r3, #0
 8005714:	d003      	beq.n	800571e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f890 	bl	800583c <HAL_TIM_IC_CaptureCallback>
 800571c:	e005      	b.n	800572a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f882 	bl	8005828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f000 f893 	bl	8005850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	2b00      	cmp	r3, #0
 8005738:	d020      	beq.n	800577c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f003 0310 	and.w	r3, r3, #16
 8005740:	2b00      	cmp	r3, #0
 8005742:	d01b      	beq.n	800577c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f06f 0210 	mvn.w	r2, #16
 800574c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2208      	movs	r2, #8
 8005752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	69db      	ldr	r3, [r3, #28]
 800575a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f86a 	bl	800583c <HAL_TIM_IC_CaptureCallback>
 8005768:	e005      	b.n	8005776 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f85c 	bl	8005828 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f86d 	bl	8005850 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f003 0301 	and.w	r3, r3, #1
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00c      	beq.n	80057a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	d007      	beq.n	80057a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f06f 0201 	mvn.w	r2, #1
 8005798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f83a 	bl	8005814 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00c      	beq.n	80057c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d007      	beq.n	80057c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80057bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f910 	bl	80059e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00c      	beq.n	80057e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d007      	beq.n	80057e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f83e 	bl	8005864 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	f003 0320 	and.w	r3, r3, #32
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00c      	beq.n	800580c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f003 0320 	and.w	r3, r3, #32
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d007      	beq.n	800580c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0220 	mvn.w	r2, #32
 8005804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 f8e2 	bl	80059d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800580c:	bf00      	nop
 800580e:	3710      	adds	r7, #16
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a46      	ldr	r2, [pc, #280]	@ (80059a4 <TIM_Base_SetConfig+0x12c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d013      	beq.n	80058b8 <TIM_Base_SetConfig+0x40>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005896:	d00f      	beq.n	80058b8 <TIM_Base_SetConfig+0x40>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a43      	ldr	r2, [pc, #268]	@ (80059a8 <TIM_Base_SetConfig+0x130>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d00b      	beq.n	80058b8 <TIM_Base_SetConfig+0x40>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a42      	ldr	r2, [pc, #264]	@ (80059ac <TIM_Base_SetConfig+0x134>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d007      	beq.n	80058b8 <TIM_Base_SetConfig+0x40>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a41      	ldr	r2, [pc, #260]	@ (80059b0 <TIM_Base_SetConfig+0x138>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d003      	beq.n	80058b8 <TIM_Base_SetConfig+0x40>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a40      	ldr	r2, [pc, #256]	@ (80059b4 <TIM_Base_SetConfig+0x13c>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d108      	bne.n	80058ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	4313      	orrs	r3, r2
 80058c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a35      	ldr	r2, [pc, #212]	@ (80059a4 <TIM_Base_SetConfig+0x12c>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d02b      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058d8:	d027      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a32      	ldr	r2, [pc, #200]	@ (80059a8 <TIM_Base_SetConfig+0x130>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d023      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a31      	ldr	r2, [pc, #196]	@ (80059ac <TIM_Base_SetConfig+0x134>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d01f      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a30      	ldr	r2, [pc, #192]	@ (80059b0 <TIM_Base_SetConfig+0x138>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d01b      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a2f      	ldr	r2, [pc, #188]	@ (80059b4 <TIM_Base_SetConfig+0x13c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d017      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a2e      	ldr	r2, [pc, #184]	@ (80059b8 <TIM_Base_SetConfig+0x140>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d013      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a2d      	ldr	r2, [pc, #180]	@ (80059bc <TIM_Base_SetConfig+0x144>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d00f      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a2c      	ldr	r2, [pc, #176]	@ (80059c0 <TIM_Base_SetConfig+0x148>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d00b      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a2b      	ldr	r2, [pc, #172]	@ (80059c4 <TIM_Base_SetConfig+0x14c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d007      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a2a      	ldr	r2, [pc, #168]	@ (80059c8 <TIM_Base_SetConfig+0x150>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d003      	beq.n	800592a <TIM_Base_SetConfig+0xb2>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a29      	ldr	r2, [pc, #164]	@ (80059cc <TIM_Base_SetConfig+0x154>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d108      	bne.n	800593c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	68db      	ldr	r3, [r3, #12]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	4313      	orrs	r3, r2
 800593a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	695b      	ldr	r3, [r3, #20]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	689a      	ldr	r2, [r3, #8]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a10      	ldr	r2, [pc, #64]	@ (80059a4 <TIM_Base_SetConfig+0x12c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d003      	beq.n	8005970 <TIM_Base_SetConfig+0xf8>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a12      	ldr	r2, [pc, #72]	@ (80059b4 <TIM_Base_SetConfig+0x13c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d103      	bne.n	8005978 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b01      	cmp	r3, #1
 8005988:	d105      	bne.n	8005996 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	f023 0201 	bic.w	r2, r3, #1
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	611a      	str	r2, [r3, #16]
  }
}
 8005996:	bf00      	nop
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	40010000 	.word	0x40010000
 80059a8:	40000400 	.word	0x40000400
 80059ac:	40000800 	.word	0x40000800
 80059b0:	40000c00 	.word	0x40000c00
 80059b4:	40010400 	.word	0x40010400
 80059b8:	40014000 	.word	0x40014000
 80059bc:	40014400 	.word	0x40014400
 80059c0:	40014800 	.word	0x40014800
 80059c4:	40001800 	.word	0x40001800
 80059c8:	40001c00 	.word	0x40001c00
 80059cc:	40002000 	.word	0x40002000

080059d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059ec:	bf00      	nop
 80059ee:	370c      	adds	r7, #12
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <std>:
 80059f8:	2300      	movs	r3, #0
 80059fa:	b510      	push	{r4, lr}
 80059fc:	4604      	mov	r4, r0
 80059fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a06:	6083      	str	r3, [r0, #8]
 8005a08:	8181      	strh	r1, [r0, #12]
 8005a0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a0c:	81c2      	strh	r2, [r0, #14]
 8005a0e:	6183      	str	r3, [r0, #24]
 8005a10:	4619      	mov	r1, r3
 8005a12:	2208      	movs	r2, #8
 8005a14:	305c      	adds	r0, #92	@ 0x5c
 8005a16:	f000 f9f9 	bl	8005e0c <memset>
 8005a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a50 <std+0x58>)
 8005a1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a54 <std+0x5c>)
 8005a20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a22:	4b0d      	ldr	r3, [pc, #52]	@ (8005a58 <std+0x60>)
 8005a24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a26:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <std+0x64>)
 8005a28:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a60 <std+0x68>)
 8005a2c:	6224      	str	r4, [r4, #32]
 8005a2e:	429c      	cmp	r4, r3
 8005a30:	d006      	beq.n	8005a40 <std+0x48>
 8005a32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a36:	4294      	cmp	r4, r2
 8005a38:	d002      	beq.n	8005a40 <std+0x48>
 8005a3a:	33d0      	adds	r3, #208	@ 0xd0
 8005a3c:	429c      	cmp	r4, r3
 8005a3e:	d105      	bne.n	8005a4c <std+0x54>
 8005a40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a48:	f000 ba58 	b.w	8005efc <__retarget_lock_init_recursive>
 8005a4c:	bd10      	pop	{r4, pc}
 8005a4e:	bf00      	nop
 8005a50:	08005c5d 	.word	0x08005c5d
 8005a54:	08005c7f 	.word	0x08005c7f
 8005a58:	08005cb7 	.word	0x08005cb7
 8005a5c:	08005cdb 	.word	0x08005cdb
 8005a60:	20025a90 	.word	0x20025a90

08005a64 <stdio_exit_handler>:
 8005a64:	4a02      	ldr	r2, [pc, #8]	@ (8005a70 <stdio_exit_handler+0xc>)
 8005a66:	4903      	ldr	r1, [pc, #12]	@ (8005a74 <stdio_exit_handler+0x10>)
 8005a68:	4803      	ldr	r0, [pc, #12]	@ (8005a78 <stdio_exit_handler+0x14>)
 8005a6a:	f000 b869 	b.w	8005b40 <_fwalk_sglue>
 8005a6e:	bf00      	nop
 8005a70:	2000001c 	.word	0x2000001c
 8005a74:	0800679d 	.word	0x0800679d
 8005a78:	2000002c 	.word	0x2000002c

08005a7c <cleanup_stdio>:
 8005a7c:	6841      	ldr	r1, [r0, #4]
 8005a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab0 <cleanup_stdio+0x34>)
 8005a80:	4299      	cmp	r1, r3
 8005a82:	b510      	push	{r4, lr}
 8005a84:	4604      	mov	r4, r0
 8005a86:	d001      	beq.n	8005a8c <cleanup_stdio+0x10>
 8005a88:	f000 fe88 	bl	800679c <_fflush_r>
 8005a8c:	68a1      	ldr	r1, [r4, #8]
 8005a8e:	4b09      	ldr	r3, [pc, #36]	@ (8005ab4 <cleanup_stdio+0x38>)
 8005a90:	4299      	cmp	r1, r3
 8005a92:	d002      	beq.n	8005a9a <cleanup_stdio+0x1e>
 8005a94:	4620      	mov	r0, r4
 8005a96:	f000 fe81 	bl	800679c <_fflush_r>
 8005a9a:	68e1      	ldr	r1, [r4, #12]
 8005a9c:	4b06      	ldr	r3, [pc, #24]	@ (8005ab8 <cleanup_stdio+0x3c>)
 8005a9e:	4299      	cmp	r1, r3
 8005aa0:	d004      	beq.n	8005aac <cleanup_stdio+0x30>
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aa8:	f000 be78 	b.w	800679c <_fflush_r>
 8005aac:	bd10      	pop	{r4, pc}
 8005aae:	bf00      	nop
 8005ab0:	20025a90 	.word	0x20025a90
 8005ab4:	20025af8 	.word	0x20025af8
 8005ab8:	20025b60 	.word	0x20025b60

08005abc <global_stdio_init.part.0>:
 8005abc:	b510      	push	{r4, lr}
 8005abe:	4b0b      	ldr	r3, [pc, #44]	@ (8005aec <global_stdio_init.part.0+0x30>)
 8005ac0:	4c0b      	ldr	r4, [pc, #44]	@ (8005af0 <global_stdio_init.part.0+0x34>)
 8005ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8005af4 <global_stdio_init.part.0+0x38>)
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	2200      	movs	r2, #0
 8005aca:	2104      	movs	r1, #4
 8005acc:	f7ff ff94 	bl	80059f8 <std>
 8005ad0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	2109      	movs	r1, #9
 8005ad8:	f7ff ff8e 	bl	80059f8 <std>
 8005adc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ae0:	2202      	movs	r2, #2
 8005ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae6:	2112      	movs	r1, #18
 8005ae8:	f7ff bf86 	b.w	80059f8 <std>
 8005aec:	20025bc8 	.word	0x20025bc8
 8005af0:	20025a90 	.word	0x20025a90
 8005af4:	08005a65 	.word	0x08005a65

08005af8 <__sfp_lock_acquire>:
 8005af8:	4801      	ldr	r0, [pc, #4]	@ (8005b00 <__sfp_lock_acquire+0x8>)
 8005afa:	f000 ba00 	b.w	8005efe <__retarget_lock_acquire_recursive>
 8005afe:	bf00      	nop
 8005b00:	20025bd1 	.word	0x20025bd1

08005b04 <__sfp_lock_release>:
 8005b04:	4801      	ldr	r0, [pc, #4]	@ (8005b0c <__sfp_lock_release+0x8>)
 8005b06:	f000 b9fb 	b.w	8005f00 <__retarget_lock_release_recursive>
 8005b0a:	bf00      	nop
 8005b0c:	20025bd1 	.word	0x20025bd1

08005b10 <__sinit>:
 8005b10:	b510      	push	{r4, lr}
 8005b12:	4604      	mov	r4, r0
 8005b14:	f7ff fff0 	bl	8005af8 <__sfp_lock_acquire>
 8005b18:	6a23      	ldr	r3, [r4, #32]
 8005b1a:	b11b      	cbz	r3, 8005b24 <__sinit+0x14>
 8005b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b20:	f7ff bff0 	b.w	8005b04 <__sfp_lock_release>
 8005b24:	4b04      	ldr	r3, [pc, #16]	@ (8005b38 <__sinit+0x28>)
 8005b26:	6223      	str	r3, [r4, #32]
 8005b28:	4b04      	ldr	r3, [pc, #16]	@ (8005b3c <__sinit+0x2c>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1f5      	bne.n	8005b1c <__sinit+0xc>
 8005b30:	f7ff ffc4 	bl	8005abc <global_stdio_init.part.0>
 8005b34:	e7f2      	b.n	8005b1c <__sinit+0xc>
 8005b36:	bf00      	nop
 8005b38:	08005a7d 	.word	0x08005a7d
 8005b3c:	20025bc8 	.word	0x20025bc8

08005b40 <_fwalk_sglue>:
 8005b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b44:	4607      	mov	r7, r0
 8005b46:	4688      	mov	r8, r1
 8005b48:	4614      	mov	r4, r2
 8005b4a:	2600      	movs	r6, #0
 8005b4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b50:	f1b9 0901 	subs.w	r9, r9, #1
 8005b54:	d505      	bpl.n	8005b62 <_fwalk_sglue+0x22>
 8005b56:	6824      	ldr	r4, [r4, #0]
 8005b58:	2c00      	cmp	r4, #0
 8005b5a:	d1f7      	bne.n	8005b4c <_fwalk_sglue+0xc>
 8005b5c:	4630      	mov	r0, r6
 8005b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b62:	89ab      	ldrh	r3, [r5, #12]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d907      	bls.n	8005b78 <_fwalk_sglue+0x38>
 8005b68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	d003      	beq.n	8005b78 <_fwalk_sglue+0x38>
 8005b70:	4629      	mov	r1, r5
 8005b72:	4638      	mov	r0, r7
 8005b74:	47c0      	blx	r8
 8005b76:	4306      	orrs	r6, r0
 8005b78:	3568      	adds	r5, #104	@ 0x68
 8005b7a:	e7e9      	b.n	8005b50 <_fwalk_sglue+0x10>

08005b7c <iprintf>:
 8005b7c:	b40f      	push	{r0, r1, r2, r3}
 8005b7e:	b507      	push	{r0, r1, r2, lr}
 8005b80:	4906      	ldr	r1, [pc, #24]	@ (8005b9c <iprintf+0x20>)
 8005b82:	ab04      	add	r3, sp, #16
 8005b84:	6808      	ldr	r0, [r1, #0]
 8005b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b8a:	6881      	ldr	r1, [r0, #8]
 8005b8c:	9301      	str	r3, [sp, #4]
 8005b8e:	f000 fadb 	bl	8006148 <_vfiprintf_r>
 8005b92:	b003      	add	sp, #12
 8005b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b98:	b004      	add	sp, #16
 8005b9a:	4770      	bx	lr
 8005b9c:	20000028 	.word	0x20000028

08005ba0 <_puts_r>:
 8005ba0:	6a03      	ldr	r3, [r0, #32]
 8005ba2:	b570      	push	{r4, r5, r6, lr}
 8005ba4:	6884      	ldr	r4, [r0, #8]
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	460e      	mov	r6, r1
 8005baa:	b90b      	cbnz	r3, 8005bb0 <_puts_r+0x10>
 8005bac:	f7ff ffb0 	bl	8005b10 <__sinit>
 8005bb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bb2:	07db      	lsls	r3, r3, #31
 8005bb4:	d405      	bmi.n	8005bc2 <_puts_r+0x22>
 8005bb6:	89a3      	ldrh	r3, [r4, #12]
 8005bb8:	0598      	lsls	r0, r3, #22
 8005bba:	d402      	bmi.n	8005bc2 <_puts_r+0x22>
 8005bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bbe:	f000 f99e 	bl	8005efe <__retarget_lock_acquire_recursive>
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	0719      	lsls	r1, r3, #28
 8005bc6:	d502      	bpl.n	8005bce <_puts_r+0x2e>
 8005bc8:	6923      	ldr	r3, [r4, #16]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d135      	bne.n	8005c3a <_puts_r+0x9a>
 8005bce:	4621      	mov	r1, r4
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	f000 f8c5 	bl	8005d60 <__swsetup_r>
 8005bd6:	b380      	cbz	r0, 8005c3a <_puts_r+0x9a>
 8005bd8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005bdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005bde:	07da      	lsls	r2, r3, #31
 8005be0:	d405      	bmi.n	8005bee <_puts_r+0x4e>
 8005be2:	89a3      	ldrh	r3, [r4, #12]
 8005be4:	059b      	lsls	r3, r3, #22
 8005be6:	d402      	bmi.n	8005bee <_puts_r+0x4e>
 8005be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bea:	f000 f989 	bl	8005f00 <__retarget_lock_release_recursive>
 8005bee:	4628      	mov	r0, r5
 8005bf0:	bd70      	pop	{r4, r5, r6, pc}
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	da04      	bge.n	8005c00 <_puts_r+0x60>
 8005bf6:	69a2      	ldr	r2, [r4, #24]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	dc17      	bgt.n	8005c2c <_puts_r+0x8c>
 8005bfc:	290a      	cmp	r1, #10
 8005bfe:	d015      	beq.n	8005c2c <_puts_r+0x8c>
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	1c5a      	adds	r2, r3, #1
 8005c04:	6022      	str	r2, [r4, #0]
 8005c06:	7019      	strb	r1, [r3, #0]
 8005c08:	68a3      	ldr	r3, [r4, #8]
 8005c0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c0e:	3b01      	subs	r3, #1
 8005c10:	60a3      	str	r3, [r4, #8]
 8005c12:	2900      	cmp	r1, #0
 8005c14:	d1ed      	bne.n	8005bf2 <_puts_r+0x52>
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	da11      	bge.n	8005c3e <_puts_r+0x9e>
 8005c1a:	4622      	mov	r2, r4
 8005c1c:	210a      	movs	r1, #10
 8005c1e:	4628      	mov	r0, r5
 8005c20:	f000 f85f 	bl	8005ce2 <__swbuf_r>
 8005c24:	3001      	adds	r0, #1
 8005c26:	d0d7      	beq.n	8005bd8 <_puts_r+0x38>
 8005c28:	250a      	movs	r5, #10
 8005c2a:	e7d7      	b.n	8005bdc <_puts_r+0x3c>
 8005c2c:	4622      	mov	r2, r4
 8005c2e:	4628      	mov	r0, r5
 8005c30:	f000 f857 	bl	8005ce2 <__swbuf_r>
 8005c34:	3001      	adds	r0, #1
 8005c36:	d1e7      	bne.n	8005c08 <_puts_r+0x68>
 8005c38:	e7ce      	b.n	8005bd8 <_puts_r+0x38>
 8005c3a:	3e01      	subs	r6, #1
 8005c3c:	e7e4      	b.n	8005c08 <_puts_r+0x68>
 8005c3e:	6823      	ldr	r3, [r4, #0]
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	6022      	str	r2, [r4, #0]
 8005c44:	220a      	movs	r2, #10
 8005c46:	701a      	strb	r2, [r3, #0]
 8005c48:	e7ee      	b.n	8005c28 <_puts_r+0x88>
	...

08005c4c <puts>:
 8005c4c:	4b02      	ldr	r3, [pc, #8]	@ (8005c58 <puts+0xc>)
 8005c4e:	4601      	mov	r1, r0
 8005c50:	6818      	ldr	r0, [r3, #0]
 8005c52:	f7ff bfa5 	b.w	8005ba0 <_puts_r>
 8005c56:	bf00      	nop
 8005c58:	20000028 	.word	0x20000028

08005c5c <__sread>:
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	460c      	mov	r4, r1
 8005c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c64:	f000 f8fc 	bl	8005e60 <_read_r>
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	bfab      	itete	ge
 8005c6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c70:	181b      	addge	r3, r3, r0
 8005c72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c76:	bfac      	ite	ge
 8005c78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c7a:	81a3      	strhlt	r3, [r4, #12]
 8005c7c:	bd10      	pop	{r4, pc}

08005c7e <__swrite>:
 8005c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c82:	461f      	mov	r7, r3
 8005c84:	898b      	ldrh	r3, [r1, #12]
 8005c86:	05db      	lsls	r3, r3, #23
 8005c88:	4605      	mov	r5, r0
 8005c8a:	460c      	mov	r4, r1
 8005c8c:	4616      	mov	r6, r2
 8005c8e:	d505      	bpl.n	8005c9c <__swrite+0x1e>
 8005c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c94:	2302      	movs	r3, #2
 8005c96:	2200      	movs	r2, #0
 8005c98:	f000 f8d0 	bl	8005e3c <_lseek_r>
 8005c9c:	89a3      	ldrh	r3, [r4, #12]
 8005c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ca2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ca6:	81a3      	strh	r3, [r4, #12]
 8005ca8:	4632      	mov	r2, r6
 8005caa:	463b      	mov	r3, r7
 8005cac:	4628      	mov	r0, r5
 8005cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb2:	f000 b8e7 	b.w	8005e84 <_write_r>

08005cb6 <__sseek>:
 8005cb6:	b510      	push	{r4, lr}
 8005cb8:	460c      	mov	r4, r1
 8005cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cbe:	f000 f8bd 	bl	8005e3c <_lseek_r>
 8005cc2:	1c43      	adds	r3, r0, #1
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	bf15      	itete	ne
 8005cc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005cca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005cd2:	81a3      	strheq	r3, [r4, #12]
 8005cd4:	bf18      	it	ne
 8005cd6:	81a3      	strhne	r3, [r4, #12]
 8005cd8:	bd10      	pop	{r4, pc}

08005cda <__sclose>:
 8005cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cde:	f000 b89d 	b.w	8005e1c <_close_r>

08005ce2 <__swbuf_r>:
 8005ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ce4:	460e      	mov	r6, r1
 8005ce6:	4614      	mov	r4, r2
 8005ce8:	4605      	mov	r5, r0
 8005cea:	b118      	cbz	r0, 8005cf4 <__swbuf_r+0x12>
 8005cec:	6a03      	ldr	r3, [r0, #32]
 8005cee:	b90b      	cbnz	r3, 8005cf4 <__swbuf_r+0x12>
 8005cf0:	f7ff ff0e 	bl	8005b10 <__sinit>
 8005cf4:	69a3      	ldr	r3, [r4, #24]
 8005cf6:	60a3      	str	r3, [r4, #8]
 8005cf8:	89a3      	ldrh	r3, [r4, #12]
 8005cfa:	071a      	lsls	r2, r3, #28
 8005cfc:	d501      	bpl.n	8005d02 <__swbuf_r+0x20>
 8005cfe:	6923      	ldr	r3, [r4, #16]
 8005d00:	b943      	cbnz	r3, 8005d14 <__swbuf_r+0x32>
 8005d02:	4621      	mov	r1, r4
 8005d04:	4628      	mov	r0, r5
 8005d06:	f000 f82b 	bl	8005d60 <__swsetup_r>
 8005d0a:	b118      	cbz	r0, 8005d14 <__swbuf_r+0x32>
 8005d0c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005d10:	4638      	mov	r0, r7
 8005d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d14:	6823      	ldr	r3, [r4, #0]
 8005d16:	6922      	ldr	r2, [r4, #16]
 8005d18:	1a98      	subs	r0, r3, r2
 8005d1a:	6963      	ldr	r3, [r4, #20]
 8005d1c:	b2f6      	uxtb	r6, r6
 8005d1e:	4283      	cmp	r3, r0
 8005d20:	4637      	mov	r7, r6
 8005d22:	dc05      	bgt.n	8005d30 <__swbuf_r+0x4e>
 8005d24:	4621      	mov	r1, r4
 8005d26:	4628      	mov	r0, r5
 8005d28:	f000 fd38 	bl	800679c <_fflush_r>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	d1ed      	bne.n	8005d0c <__swbuf_r+0x2a>
 8005d30:	68a3      	ldr	r3, [r4, #8]
 8005d32:	3b01      	subs	r3, #1
 8005d34:	60a3      	str	r3, [r4, #8]
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	6022      	str	r2, [r4, #0]
 8005d3c:	701e      	strb	r6, [r3, #0]
 8005d3e:	6962      	ldr	r2, [r4, #20]
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d004      	beq.n	8005d50 <__swbuf_r+0x6e>
 8005d46:	89a3      	ldrh	r3, [r4, #12]
 8005d48:	07db      	lsls	r3, r3, #31
 8005d4a:	d5e1      	bpl.n	8005d10 <__swbuf_r+0x2e>
 8005d4c:	2e0a      	cmp	r6, #10
 8005d4e:	d1df      	bne.n	8005d10 <__swbuf_r+0x2e>
 8005d50:	4621      	mov	r1, r4
 8005d52:	4628      	mov	r0, r5
 8005d54:	f000 fd22 	bl	800679c <_fflush_r>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d0d9      	beq.n	8005d10 <__swbuf_r+0x2e>
 8005d5c:	e7d6      	b.n	8005d0c <__swbuf_r+0x2a>
	...

08005d60 <__swsetup_r>:
 8005d60:	b538      	push	{r3, r4, r5, lr}
 8005d62:	4b29      	ldr	r3, [pc, #164]	@ (8005e08 <__swsetup_r+0xa8>)
 8005d64:	4605      	mov	r5, r0
 8005d66:	6818      	ldr	r0, [r3, #0]
 8005d68:	460c      	mov	r4, r1
 8005d6a:	b118      	cbz	r0, 8005d74 <__swsetup_r+0x14>
 8005d6c:	6a03      	ldr	r3, [r0, #32]
 8005d6e:	b90b      	cbnz	r3, 8005d74 <__swsetup_r+0x14>
 8005d70:	f7ff fece 	bl	8005b10 <__sinit>
 8005d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d78:	0719      	lsls	r1, r3, #28
 8005d7a:	d422      	bmi.n	8005dc2 <__swsetup_r+0x62>
 8005d7c:	06da      	lsls	r2, r3, #27
 8005d7e:	d407      	bmi.n	8005d90 <__swsetup_r+0x30>
 8005d80:	2209      	movs	r2, #9
 8005d82:	602a      	str	r2, [r5, #0]
 8005d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d88:	81a3      	strh	r3, [r4, #12]
 8005d8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d8e:	e033      	b.n	8005df8 <__swsetup_r+0x98>
 8005d90:	0758      	lsls	r0, r3, #29
 8005d92:	d512      	bpl.n	8005dba <__swsetup_r+0x5a>
 8005d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d96:	b141      	cbz	r1, 8005daa <__swsetup_r+0x4a>
 8005d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d9c:	4299      	cmp	r1, r3
 8005d9e:	d002      	beq.n	8005da6 <__swsetup_r+0x46>
 8005da0:	4628      	mov	r0, r5
 8005da2:	f000 f8af 	bl	8005f04 <_free_r>
 8005da6:	2300      	movs	r3, #0
 8005da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005daa:	89a3      	ldrh	r3, [r4, #12]
 8005dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005db0:	81a3      	strh	r3, [r4, #12]
 8005db2:	2300      	movs	r3, #0
 8005db4:	6063      	str	r3, [r4, #4]
 8005db6:	6923      	ldr	r3, [r4, #16]
 8005db8:	6023      	str	r3, [r4, #0]
 8005dba:	89a3      	ldrh	r3, [r4, #12]
 8005dbc:	f043 0308 	orr.w	r3, r3, #8
 8005dc0:	81a3      	strh	r3, [r4, #12]
 8005dc2:	6923      	ldr	r3, [r4, #16]
 8005dc4:	b94b      	cbnz	r3, 8005dda <__swsetup_r+0x7a>
 8005dc6:	89a3      	ldrh	r3, [r4, #12]
 8005dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005dd0:	d003      	beq.n	8005dda <__swsetup_r+0x7a>
 8005dd2:	4621      	mov	r1, r4
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	f000 fd2f 	bl	8006838 <__smakebuf_r>
 8005dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dde:	f013 0201 	ands.w	r2, r3, #1
 8005de2:	d00a      	beq.n	8005dfa <__swsetup_r+0x9a>
 8005de4:	2200      	movs	r2, #0
 8005de6:	60a2      	str	r2, [r4, #8]
 8005de8:	6962      	ldr	r2, [r4, #20]
 8005dea:	4252      	negs	r2, r2
 8005dec:	61a2      	str	r2, [r4, #24]
 8005dee:	6922      	ldr	r2, [r4, #16]
 8005df0:	b942      	cbnz	r2, 8005e04 <__swsetup_r+0xa4>
 8005df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005df6:	d1c5      	bne.n	8005d84 <__swsetup_r+0x24>
 8005df8:	bd38      	pop	{r3, r4, r5, pc}
 8005dfa:	0799      	lsls	r1, r3, #30
 8005dfc:	bf58      	it	pl
 8005dfe:	6962      	ldrpl	r2, [r4, #20]
 8005e00:	60a2      	str	r2, [r4, #8]
 8005e02:	e7f4      	b.n	8005dee <__swsetup_r+0x8e>
 8005e04:	2000      	movs	r0, #0
 8005e06:	e7f7      	b.n	8005df8 <__swsetup_r+0x98>
 8005e08:	20000028 	.word	0x20000028

08005e0c <memset>:
 8005e0c:	4402      	add	r2, r0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d100      	bne.n	8005e16 <memset+0xa>
 8005e14:	4770      	bx	lr
 8005e16:	f803 1b01 	strb.w	r1, [r3], #1
 8005e1a:	e7f9      	b.n	8005e10 <memset+0x4>

08005e1c <_close_r>:
 8005e1c:	b538      	push	{r3, r4, r5, lr}
 8005e1e:	4d06      	ldr	r5, [pc, #24]	@ (8005e38 <_close_r+0x1c>)
 8005e20:	2300      	movs	r3, #0
 8005e22:	4604      	mov	r4, r0
 8005e24:	4608      	mov	r0, r1
 8005e26:	602b      	str	r3, [r5, #0]
 8005e28:	f7fc f99c 	bl	8002164 <_close>
 8005e2c:	1c43      	adds	r3, r0, #1
 8005e2e:	d102      	bne.n	8005e36 <_close_r+0x1a>
 8005e30:	682b      	ldr	r3, [r5, #0]
 8005e32:	b103      	cbz	r3, 8005e36 <_close_r+0x1a>
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
 8005e38:	20025bcc 	.word	0x20025bcc

08005e3c <_lseek_r>:
 8005e3c:	b538      	push	{r3, r4, r5, lr}
 8005e3e:	4d07      	ldr	r5, [pc, #28]	@ (8005e5c <_lseek_r+0x20>)
 8005e40:	4604      	mov	r4, r0
 8005e42:	4608      	mov	r0, r1
 8005e44:	4611      	mov	r1, r2
 8005e46:	2200      	movs	r2, #0
 8005e48:	602a      	str	r2, [r5, #0]
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	f7fc f9b1 	bl	80021b2 <_lseek>
 8005e50:	1c43      	adds	r3, r0, #1
 8005e52:	d102      	bne.n	8005e5a <_lseek_r+0x1e>
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	b103      	cbz	r3, 8005e5a <_lseek_r+0x1e>
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	bd38      	pop	{r3, r4, r5, pc}
 8005e5c:	20025bcc 	.word	0x20025bcc

08005e60 <_read_r>:
 8005e60:	b538      	push	{r3, r4, r5, lr}
 8005e62:	4d07      	ldr	r5, [pc, #28]	@ (8005e80 <_read_r+0x20>)
 8005e64:	4604      	mov	r4, r0
 8005e66:	4608      	mov	r0, r1
 8005e68:	4611      	mov	r1, r2
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	602a      	str	r2, [r5, #0]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f7fc f93f 	bl	80020f2 <_read>
 8005e74:	1c43      	adds	r3, r0, #1
 8005e76:	d102      	bne.n	8005e7e <_read_r+0x1e>
 8005e78:	682b      	ldr	r3, [r5, #0]
 8005e7a:	b103      	cbz	r3, 8005e7e <_read_r+0x1e>
 8005e7c:	6023      	str	r3, [r4, #0]
 8005e7e:	bd38      	pop	{r3, r4, r5, pc}
 8005e80:	20025bcc 	.word	0x20025bcc

08005e84 <_write_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	4d07      	ldr	r5, [pc, #28]	@ (8005ea4 <_write_r+0x20>)
 8005e88:	4604      	mov	r4, r0
 8005e8a:	4608      	mov	r0, r1
 8005e8c:	4611      	mov	r1, r2
 8005e8e:	2200      	movs	r2, #0
 8005e90:	602a      	str	r2, [r5, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	f7fc f94a 	bl	800212c <_write>
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	d102      	bne.n	8005ea2 <_write_r+0x1e>
 8005e9c:	682b      	ldr	r3, [r5, #0]
 8005e9e:	b103      	cbz	r3, 8005ea2 <_write_r+0x1e>
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	bd38      	pop	{r3, r4, r5, pc}
 8005ea4:	20025bcc 	.word	0x20025bcc

08005ea8 <__errno>:
 8005ea8:	4b01      	ldr	r3, [pc, #4]	@ (8005eb0 <__errno+0x8>)
 8005eaa:	6818      	ldr	r0, [r3, #0]
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	20000028 	.word	0x20000028

08005eb4 <__libc_init_array>:
 8005eb4:	b570      	push	{r4, r5, r6, lr}
 8005eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8005eec <__libc_init_array+0x38>)
 8005eb8:	4c0d      	ldr	r4, [pc, #52]	@ (8005ef0 <__libc_init_array+0x3c>)
 8005eba:	1b64      	subs	r4, r4, r5
 8005ebc:	10a4      	asrs	r4, r4, #2
 8005ebe:	2600      	movs	r6, #0
 8005ec0:	42a6      	cmp	r6, r4
 8005ec2:	d109      	bne.n	8005ed8 <__libc_init_array+0x24>
 8005ec4:	4d0b      	ldr	r5, [pc, #44]	@ (8005ef4 <__libc_init_array+0x40>)
 8005ec6:	4c0c      	ldr	r4, [pc, #48]	@ (8005ef8 <__libc_init_array+0x44>)
 8005ec8:	f000 fd24 	bl	8006914 <_init>
 8005ecc:	1b64      	subs	r4, r4, r5
 8005ece:	10a4      	asrs	r4, r4, #2
 8005ed0:	2600      	movs	r6, #0
 8005ed2:	42a6      	cmp	r6, r4
 8005ed4:	d105      	bne.n	8005ee2 <__libc_init_array+0x2e>
 8005ed6:	bd70      	pop	{r4, r5, r6, pc}
 8005ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005edc:	4798      	blx	r3
 8005ede:	3601      	adds	r6, #1
 8005ee0:	e7ee      	b.n	8005ec0 <__libc_init_array+0xc>
 8005ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ee6:	4798      	blx	r3
 8005ee8:	3601      	adds	r6, #1
 8005eea:	e7f2      	b.n	8005ed2 <__libc_init_array+0x1e>
 8005eec:	08007ba4 	.word	0x08007ba4
 8005ef0:	08007ba4 	.word	0x08007ba4
 8005ef4:	08007ba4 	.word	0x08007ba4
 8005ef8:	08007ba8 	.word	0x08007ba8

08005efc <__retarget_lock_init_recursive>:
 8005efc:	4770      	bx	lr

08005efe <__retarget_lock_acquire_recursive>:
 8005efe:	4770      	bx	lr

08005f00 <__retarget_lock_release_recursive>:
 8005f00:	4770      	bx	lr
	...

08005f04 <_free_r>:
 8005f04:	b538      	push	{r3, r4, r5, lr}
 8005f06:	4605      	mov	r5, r0
 8005f08:	2900      	cmp	r1, #0
 8005f0a:	d041      	beq.n	8005f90 <_free_r+0x8c>
 8005f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f10:	1f0c      	subs	r4, r1, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	bfb8      	it	lt
 8005f16:	18e4      	addlt	r4, r4, r3
 8005f18:	f000 f8e0 	bl	80060dc <__malloc_lock>
 8005f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8005f94 <_free_r+0x90>)
 8005f1e:	6813      	ldr	r3, [r2, #0]
 8005f20:	b933      	cbnz	r3, 8005f30 <_free_r+0x2c>
 8005f22:	6063      	str	r3, [r4, #4]
 8005f24:	6014      	str	r4, [r2, #0]
 8005f26:	4628      	mov	r0, r5
 8005f28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f2c:	f000 b8dc 	b.w	80060e8 <__malloc_unlock>
 8005f30:	42a3      	cmp	r3, r4
 8005f32:	d908      	bls.n	8005f46 <_free_r+0x42>
 8005f34:	6820      	ldr	r0, [r4, #0]
 8005f36:	1821      	adds	r1, r4, r0
 8005f38:	428b      	cmp	r3, r1
 8005f3a:	bf01      	itttt	eq
 8005f3c:	6819      	ldreq	r1, [r3, #0]
 8005f3e:	685b      	ldreq	r3, [r3, #4]
 8005f40:	1809      	addeq	r1, r1, r0
 8005f42:	6021      	streq	r1, [r4, #0]
 8005f44:	e7ed      	b.n	8005f22 <_free_r+0x1e>
 8005f46:	461a      	mov	r2, r3
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	b10b      	cbz	r3, 8005f50 <_free_r+0x4c>
 8005f4c:	42a3      	cmp	r3, r4
 8005f4e:	d9fa      	bls.n	8005f46 <_free_r+0x42>
 8005f50:	6811      	ldr	r1, [r2, #0]
 8005f52:	1850      	adds	r0, r2, r1
 8005f54:	42a0      	cmp	r0, r4
 8005f56:	d10b      	bne.n	8005f70 <_free_r+0x6c>
 8005f58:	6820      	ldr	r0, [r4, #0]
 8005f5a:	4401      	add	r1, r0
 8005f5c:	1850      	adds	r0, r2, r1
 8005f5e:	4283      	cmp	r3, r0
 8005f60:	6011      	str	r1, [r2, #0]
 8005f62:	d1e0      	bne.n	8005f26 <_free_r+0x22>
 8005f64:	6818      	ldr	r0, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	6053      	str	r3, [r2, #4]
 8005f6a:	4408      	add	r0, r1
 8005f6c:	6010      	str	r0, [r2, #0]
 8005f6e:	e7da      	b.n	8005f26 <_free_r+0x22>
 8005f70:	d902      	bls.n	8005f78 <_free_r+0x74>
 8005f72:	230c      	movs	r3, #12
 8005f74:	602b      	str	r3, [r5, #0]
 8005f76:	e7d6      	b.n	8005f26 <_free_r+0x22>
 8005f78:	6820      	ldr	r0, [r4, #0]
 8005f7a:	1821      	adds	r1, r4, r0
 8005f7c:	428b      	cmp	r3, r1
 8005f7e:	bf04      	itt	eq
 8005f80:	6819      	ldreq	r1, [r3, #0]
 8005f82:	685b      	ldreq	r3, [r3, #4]
 8005f84:	6063      	str	r3, [r4, #4]
 8005f86:	bf04      	itt	eq
 8005f88:	1809      	addeq	r1, r1, r0
 8005f8a:	6021      	streq	r1, [r4, #0]
 8005f8c:	6054      	str	r4, [r2, #4]
 8005f8e:	e7ca      	b.n	8005f26 <_free_r+0x22>
 8005f90:	bd38      	pop	{r3, r4, r5, pc}
 8005f92:	bf00      	nop
 8005f94:	20025bd8 	.word	0x20025bd8

08005f98 <sbrk_aligned>:
 8005f98:	b570      	push	{r4, r5, r6, lr}
 8005f9a:	4e0f      	ldr	r6, [pc, #60]	@ (8005fd8 <sbrk_aligned+0x40>)
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	6831      	ldr	r1, [r6, #0]
 8005fa0:	4605      	mov	r5, r0
 8005fa2:	b911      	cbnz	r1, 8005faa <sbrk_aligned+0x12>
 8005fa4:	f000 fca6 	bl	80068f4 <_sbrk_r>
 8005fa8:	6030      	str	r0, [r6, #0]
 8005faa:	4621      	mov	r1, r4
 8005fac:	4628      	mov	r0, r5
 8005fae:	f000 fca1 	bl	80068f4 <_sbrk_r>
 8005fb2:	1c43      	adds	r3, r0, #1
 8005fb4:	d103      	bne.n	8005fbe <sbrk_aligned+0x26>
 8005fb6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005fba:	4620      	mov	r0, r4
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
 8005fbe:	1cc4      	adds	r4, r0, #3
 8005fc0:	f024 0403 	bic.w	r4, r4, #3
 8005fc4:	42a0      	cmp	r0, r4
 8005fc6:	d0f8      	beq.n	8005fba <sbrk_aligned+0x22>
 8005fc8:	1a21      	subs	r1, r4, r0
 8005fca:	4628      	mov	r0, r5
 8005fcc:	f000 fc92 	bl	80068f4 <_sbrk_r>
 8005fd0:	3001      	adds	r0, #1
 8005fd2:	d1f2      	bne.n	8005fba <sbrk_aligned+0x22>
 8005fd4:	e7ef      	b.n	8005fb6 <sbrk_aligned+0x1e>
 8005fd6:	bf00      	nop
 8005fd8:	20025bd4 	.word	0x20025bd4

08005fdc <_malloc_r>:
 8005fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fe0:	1ccd      	adds	r5, r1, #3
 8005fe2:	f025 0503 	bic.w	r5, r5, #3
 8005fe6:	3508      	adds	r5, #8
 8005fe8:	2d0c      	cmp	r5, #12
 8005fea:	bf38      	it	cc
 8005fec:	250c      	movcc	r5, #12
 8005fee:	2d00      	cmp	r5, #0
 8005ff0:	4606      	mov	r6, r0
 8005ff2:	db01      	blt.n	8005ff8 <_malloc_r+0x1c>
 8005ff4:	42a9      	cmp	r1, r5
 8005ff6:	d904      	bls.n	8006002 <_malloc_r+0x26>
 8005ff8:	230c      	movs	r3, #12
 8005ffa:	6033      	str	r3, [r6, #0]
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006002:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060d8 <_malloc_r+0xfc>
 8006006:	f000 f869 	bl	80060dc <__malloc_lock>
 800600a:	f8d8 3000 	ldr.w	r3, [r8]
 800600e:	461c      	mov	r4, r3
 8006010:	bb44      	cbnz	r4, 8006064 <_malloc_r+0x88>
 8006012:	4629      	mov	r1, r5
 8006014:	4630      	mov	r0, r6
 8006016:	f7ff ffbf 	bl	8005f98 <sbrk_aligned>
 800601a:	1c43      	adds	r3, r0, #1
 800601c:	4604      	mov	r4, r0
 800601e:	d158      	bne.n	80060d2 <_malloc_r+0xf6>
 8006020:	f8d8 4000 	ldr.w	r4, [r8]
 8006024:	4627      	mov	r7, r4
 8006026:	2f00      	cmp	r7, #0
 8006028:	d143      	bne.n	80060b2 <_malloc_r+0xd6>
 800602a:	2c00      	cmp	r4, #0
 800602c:	d04b      	beq.n	80060c6 <_malloc_r+0xea>
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	4639      	mov	r1, r7
 8006032:	4630      	mov	r0, r6
 8006034:	eb04 0903 	add.w	r9, r4, r3
 8006038:	f000 fc5c 	bl	80068f4 <_sbrk_r>
 800603c:	4581      	cmp	r9, r0
 800603e:	d142      	bne.n	80060c6 <_malloc_r+0xea>
 8006040:	6821      	ldr	r1, [r4, #0]
 8006042:	1a6d      	subs	r5, r5, r1
 8006044:	4629      	mov	r1, r5
 8006046:	4630      	mov	r0, r6
 8006048:	f7ff ffa6 	bl	8005f98 <sbrk_aligned>
 800604c:	3001      	adds	r0, #1
 800604e:	d03a      	beq.n	80060c6 <_malloc_r+0xea>
 8006050:	6823      	ldr	r3, [r4, #0]
 8006052:	442b      	add	r3, r5
 8006054:	6023      	str	r3, [r4, #0]
 8006056:	f8d8 3000 	ldr.w	r3, [r8]
 800605a:	685a      	ldr	r2, [r3, #4]
 800605c:	bb62      	cbnz	r2, 80060b8 <_malloc_r+0xdc>
 800605e:	f8c8 7000 	str.w	r7, [r8]
 8006062:	e00f      	b.n	8006084 <_malloc_r+0xa8>
 8006064:	6822      	ldr	r2, [r4, #0]
 8006066:	1b52      	subs	r2, r2, r5
 8006068:	d420      	bmi.n	80060ac <_malloc_r+0xd0>
 800606a:	2a0b      	cmp	r2, #11
 800606c:	d917      	bls.n	800609e <_malloc_r+0xc2>
 800606e:	1961      	adds	r1, r4, r5
 8006070:	42a3      	cmp	r3, r4
 8006072:	6025      	str	r5, [r4, #0]
 8006074:	bf18      	it	ne
 8006076:	6059      	strne	r1, [r3, #4]
 8006078:	6863      	ldr	r3, [r4, #4]
 800607a:	bf08      	it	eq
 800607c:	f8c8 1000 	streq.w	r1, [r8]
 8006080:	5162      	str	r2, [r4, r5]
 8006082:	604b      	str	r3, [r1, #4]
 8006084:	4630      	mov	r0, r6
 8006086:	f000 f82f 	bl	80060e8 <__malloc_unlock>
 800608a:	f104 000b 	add.w	r0, r4, #11
 800608e:	1d23      	adds	r3, r4, #4
 8006090:	f020 0007 	bic.w	r0, r0, #7
 8006094:	1ac2      	subs	r2, r0, r3
 8006096:	bf1c      	itt	ne
 8006098:	1a1b      	subne	r3, r3, r0
 800609a:	50a3      	strne	r3, [r4, r2]
 800609c:	e7af      	b.n	8005ffe <_malloc_r+0x22>
 800609e:	6862      	ldr	r2, [r4, #4]
 80060a0:	42a3      	cmp	r3, r4
 80060a2:	bf0c      	ite	eq
 80060a4:	f8c8 2000 	streq.w	r2, [r8]
 80060a8:	605a      	strne	r2, [r3, #4]
 80060aa:	e7eb      	b.n	8006084 <_malloc_r+0xa8>
 80060ac:	4623      	mov	r3, r4
 80060ae:	6864      	ldr	r4, [r4, #4]
 80060b0:	e7ae      	b.n	8006010 <_malloc_r+0x34>
 80060b2:	463c      	mov	r4, r7
 80060b4:	687f      	ldr	r7, [r7, #4]
 80060b6:	e7b6      	b.n	8006026 <_malloc_r+0x4a>
 80060b8:	461a      	mov	r2, r3
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	42a3      	cmp	r3, r4
 80060be:	d1fb      	bne.n	80060b8 <_malloc_r+0xdc>
 80060c0:	2300      	movs	r3, #0
 80060c2:	6053      	str	r3, [r2, #4]
 80060c4:	e7de      	b.n	8006084 <_malloc_r+0xa8>
 80060c6:	230c      	movs	r3, #12
 80060c8:	6033      	str	r3, [r6, #0]
 80060ca:	4630      	mov	r0, r6
 80060cc:	f000 f80c 	bl	80060e8 <__malloc_unlock>
 80060d0:	e794      	b.n	8005ffc <_malloc_r+0x20>
 80060d2:	6005      	str	r5, [r0, #0]
 80060d4:	e7d6      	b.n	8006084 <_malloc_r+0xa8>
 80060d6:	bf00      	nop
 80060d8:	20025bd8 	.word	0x20025bd8

080060dc <__malloc_lock>:
 80060dc:	4801      	ldr	r0, [pc, #4]	@ (80060e4 <__malloc_lock+0x8>)
 80060de:	f7ff bf0e 	b.w	8005efe <__retarget_lock_acquire_recursive>
 80060e2:	bf00      	nop
 80060e4:	20025bd0 	.word	0x20025bd0

080060e8 <__malloc_unlock>:
 80060e8:	4801      	ldr	r0, [pc, #4]	@ (80060f0 <__malloc_unlock+0x8>)
 80060ea:	f7ff bf09 	b.w	8005f00 <__retarget_lock_release_recursive>
 80060ee:	bf00      	nop
 80060f0:	20025bd0 	.word	0x20025bd0

080060f4 <__sfputc_r>:
 80060f4:	6893      	ldr	r3, [r2, #8]
 80060f6:	3b01      	subs	r3, #1
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	b410      	push	{r4}
 80060fc:	6093      	str	r3, [r2, #8]
 80060fe:	da08      	bge.n	8006112 <__sfputc_r+0x1e>
 8006100:	6994      	ldr	r4, [r2, #24]
 8006102:	42a3      	cmp	r3, r4
 8006104:	db01      	blt.n	800610a <__sfputc_r+0x16>
 8006106:	290a      	cmp	r1, #10
 8006108:	d103      	bne.n	8006112 <__sfputc_r+0x1e>
 800610a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800610e:	f7ff bde8 	b.w	8005ce2 <__swbuf_r>
 8006112:	6813      	ldr	r3, [r2, #0]
 8006114:	1c58      	adds	r0, r3, #1
 8006116:	6010      	str	r0, [r2, #0]
 8006118:	7019      	strb	r1, [r3, #0]
 800611a:	4608      	mov	r0, r1
 800611c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006120:	4770      	bx	lr

08006122 <__sfputs_r>:
 8006122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006124:	4606      	mov	r6, r0
 8006126:	460f      	mov	r7, r1
 8006128:	4614      	mov	r4, r2
 800612a:	18d5      	adds	r5, r2, r3
 800612c:	42ac      	cmp	r4, r5
 800612e:	d101      	bne.n	8006134 <__sfputs_r+0x12>
 8006130:	2000      	movs	r0, #0
 8006132:	e007      	b.n	8006144 <__sfputs_r+0x22>
 8006134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006138:	463a      	mov	r2, r7
 800613a:	4630      	mov	r0, r6
 800613c:	f7ff ffda 	bl	80060f4 <__sfputc_r>
 8006140:	1c43      	adds	r3, r0, #1
 8006142:	d1f3      	bne.n	800612c <__sfputs_r+0xa>
 8006144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006148 <_vfiprintf_r>:
 8006148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800614c:	460d      	mov	r5, r1
 800614e:	b09d      	sub	sp, #116	@ 0x74
 8006150:	4614      	mov	r4, r2
 8006152:	4698      	mov	r8, r3
 8006154:	4606      	mov	r6, r0
 8006156:	b118      	cbz	r0, 8006160 <_vfiprintf_r+0x18>
 8006158:	6a03      	ldr	r3, [r0, #32]
 800615a:	b90b      	cbnz	r3, 8006160 <_vfiprintf_r+0x18>
 800615c:	f7ff fcd8 	bl	8005b10 <__sinit>
 8006160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006162:	07d9      	lsls	r1, r3, #31
 8006164:	d405      	bmi.n	8006172 <_vfiprintf_r+0x2a>
 8006166:	89ab      	ldrh	r3, [r5, #12]
 8006168:	059a      	lsls	r2, r3, #22
 800616a:	d402      	bmi.n	8006172 <_vfiprintf_r+0x2a>
 800616c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800616e:	f7ff fec6 	bl	8005efe <__retarget_lock_acquire_recursive>
 8006172:	89ab      	ldrh	r3, [r5, #12]
 8006174:	071b      	lsls	r3, r3, #28
 8006176:	d501      	bpl.n	800617c <_vfiprintf_r+0x34>
 8006178:	692b      	ldr	r3, [r5, #16]
 800617a:	b99b      	cbnz	r3, 80061a4 <_vfiprintf_r+0x5c>
 800617c:	4629      	mov	r1, r5
 800617e:	4630      	mov	r0, r6
 8006180:	f7ff fdee 	bl	8005d60 <__swsetup_r>
 8006184:	b170      	cbz	r0, 80061a4 <_vfiprintf_r+0x5c>
 8006186:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006188:	07dc      	lsls	r4, r3, #31
 800618a:	d504      	bpl.n	8006196 <_vfiprintf_r+0x4e>
 800618c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006190:	b01d      	add	sp, #116	@ 0x74
 8006192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006196:	89ab      	ldrh	r3, [r5, #12]
 8006198:	0598      	lsls	r0, r3, #22
 800619a:	d4f7      	bmi.n	800618c <_vfiprintf_r+0x44>
 800619c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800619e:	f7ff feaf 	bl	8005f00 <__retarget_lock_release_recursive>
 80061a2:	e7f3      	b.n	800618c <_vfiprintf_r+0x44>
 80061a4:	2300      	movs	r3, #0
 80061a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061a8:	2320      	movs	r3, #32
 80061aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80061b2:	2330      	movs	r3, #48	@ 0x30
 80061b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006364 <_vfiprintf_r+0x21c>
 80061b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061bc:	f04f 0901 	mov.w	r9, #1
 80061c0:	4623      	mov	r3, r4
 80061c2:	469a      	mov	sl, r3
 80061c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061c8:	b10a      	cbz	r2, 80061ce <_vfiprintf_r+0x86>
 80061ca:	2a25      	cmp	r2, #37	@ 0x25
 80061cc:	d1f9      	bne.n	80061c2 <_vfiprintf_r+0x7a>
 80061ce:	ebba 0b04 	subs.w	fp, sl, r4
 80061d2:	d00b      	beq.n	80061ec <_vfiprintf_r+0xa4>
 80061d4:	465b      	mov	r3, fp
 80061d6:	4622      	mov	r2, r4
 80061d8:	4629      	mov	r1, r5
 80061da:	4630      	mov	r0, r6
 80061dc:	f7ff ffa1 	bl	8006122 <__sfputs_r>
 80061e0:	3001      	adds	r0, #1
 80061e2:	f000 80a7 	beq.w	8006334 <_vfiprintf_r+0x1ec>
 80061e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061e8:	445a      	add	r2, fp
 80061ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80061ec:	f89a 3000 	ldrb.w	r3, [sl]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 809f 	beq.w	8006334 <_vfiprintf_r+0x1ec>
 80061f6:	2300      	movs	r3, #0
 80061f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80061fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006200:	f10a 0a01 	add.w	sl, sl, #1
 8006204:	9304      	str	r3, [sp, #16]
 8006206:	9307      	str	r3, [sp, #28]
 8006208:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800620c:	931a      	str	r3, [sp, #104]	@ 0x68
 800620e:	4654      	mov	r4, sl
 8006210:	2205      	movs	r2, #5
 8006212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006216:	4853      	ldr	r0, [pc, #332]	@ (8006364 <_vfiprintf_r+0x21c>)
 8006218:	f7f9 ffea 	bl	80001f0 <memchr>
 800621c:	9a04      	ldr	r2, [sp, #16]
 800621e:	b9d8      	cbnz	r0, 8006258 <_vfiprintf_r+0x110>
 8006220:	06d1      	lsls	r1, r2, #27
 8006222:	bf44      	itt	mi
 8006224:	2320      	movmi	r3, #32
 8006226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800622a:	0713      	lsls	r3, r2, #28
 800622c:	bf44      	itt	mi
 800622e:	232b      	movmi	r3, #43	@ 0x2b
 8006230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006234:	f89a 3000 	ldrb.w	r3, [sl]
 8006238:	2b2a      	cmp	r3, #42	@ 0x2a
 800623a:	d015      	beq.n	8006268 <_vfiprintf_r+0x120>
 800623c:	9a07      	ldr	r2, [sp, #28]
 800623e:	4654      	mov	r4, sl
 8006240:	2000      	movs	r0, #0
 8006242:	f04f 0c0a 	mov.w	ip, #10
 8006246:	4621      	mov	r1, r4
 8006248:	f811 3b01 	ldrb.w	r3, [r1], #1
 800624c:	3b30      	subs	r3, #48	@ 0x30
 800624e:	2b09      	cmp	r3, #9
 8006250:	d94b      	bls.n	80062ea <_vfiprintf_r+0x1a2>
 8006252:	b1b0      	cbz	r0, 8006282 <_vfiprintf_r+0x13a>
 8006254:	9207      	str	r2, [sp, #28]
 8006256:	e014      	b.n	8006282 <_vfiprintf_r+0x13a>
 8006258:	eba0 0308 	sub.w	r3, r0, r8
 800625c:	fa09 f303 	lsl.w	r3, r9, r3
 8006260:	4313      	orrs	r3, r2
 8006262:	9304      	str	r3, [sp, #16]
 8006264:	46a2      	mov	sl, r4
 8006266:	e7d2      	b.n	800620e <_vfiprintf_r+0xc6>
 8006268:	9b03      	ldr	r3, [sp, #12]
 800626a:	1d19      	adds	r1, r3, #4
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	9103      	str	r1, [sp, #12]
 8006270:	2b00      	cmp	r3, #0
 8006272:	bfbb      	ittet	lt
 8006274:	425b      	neglt	r3, r3
 8006276:	f042 0202 	orrlt.w	r2, r2, #2
 800627a:	9307      	strge	r3, [sp, #28]
 800627c:	9307      	strlt	r3, [sp, #28]
 800627e:	bfb8      	it	lt
 8006280:	9204      	strlt	r2, [sp, #16]
 8006282:	7823      	ldrb	r3, [r4, #0]
 8006284:	2b2e      	cmp	r3, #46	@ 0x2e
 8006286:	d10a      	bne.n	800629e <_vfiprintf_r+0x156>
 8006288:	7863      	ldrb	r3, [r4, #1]
 800628a:	2b2a      	cmp	r3, #42	@ 0x2a
 800628c:	d132      	bne.n	80062f4 <_vfiprintf_r+0x1ac>
 800628e:	9b03      	ldr	r3, [sp, #12]
 8006290:	1d1a      	adds	r2, r3, #4
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	9203      	str	r2, [sp, #12]
 8006296:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800629a:	3402      	adds	r4, #2
 800629c:	9305      	str	r3, [sp, #20]
 800629e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006374 <_vfiprintf_r+0x22c>
 80062a2:	7821      	ldrb	r1, [r4, #0]
 80062a4:	2203      	movs	r2, #3
 80062a6:	4650      	mov	r0, sl
 80062a8:	f7f9 ffa2 	bl	80001f0 <memchr>
 80062ac:	b138      	cbz	r0, 80062be <_vfiprintf_r+0x176>
 80062ae:	9b04      	ldr	r3, [sp, #16]
 80062b0:	eba0 000a 	sub.w	r0, r0, sl
 80062b4:	2240      	movs	r2, #64	@ 0x40
 80062b6:	4082      	lsls	r2, r0
 80062b8:	4313      	orrs	r3, r2
 80062ba:	3401      	adds	r4, #1
 80062bc:	9304      	str	r3, [sp, #16]
 80062be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062c2:	4829      	ldr	r0, [pc, #164]	@ (8006368 <_vfiprintf_r+0x220>)
 80062c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062c8:	2206      	movs	r2, #6
 80062ca:	f7f9 ff91 	bl	80001f0 <memchr>
 80062ce:	2800      	cmp	r0, #0
 80062d0:	d03f      	beq.n	8006352 <_vfiprintf_r+0x20a>
 80062d2:	4b26      	ldr	r3, [pc, #152]	@ (800636c <_vfiprintf_r+0x224>)
 80062d4:	bb1b      	cbnz	r3, 800631e <_vfiprintf_r+0x1d6>
 80062d6:	9b03      	ldr	r3, [sp, #12]
 80062d8:	3307      	adds	r3, #7
 80062da:	f023 0307 	bic.w	r3, r3, #7
 80062de:	3308      	adds	r3, #8
 80062e0:	9303      	str	r3, [sp, #12]
 80062e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062e4:	443b      	add	r3, r7
 80062e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062e8:	e76a      	b.n	80061c0 <_vfiprintf_r+0x78>
 80062ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80062ee:	460c      	mov	r4, r1
 80062f0:	2001      	movs	r0, #1
 80062f2:	e7a8      	b.n	8006246 <_vfiprintf_r+0xfe>
 80062f4:	2300      	movs	r3, #0
 80062f6:	3401      	adds	r4, #1
 80062f8:	9305      	str	r3, [sp, #20]
 80062fa:	4619      	mov	r1, r3
 80062fc:	f04f 0c0a 	mov.w	ip, #10
 8006300:	4620      	mov	r0, r4
 8006302:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006306:	3a30      	subs	r2, #48	@ 0x30
 8006308:	2a09      	cmp	r2, #9
 800630a:	d903      	bls.n	8006314 <_vfiprintf_r+0x1cc>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d0c6      	beq.n	800629e <_vfiprintf_r+0x156>
 8006310:	9105      	str	r1, [sp, #20]
 8006312:	e7c4      	b.n	800629e <_vfiprintf_r+0x156>
 8006314:	fb0c 2101 	mla	r1, ip, r1, r2
 8006318:	4604      	mov	r4, r0
 800631a:	2301      	movs	r3, #1
 800631c:	e7f0      	b.n	8006300 <_vfiprintf_r+0x1b8>
 800631e:	ab03      	add	r3, sp, #12
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	462a      	mov	r2, r5
 8006324:	4b12      	ldr	r3, [pc, #72]	@ (8006370 <_vfiprintf_r+0x228>)
 8006326:	a904      	add	r1, sp, #16
 8006328:	4630      	mov	r0, r6
 800632a:	f3af 8000 	nop.w
 800632e:	4607      	mov	r7, r0
 8006330:	1c78      	adds	r0, r7, #1
 8006332:	d1d6      	bne.n	80062e2 <_vfiprintf_r+0x19a>
 8006334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006336:	07d9      	lsls	r1, r3, #31
 8006338:	d405      	bmi.n	8006346 <_vfiprintf_r+0x1fe>
 800633a:	89ab      	ldrh	r3, [r5, #12]
 800633c:	059a      	lsls	r2, r3, #22
 800633e:	d402      	bmi.n	8006346 <_vfiprintf_r+0x1fe>
 8006340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006342:	f7ff fddd 	bl	8005f00 <__retarget_lock_release_recursive>
 8006346:	89ab      	ldrh	r3, [r5, #12]
 8006348:	065b      	lsls	r3, r3, #25
 800634a:	f53f af1f 	bmi.w	800618c <_vfiprintf_r+0x44>
 800634e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006350:	e71e      	b.n	8006190 <_vfiprintf_r+0x48>
 8006352:	ab03      	add	r3, sp, #12
 8006354:	9300      	str	r3, [sp, #0]
 8006356:	462a      	mov	r2, r5
 8006358:	4b05      	ldr	r3, [pc, #20]	@ (8006370 <_vfiprintf_r+0x228>)
 800635a:	a904      	add	r1, sp, #16
 800635c:	4630      	mov	r0, r6
 800635e:	f000 f879 	bl	8006454 <_printf_i>
 8006362:	e7e4      	b.n	800632e <_vfiprintf_r+0x1e6>
 8006364:	08007b68 	.word	0x08007b68
 8006368:	08007b72 	.word	0x08007b72
 800636c:	00000000 	.word	0x00000000
 8006370:	08006123 	.word	0x08006123
 8006374:	08007b6e 	.word	0x08007b6e

08006378 <_printf_common>:
 8006378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800637c:	4616      	mov	r6, r2
 800637e:	4698      	mov	r8, r3
 8006380:	688a      	ldr	r2, [r1, #8]
 8006382:	690b      	ldr	r3, [r1, #16]
 8006384:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006388:	4293      	cmp	r3, r2
 800638a:	bfb8      	it	lt
 800638c:	4613      	movlt	r3, r2
 800638e:	6033      	str	r3, [r6, #0]
 8006390:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006394:	4607      	mov	r7, r0
 8006396:	460c      	mov	r4, r1
 8006398:	b10a      	cbz	r2, 800639e <_printf_common+0x26>
 800639a:	3301      	adds	r3, #1
 800639c:	6033      	str	r3, [r6, #0]
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	0699      	lsls	r1, r3, #26
 80063a2:	bf42      	ittt	mi
 80063a4:	6833      	ldrmi	r3, [r6, #0]
 80063a6:	3302      	addmi	r3, #2
 80063a8:	6033      	strmi	r3, [r6, #0]
 80063aa:	6825      	ldr	r5, [r4, #0]
 80063ac:	f015 0506 	ands.w	r5, r5, #6
 80063b0:	d106      	bne.n	80063c0 <_printf_common+0x48>
 80063b2:	f104 0a19 	add.w	sl, r4, #25
 80063b6:	68e3      	ldr	r3, [r4, #12]
 80063b8:	6832      	ldr	r2, [r6, #0]
 80063ba:	1a9b      	subs	r3, r3, r2
 80063bc:	42ab      	cmp	r3, r5
 80063be:	dc26      	bgt.n	800640e <_printf_common+0x96>
 80063c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063c4:	6822      	ldr	r2, [r4, #0]
 80063c6:	3b00      	subs	r3, #0
 80063c8:	bf18      	it	ne
 80063ca:	2301      	movne	r3, #1
 80063cc:	0692      	lsls	r2, r2, #26
 80063ce:	d42b      	bmi.n	8006428 <_printf_common+0xb0>
 80063d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80063d4:	4641      	mov	r1, r8
 80063d6:	4638      	mov	r0, r7
 80063d8:	47c8      	blx	r9
 80063da:	3001      	adds	r0, #1
 80063dc:	d01e      	beq.n	800641c <_printf_common+0xa4>
 80063de:	6823      	ldr	r3, [r4, #0]
 80063e0:	6922      	ldr	r2, [r4, #16]
 80063e2:	f003 0306 	and.w	r3, r3, #6
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	bf02      	ittt	eq
 80063ea:	68e5      	ldreq	r5, [r4, #12]
 80063ec:	6833      	ldreq	r3, [r6, #0]
 80063ee:	1aed      	subeq	r5, r5, r3
 80063f0:	68a3      	ldr	r3, [r4, #8]
 80063f2:	bf0c      	ite	eq
 80063f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063f8:	2500      	movne	r5, #0
 80063fa:	4293      	cmp	r3, r2
 80063fc:	bfc4      	itt	gt
 80063fe:	1a9b      	subgt	r3, r3, r2
 8006400:	18ed      	addgt	r5, r5, r3
 8006402:	2600      	movs	r6, #0
 8006404:	341a      	adds	r4, #26
 8006406:	42b5      	cmp	r5, r6
 8006408:	d11a      	bne.n	8006440 <_printf_common+0xc8>
 800640a:	2000      	movs	r0, #0
 800640c:	e008      	b.n	8006420 <_printf_common+0xa8>
 800640e:	2301      	movs	r3, #1
 8006410:	4652      	mov	r2, sl
 8006412:	4641      	mov	r1, r8
 8006414:	4638      	mov	r0, r7
 8006416:	47c8      	blx	r9
 8006418:	3001      	adds	r0, #1
 800641a:	d103      	bne.n	8006424 <_printf_common+0xac>
 800641c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006424:	3501      	adds	r5, #1
 8006426:	e7c6      	b.n	80063b6 <_printf_common+0x3e>
 8006428:	18e1      	adds	r1, r4, r3
 800642a:	1c5a      	adds	r2, r3, #1
 800642c:	2030      	movs	r0, #48	@ 0x30
 800642e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006432:	4422      	add	r2, r4
 8006434:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006438:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800643c:	3302      	adds	r3, #2
 800643e:	e7c7      	b.n	80063d0 <_printf_common+0x58>
 8006440:	2301      	movs	r3, #1
 8006442:	4622      	mov	r2, r4
 8006444:	4641      	mov	r1, r8
 8006446:	4638      	mov	r0, r7
 8006448:	47c8      	blx	r9
 800644a:	3001      	adds	r0, #1
 800644c:	d0e6      	beq.n	800641c <_printf_common+0xa4>
 800644e:	3601      	adds	r6, #1
 8006450:	e7d9      	b.n	8006406 <_printf_common+0x8e>
	...

08006454 <_printf_i>:
 8006454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006458:	7e0f      	ldrb	r7, [r1, #24]
 800645a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800645c:	2f78      	cmp	r7, #120	@ 0x78
 800645e:	4691      	mov	r9, r2
 8006460:	4680      	mov	r8, r0
 8006462:	460c      	mov	r4, r1
 8006464:	469a      	mov	sl, r3
 8006466:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800646a:	d807      	bhi.n	800647c <_printf_i+0x28>
 800646c:	2f62      	cmp	r7, #98	@ 0x62
 800646e:	d80a      	bhi.n	8006486 <_printf_i+0x32>
 8006470:	2f00      	cmp	r7, #0
 8006472:	f000 80d2 	beq.w	800661a <_printf_i+0x1c6>
 8006476:	2f58      	cmp	r7, #88	@ 0x58
 8006478:	f000 80b9 	beq.w	80065ee <_printf_i+0x19a>
 800647c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006480:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006484:	e03a      	b.n	80064fc <_printf_i+0xa8>
 8006486:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800648a:	2b15      	cmp	r3, #21
 800648c:	d8f6      	bhi.n	800647c <_printf_i+0x28>
 800648e:	a101      	add	r1, pc, #4	@ (adr r1, 8006494 <_printf_i+0x40>)
 8006490:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006494:	080064ed 	.word	0x080064ed
 8006498:	08006501 	.word	0x08006501
 800649c:	0800647d 	.word	0x0800647d
 80064a0:	0800647d 	.word	0x0800647d
 80064a4:	0800647d 	.word	0x0800647d
 80064a8:	0800647d 	.word	0x0800647d
 80064ac:	08006501 	.word	0x08006501
 80064b0:	0800647d 	.word	0x0800647d
 80064b4:	0800647d 	.word	0x0800647d
 80064b8:	0800647d 	.word	0x0800647d
 80064bc:	0800647d 	.word	0x0800647d
 80064c0:	08006601 	.word	0x08006601
 80064c4:	0800652b 	.word	0x0800652b
 80064c8:	080065bb 	.word	0x080065bb
 80064cc:	0800647d 	.word	0x0800647d
 80064d0:	0800647d 	.word	0x0800647d
 80064d4:	08006623 	.word	0x08006623
 80064d8:	0800647d 	.word	0x0800647d
 80064dc:	0800652b 	.word	0x0800652b
 80064e0:	0800647d 	.word	0x0800647d
 80064e4:	0800647d 	.word	0x0800647d
 80064e8:	080065c3 	.word	0x080065c3
 80064ec:	6833      	ldr	r3, [r6, #0]
 80064ee:	1d1a      	adds	r2, r3, #4
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6032      	str	r2, [r6, #0]
 80064f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80064fc:	2301      	movs	r3, #1
 80064fe:	e09d      	b.n	800663c <_printf_i+0x1e8>
 8006500:	6833      	ldr	r3, [r6, #0]
 8006502:	6820      	ldr	r0, [r4, #0]
 8006504:	1d19      	adds	r1, r3, #4
 8006506:	6031      	str	r1, [r6, #0]
 8006508:	0606      	lsls	r6, r0, #24
 800650a:	d501      	bpl.n	8006510 <_printf_i+0xbc>
 800650c:	681d      	ldr	r5, [r3, #0]
 800650e:	e003      	b.n	8006518 <_printf_i+0xc4>
 8006510:	0645      	lsls	r5, r0, #25
 8006512:	d5fb      	bpl.n	800650c <_printf_i+0xb8>
 8006514:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006518:	2d00      	cmp	r5, #0
 800651a:	da03      	bge.n	8006524 <_printf_i+0xd0>
 800651c:	232d      	movs	r3, #45	@ 0x2d
 800651e:	426d      	negs	r5, r5
 8006520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006524:	4859      	ldr	r0, [pc, #356]	@ (800668c <_printf_i+0x238>)
 8006526:	230a      	movs	r3, #10
 8006528:	e011      	b.n	800654e <_printf_i+0xfa>
 800652a:	6821      	ldr	r1, [r4, #0]
 800652c:	6833      	ldr	r3, [r6, #0]
 800652e:	0608      	lsls	r0, r1, #24
 8006530:	f853 5b04 	ldr.w	r5, [r3], #4
 8006534:	d402      	bmi.n	800653c <_printf_i+0xe8>
 8006536:	0649      	lsls	r1, r1, #25
 8006538:	bf48      	it	mi
 800653a:	b2ad      	uxthmi	r5, r5
 800653c:	2f6f      	cmp	r7, #111	@ 0x6f
 800653e:	4853      	ldr	r0, [pc, #332]	@ (800668c <_printf_i+0x238>)
 8006540:	6033      	str	r3, [r6, #0]
 8006542:	bf14      	ite	ne
 8006544:	230a      	movne	r3, #10
 8006546:	2308      	moveq	r3, #8
 8006548:	2100      	movs	r1, #0
 800654a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800654e:	6866      	ldr	r6, [r4, #4]
 8006550:	60a6      	str	r6, [r4, #8]
 8006552:	2e00      	cmp	r6, #0
 8006554:	bfa2      	ittt	ge
 8006556:	6821      	ldrge	r1, [r4, #0]
 8006558:	f021 0104 	bicge.w	r1, r1, #4
 800655c:	6021      	strge	r1, [r4, #0]
 800655e:	b90d      	cbnz	r5, 8006564 <_printf_i+0x110>
 8006560:	2e00      	cmp	r6, #0
 8006562:	d04b      	beq.n	80065fc <_printf_i+0x1a8>
 8006564:	4616      	mov	r6, r2
 8006566:	fbb5 f1f3 	udiv	r1, r5, r3
 800656a:	fb03 5711 	mls	r7, r3, r1, r5
 800656e:	5dc7      	ldrb	r7, [r0, r7]
 8006570:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006574:	462f      	mov	r7, r5
 8006576:	42bb      	cmp	r3, r7
 8006578:	460d      	mov	r5, r1
 800657a:	d9f4      	bls.n	8006566 <_printf_i+0x112>
 800657c:	2b08      	cmp	r3, #8
 800657e:	d10b      	bne.n	8006598 <_printf_i+0x144>
 8006580:	6823      	ldr	r3, [r4, #0]
 8006582:	07df      	lsls	r7, r3, #31
 8006584:	d508      	bpl.n	8006598 <_printf_i+0x144>
 8006586:	6923      	ldr	r3, [r4, #16]
 8006588:	6861      	ldr	r1, [r4, #4]
 800658a:	4299      	cmp	r1, r3
 800658c:	bfde      	ittt	le
 800658e:	2330      	movle	r3, #48	@ 0x30
 8006590:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006594:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006598:	1b92      	subs	r2, r2, r6
 800659a:	6122      	str	r2, [r4, #16]
 800659c:	f8cd a000 	str.w	sl, [sp]
 80065a0:	464b      	mov	r3, r9
 80065a2:	aa03      	add	r2, sp, #12
 80065a4:	4621      	mov	r1, r4
 80065a6:	4640      	mov	r0, r8
 80065a8:	f7ff fee6 	bl	8006378 <_printf_common>
 80065ac:	3001      	adds	r0, #1
 80065ae:	d14a      	bne.n	8006646 <_printf_i+0x1f2>
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065b4:	b004      	add	sp, #16
 80065b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	f043 0320 	orr.w	r3, r3, #32
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	4833      	ldr	r0, [pc, #204]	@ (8006690 <_printf_i+0x23c>)
 80065c4:	2778      	movs	r7, #120	@ 0x78
 80065c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065ca:	6823      	ldr	r3, [r4, #0]
 80065cc:	6831      	ldr	r1, [r6, #0]
 80065ce:	061f      	lsls	r7, r3, #24
 80065d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80065d4:	d402      	bmi.n	80065dc <_printf_i+0x188>
 80065d6:	065f      	lsls	r7, r3, #25
 80065d8:	bf48      	it	mi
 80065da:	b2ad      	uxthmi	r5, r5
 80065dc:	6031      	str	r1, [r6, #0]
 80065de:	07d9      	lsls	r1, r3, #31
 80065e0:	bf44      	itt	mi
 80065e2:	f043 0320 	orrmi.w	r3, r3, #32
 80065e6:	6023      	strmi	r3, [r4, #0]
 80065e8:	b11d      	cbz	r5, 80065f2 <_printf_i+0x19e>
 80065ea:	2310      	movs	r3, #16
 80065ec:	e7ac      	b.n	8006548 <_printf_i+0xf4>
 80065ee:	4827      	ldr	r0, [pc, #156]	@ (800668c <_printf_i+0x238>)
 80065f0:	e7e9      	b.n	80065c6 <_printf_i+0x172>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	f023 0320 	bic.w	r3, r3, #32
 80065f8:	6023      	str	r3, [r4, #0]
 80065fa:	e7f6      	b.n	80065ea <_printf_i+0x196>
 80065fc:	4616      	mov	r6, r2
 80065fe:	e7bd      	b.n	800657c <_printf_i+0x128>
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	6825      	ldr	r5, [r4, #0]
 8006604:	6961      	ldr	r1, [r4, #20]
 8006606:	1d18      	adds	r0, r3, #4
 8006608:	6030      	str	r0, [r6, #0]
 800660a:	062e      	lsls	r6, r5, #24
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	d501      	bpl.n	8006614 <_printf_i+0x1c0>
 8006610:	6019      	str	r1, [r3, #0]
 8006612:	e002      	b.n	800661a <_printf_i+0x1c6>
 8006614:	0668      	lsls	r0, r5, #25
 8006616:	d5fb      	bpl.n	8006610 <_printf_i+0x1bc>
 8006618:	8019      	strh	r1, [r3, #0]
 800661a:	2300      	movs	r3, #0
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	4616      	mov	r6, r2
 8006620:	e7bc      	b.n	800659c <_printf_i+0x148>
 8006622:	6833      	ldr	r3, [r6, #0]
 8006624:	1d1a      	adds	r2, r3, #4
 8006626:	6032      	str	r2, [r6, #0]
 8006628:	681e      	ldr	r6, [r3, #0]
 800662a:	6862      	ldr	r2, [r4, #4]
 800662c:	2100      	movs	r1, #0
 800662e:	4630      	mov	r0, r6
 8006630:	f7f9 fdde 	bl	80001f0 <memchr>
 8006634:	b108      	cbz	r0, 800663a <_printf_i+0x1e6>
 8006636:	1b80      	subs	r0, r0, r6
 8006638:	6060      	str	r0, [r4, #4]
 800663a:	6863      	ldr	r3, [r4, #4]
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	2300      	movs	r3, #0
 8006640:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006644:	e7aa      	b.n	800659c <_printf_i+0x148>
 8006646:	6923      	ldr	r3, [r4, #16]
 8006648:	4632      	mov	r2, r6
 800664a:	4649      	mov	r1, r9
 800664c:	4640      	mov	r0, r8
 800664e:	47d0      	blx	sl
 8006650:	3001      	adds	r0, #1
 8006652:	d0ad      	beq.n	80065b0 <_printf_i+0x15c>
 8006654:	6823      	ldr	r3, [r4, #0]
 8006656:	079b      	lsls	r3, r3, #30
 8006658:	d413      	bmi.n	8006682 <_printf_i+0x22e>
 800665a:	68e0      	ldr	r0, [r4, #12]
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	4298      	cmp	r0, r3
 8006660:	bfb8      	it	lt
 8006662:	4618      	movlt	r0, r3
 8006664:	e7a6      	b.n	80065b4 <_printf_i+0x160>
 8006666:	2301      	movs	r3, #1
 8006668:	4632      	mov	r2, r6
 800666a:	4649      	mov	r1, r9
 800666c:	4640      	mov	r0, r8
 800666e:	47d0      	blx	sl
 8006670:	3001      	adds	r0, #1
 8006672:	d09d      	beq.n	80065b0 <_printf_i+0x15c>
 8006674:	3501      	adds	r5, #1
 8006676:	68e3      	ldr	r3, [r4, #12]
 8006678:	9903      	ldr	r1, [sp, #12]
 800667a:	1a5b      	subs	r3, r3, r1
 800667c:	42ab      	cmp	r3, r5
 800667e:	dcf2      	bgt.n	8006666 <_printf_i+0x212>
 8006680:	e7eb      	b.n	800665a <_printf_i+0x206>
 8006682:	2500      	movs	r5, #0
 8006684:	f104 0619 	add.w	r6, r4, #25
 8006688:	e7f5      	b.n	8006676 <_printf_i+0x222>
 800668a:	bf00      	nop
 800668c:	08007b79 	.word	0x08007b79
 8006690:	08007b8a 	.word	0x08007b8a

08006694 <__sflush_r>:
 8006694:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800669c:	0716      	lsls	r6, r2, #28
 800669e:	4605      	mov	r5, r0
 80066a0:	460c      	mov	r4, r1
 80066a2:	d454      	bmi.n	800674e <__sflush_r+0xba>
 80066a4:	684b      	ldr	r3, [r1, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	dc02      	bgt.n	80066b0 <__sflush_r+0x1c>
 80066aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dd48      	ble.n	8006742 <__sflush_r+0xae>
 80066b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066b2:	2e00      	cmp	r6, #0
 80066b4:	d045      	beq.n	8006742 <__sflush_r+0xae>
 80066b6:	2300      	movs	r3, #0
 80066b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80066bc:	682f      	ldr	r7, [r5, #0]
 80066be:	6a21      	ldr	r1, [r4, #32]
 80066c0:	602b      	str	r3, [r5, #0]
 80066c2:	d030      	beq.n	8006726 <__sflush_r+0x92>
 80066c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80066c6:	89a3      	ldrh	r3, [r4, #12]
 80066c8:	0759      	lsls	r1, r3, #29
 80066ca:	d505      	bpl.n	80066d8 <__sflush_r+0x44>
 80066cc:	6863      	ldr	r3, [r4, #4]
 80066ce:	1ad2      	subs	r2, r2, r3
 80066d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066d2:	b10b      	cbz	r3, 80066d8 <__sflush_r+0x44>
 80066d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80066d6:	1ad2      	subs	r2, r2, r3
 80066d8:	2300      	movs	r3, #0
 80066da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066dc:	6a21      	ldr	r1, [r4, #32]
 80066de:	4628      	mov	r0, r5
 80066e0:	47b0      	blx	r6
 80066e2:	1c43      	adds	r3, r0, #1
 80066e4:	89a3      	ldrh	r3, [r4, #12]
 80066e6:	d106      	bne.n	80066f6 <__sflush_r+0x62>
 80066e8:	6829      	ldr	r1, [r5, #0]
 80066ea:	291d      	cmp	r1, #29
 80066ec:	d82b      	bhi.n	8006746 <__sflush_r+0xb2>
 80066ee:	4a2a      	ldr	r2, [pc, #168]	@ (8006798 <__sflush_r+0x104>)
 80066f0:	410a      	asrs	r2, r1
 80066f2:	07d6      	lsls	r6, r2, #31
 80066f4:	d427      	bmi.n	8006746 <__sflush_r+0xb2>
 80066f6:	2200      	movs	r2, #0
 80066f8:	6062      	str	r2, [r4, #4]
 80066fa:	04d9      	lsls	r1, r3, #19
 80066fc:	6922      	ldr	r2, [r4, #16]
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	d504      	bpl.n	800670c <__sflush_r+0x78>
 8006702:	1c42      	adds	r2, r0, #1
 8006704:	d101      	bne.n	800670a <__sflush_r+0x76>
 8006706:	682b      	ldr	r3, [r5, #0]
 8006708:	b903      	cbnz	r3, 800670c <__sflush_r+0x78>
 800670a:	6560      	str	r0, [r4, #84]	@ 0x54
 800670c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800670e:	602f      	str	r7, [r5, #0]
 8006710:	b1b9      	cbz	r1, 8006742 <__sflush_r+0xae>
 8006712:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006716:	4299      	cmp	r1, r3
 8006718:	d002      	beq.n	8006720 <__sflush_r+0x8c>
 800671a:	4628      	mov	r0, r5
 800671c:	f7ff fbf2 	bl	8005f04 <_free_r>
 8006720:	2300      	movs	r3, #0
 8006722:	6363      	str	r3, [r4, #52]	@ 0x34
 8006724:	e00d      	b.n	8006742 <__sflush_r+0xae>
 8006726:	2301      	movs	r3, #1
 8006728:	4628      	mov	r0, r5
 800672a:	47b0      	blx	r6
 800672c:	4602      	mov	r2, r0
 800672e:	1c50      	adds	r0, r2, #1
 8006730:	d1c9      	bne.n	80066c6 <__sflush_r+0x32>
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0c6      	beq.n	80066c6 <__sflush_r+0x32>
 8006738:	2b1d      	cmp	r3, #29
 800673a:	d001      	beq.n	8006740 <__sflush_r+0xac>
 800673c:	2b16      	cmp	r3, #22
 800673e:	d11e      	bne.n	800677e <__sflush_r+0xea>
 8006740:	602f      	str	r7, [r5, #0]
 8006742:	2000      	movs	r0, #0
 8006744:	e022      	b.n	800678c <__sflush_r+0xf8>
 8006746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800674a:	b21b      	sxth	r3, r3
 800674c:	e01b      	b.n	8006786 <__sflush_r+0xf2>
 800674e:	690f      	ldr	r7, [r1, #16]
 8006750:	2f00      	cmp	r7, #0
 8006752:	d0f6      	beq.n	8006742 <__sflush_r+0xae>
 8006754:	0793      	lsls	r3, r2, #30
 8006756:	680e      	ldr	r6, [r1, #0]
 8006758:	bf08      	it	eq
 800675a:	694b      	ldreq	r3, [r1, #20]
 800675c:	600f      	str	r7, [r1, #0]
 800675e:	bf18      	it	ne
 8006760:	2300      	movne	r3, #0
 8006762:	eba6 0807 	sub.w	r8, r6, r7
 8006766:	608b      	str	r3, [r1, #8]
 8006768:	f1b8 0f00 	cmp.w	r8, #0
 800676c:	dde9      	ble.n	8006742 <__sflush_r+0xae>
 800676e:	6a21      	ldr	r1, [r4, #32]
 8006770:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006772:	4643      	mov	r3, r8
 8006774:	463a      	mov	r2, r7
 8006776:	4628      	mov	r0, r5
 8006778:	47b0      	blx	r6
 800677a:	2800      	cmp	r0, #0
 800677c:	dc08      	bgt.n	8006790 <__sflush_r+0xfc>
 800677e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006786:	81a3      	strh	r3, [r4, #12]
 8006788:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800678c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006790:	4407      	add	r7, r0
 8006792:	eba8 0800 	sub.w	r8, r8, r0
 8006796:	e7e7      	b.n	8006768 <__sflush_r+0xd4>
 8006798:	dfbffffe 	.word	0xdfbffffe

0800679c <_fflush_r>:
 800679c:	b538      	push	{r3, r4, r5, lr}
 800679e:	690b      	ldr	r3, [r1, #16]
 80067a0:	4605      	mov	r5, r0
 80067a2:	460c      	mov	r4, r1
 80067a4:	b913      	cbnz	r3, 80067ac <_fflush_r+0x10>
 80067a6:	2500      	movs	r5, #0
 80067a8:	4628      	mov	r0, r5
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
 80067ac:	b118      	cbz	r0, 80067b6 <_fflush_r+0x1a>
 80067ae:	6a03      	ldr	r3, [r0, #32]
 80067b0:	b90b      	cbnz	r3, 80067b6 <_fflush_r+0x1a>
 80067b2:	f7ff f9ad 	bl	8005b10 <__sinit>
 80067b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0f3      	beq.n	80067a6 <_fflush_r+0xa>
 80067be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80067c0:	07d0      	lsls	r0, r2, #31
 80067c2:	d404      	bmi.n	80067ce <_fflush_r+0x32>
 80067c4:	0599      	lsls	r1, r3, #22
 80067c6:	d402      	bmi.n	80067ce <_fflush_r+0x32>
 80067c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067ca:	f7ff fb98 	bl	8005efe <__retarget_lock_acquire_recursive>
 80067ce:	4628      	mov	r0, r5
 80067d0:	4621      	mov	r1, r4
 80067d2:	f7ff ff5f 	bl	8006694 <__sflush_r>
 80067d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067d8:	07da      	lsls	r2, r3, #31
 80067da:	4605      	mov	r5, r0
 80067dc:	d4e4      	bmi.n	80067a8 <_fflush_r+0xc>
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	059b      	lsls	r3, r3, #22
 80067e2:	d4e1      	bmi.n	80067a8 <_fflush_r+0xc>
 80067e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067e6:	f7ff fb8b 	bl	8005f00 <__retarget_lock_release_recursive>
 80067ea:	e7dd      	b.n	80067a8 <_fflush_r+0xc>

080067ec <__swhatbuf_r>:
 80067ec:	b570      	push	{r4, r5, r6, lr}
 80067ee:	460c      	mov	r4, r1
 80067f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067f4:	2900      	cmp	r1, #0
 80067f6:	b096      	sub	sp, #88	@ 0x58
 80067f8:	4615      	mov	r5, r2
 80067fa:	461e      	mov	r6, r3
 80067fc:	da0d      	bge.n	800681a <__swhatbuf_r+0x2e>
 80067fe:	89a3      	ldrh	r3, [r4, #12]
 8006800:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006804:	f04f 0100 	mov.w	r1, #0
 8006808:	bf14      	ite	ne
 800680a:	2340      	movne	r3, #64	@ 0x40
 800680c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006810:	2000      	movs	r0, #0
 8006812:	6031      	str	r1, [r6, #0]
 8006814:	602b      	str	r3, [r5, #0]
 8006816:	b016      	add	sp, #88	@ 0x58
 8006818:	bd70      	pop	{r4, r5, r6, pc}
 800681a:	466a      	mov	r2, sp
 800681c:	f000 f848 	bl	80068b0 <_fstat_r>
 8006820:	2800      	cmp	r0, #0
 8006822:	dbec      	blt.n	80067fe <__swhatbuf_r+0x12>
 8006824:	9901      	ldr	r1, [sp, #4]
 8006826:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800682a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800682e:	4259      	negs	r1, r3
 8006830:	4159      	adcs	r1, r3
 8006832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006836:	e7eb      	b.n	8006810 <__swhatbuf_r+0x24>

08006838 <__smakebuf_r>:
 8006838:	898b      	ldrh	r3, [r1, #12]
 800683a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800683c:	079d      	lsls	r5, r3, #30
 800683e:	4606      	mov	r6, r0
 8006840:	460c      	mov	r4, r1
 8006842:	d507      	bpl.n	8006854 <__smakebuf_r+0x1c>
 8006844:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006848:	6023      	str	r3, [r4, #0]
 800684a:	6123      	str	r3, [r4, #16]
 800684c:	2301      	movs	r3, #1
 800684e:	6163      	str	r3, [r4, #20]
 8006850:	b003      	add	sp, #12
 8006852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006854:	ab01      	add	r3, sp, #4
 8006856:	466a      	mov	r2, sp
 8006858:	f7ff ffc8 	bl	80067ec <__swhatbuf_r>
 800685c:	9f00      	ldr	r7, [sp, #0]
 800685e:	4605      	mov	r5, r0
 8006860:	4639      	mov	r1, r7
 8006862:	4630      	mov	r0, r6
 8006864:	f7ff fbba 	bl	8005fdc <_malloc_r>
 8006868:	b948      	cbnz	r0, 800687e <__smakebuf_r+0x46>
 800686a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800686e:	059a      	lsls	r2, r3, #22
 8006870:	d4ee      	bmi.n	8006850 <__smakebuf_r+0x18>
 8006872:	f023 0303 	bic.w	r3, r3, #3
 8006876:	f043 0302 	orr.w	r3, r3, #2
 800687a:	81a3      	strh	r3, [r4, #12]
 800687c:	e7e2      	b.n	8006844 <__smakebuf_r+0xc>
 800687e:	89a3      	ldrh	r3, [r4, #12]
 8006880:	6020      	str	r0, [r4, #0]
 8006882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006886:	81a3      	strh	r3, [r4, #12]
 8006888:	9b01      	ldr	r3, [sp, #4]
 800688a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800688e:	b15b      	cbz	r3, 80068a8 <__smakebuf_r+0x70>
 8006890:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006894:	4630      	mov	r0, r6
 8006896:	f000 f81d 	bl	80068d4 <_isatty_r>
 800689a:	b128      	cbz	r0, 80068a8 <__smakebuf_r+0x70>
 800689c:	89a3      	ldrh	r3, [r4, #12]
 800689e:	f023 0303 	bic.w	r3, r3, #3
 80068a2:	f043 0301 	orr.w	r3, r3, #1
 80068a6:	81a3      	strh	r3, [r4, #12]
 80068a8:	89a3      	ldrh	r3, [r4, #12]
 80068aa:	431d      	orrs	r5, r3
 80068ac:	81a5      	strh	r5, [r4, #12]
 80068ae:	e7cf      	b.n	8006850 <__smakebuf_r+0x18>

080068b0 <_fstat_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4d07      	ldr	r5, [pc, #28]	@ (80068d0 <_fstat_r+0x20>)
 80068b4:	2300      	movs	r3, #0
 80068b6:	4604      	mov	r4, r0
 80068b8:	4608      	mov	r0, r1
 80068ba:	4611      	mov	r1, r2
 80068bc:	602b      	str	r3, [r5, #0]
 80068be:	f7fb fc5d 	bl	800217c <_fstat>
 80068c2:	1c43      	adds	r3, r0, #1
 80068c4:	d102      	bne.n	80068cc <_fstat_r+0x1c>
 80068c6:	682b      	ldr	r3, [r5, #0]
 80068c8:	b103      	cbz	r3, 80068cc <_fstat_r+0x1c>
 80068ca:	6023      	str	r3, [r4, #0]
 80068cc:	bd38      	pop	{r3, r4, r5, pc}
 80068ce:	bf00      	nop
 80068d0:	20025bcc 	.word	0x20025bcc

080068d4 <_isatty_r>:
 80068d4:	b538      	push	{r3, r4, r5, lr}
 80068d6:	4d06      	ldr	r5, [pc, #24]	@ (80068f0 <_isatty_r+0x1c>)
 80068d8:	2300      	movs	r3, #0
 80068da:	4604      	mov	r4, r0
 80068dc:	4608      	mov	r0, r1
 80068de:	602b      	str	r3, [r5, #0]
 80068e0:	f7fb fc5c 	bl	800219c <_isatty>
 80068e4:	1c43      	adds	r3, r0, #1
 80068e6:	d102      	bne.n	80068ee <_isatty_r+0x1a>
 80068e8:	682b      	ldr	r3, [r5, #0]
 80068ea:	b103      	cbz	r3, 80068ee <_isatty_r+0x1a>
 80068ec:	6023      	str	r3, [r4, #0]
 80068ee:	bd38      	pop	{r3, r4, r5, pc}
 80068f0:	20025bcc 	.word	0x20025bcc

080068f4 <_sbrk_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4d06      	ldr	r5, [pc, #24]	@ (8006910 <_sbrk_r+0x1c>)
 80068f8:	2300      	movs	r3, #0
 80068fa:	4604      	mov	r4, r0
 80068fc:	4608      	mov	r0, r1
 80068fe:	602b      	str	r3, [r5, #0]
 8006900:	f7fb fc64 	bl	80021cc <_sbrk>
 8006904:	1c43      	adds	r3, r0, #1
 8006906:	d102      	bne.n	800690e <_sbrk_r+0x1a>
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	b103      	cbz	r3, 800690e <_sbrk_r+0x1a>
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	bd38      	pop	{r3, r4, r5, pc}
 8006910:	20025bcc 	.word	0x20025bcc

08006914 <_init>:
 8006914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006916:	bf00      	nop
 8006918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800691a:	bc08      	pop	{r3}
 800691c:	469e      	mov	lr, r3
 800691e:	4770      	bx	lr

08006920 <_fini>:
 8006920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006922:	bf00      	nop
 8006924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006926:	bc08      	pop	{r3}
 8006928:	469e      	mov	lr, r3
 800692a:	4770      	bx	lr
