_set_module_autoidle	,	F_16
EEXIST	,	V_178
omap_hwmod_deassert_hardreset	,	F_150
rsrc	,	V_218
SYSS_RESETDONE_MASK	,	V_153
"omap_hwmod: %s: cannot be enabled for reset (%d)\n"	,	L_43
_HWMOD_STATE_DISABLED	,	V_163
"omap_hwmod: registering link from %s to %s\n"	,	L_48
_update_sysc_cache	,	F_3
_disable_optional_clocks	,	F_35
"omap_hwmod: %s: associated to clkdm %s\n"	,	L_18
ohdi	,	V_104
_shutdown_sysc	,	F_51
idlemode	,	V_29
ocp_if	,	V_8
HWMOD_SET_DEFAULT_CLOCKACT	,	V_127
midle_shift	,	V_28
_omap4_wait_target_ready	,	F_105
free_ls	,	V_185
pr_err	,	F_87
"omap_hwmod: %s: _wait_target_ready: %d\n"	,	L_34
role	,	V_88
_register	,	F_93
nr_irqs	,	V_225
_mpu_rt_va	,	V_172
"omap_hwmod: %s: could not associate to clkdm %s\n"	,	L_17
"omap_hwmod: %s: enabling clocks\n"	,	L_10
sysc_flags	,	V_18
_clk	,	V_73
omap_hwmod_count_resources	,	F_140
sdma_reqs_cnt	,	V_211
_omap4_assert_hardreset	,	F_113
"omap_hwmod: %s: resetting\n"	,	L_30
EBUSY	,	V_146
_add_initiator_dep	,	F_21
_set_slave_idlemode	,	F_10
__raw_readl	,	F_120
sdma_reqs	,	V_105
c	,	V_80
clkact_shift	,	V_35
omap_hwmod_ocp_barrier	,	F_137
_register_link	,	F_101
__raw_readw	,	F_119
i	,	V_4
idlemodes	,	V_65
irq	,	V_102
j	,	V_54
ENOENT	,	V_113
assert_hardreset	,	V_143
pr_warning	,	F_27
_count_sdma_reqs	,	F_41
p	,	V_3
_read_hardreset	,	F_61
r	,	V_157
v	,	V_22
_save_mpu_port_index	,	F_46
clkdm_in_hwsup	,	F_78
mpu_irqs_cnt	,	V_210
_HWMOD_NO_MPU_PORT	,	V_97
"omap_hwmod: %s: cannot clk_get main_clk %s\n"	,	L_6
_init	,	F_88
SYSC_HAS_RESET_STATUS	,	V_155
MAX_MODULE_SOFTRESET_WAIT	,	V_154
ohii	,	V_100
clkdm	,	V_74
cm_inst	,	V_94
"omap_hwmod: %s: missing clockdomain for %s.\n"	,	L_7
pad	,	V_51
_init_clocks	,	F_56
SYSC_HAS_DMADISABLE	,	V_41
_count_mpu_irqs	,	F_40
rstctrl_offs	,	V_202
"omap_hwmod: %s: %s: calling callback fn\n"	,	L_58
omap_hwmod_softreset	,	F_123
ret	,	V_76
_ocp_softreset	,	F_65
res	,	V_209
omap4_prminst_deassert_hardreset	,	F_116
clkdm_add_sleepdep	,	F_22
spin_unlock_irqrestore	,	F_76
srst_udelay	,	V_150
IORESOURCE_DMA	,	V_216
_get_mpu_irq_by_name	,	F_43
clkdm_allow_idle	,	F_80
_reset	,	F_68
inited	,	V_205
temp_oh	,	V_129
dmadisable_shift	,	V_44
"omap_hwmod: %s: allocating %d byte linkspace (%d links)\n"	,	L_50
fn	,	F_127
"omap_hwmod: %s: setting DMADISABLE\n"	,	L_5
opt_clks_cnt	,	V_85
omap_hwmod_get_pwrdm	,	F_143
_reconfigure_io_chain	,	F_69
HWMOD_IDLEMODE_FORCE	,	V_123
_HWMOD_STATE_UNKNOWN	,	V_176
_are_any_hardreset_lines_asserted	,	F_62
_mpu_port	,	V_117
dmadisable_mask	,	V_40
omap_hwmod_mux	,	F_18
end	,	V_214
class	,	V_12
clkdm_name	,	V_130
_omap2_wait_target_ready	,	F_103
_del_initiator_dep	,	F_23
_enable_optional_clocks	,	F_34
list_entry	,	F_2
_shutdown	,	F_84
dma	,	V_114
_lookup_hardreset	,	F_57
clk_disable	,	F_33
pr_debug	,	F_15
ENOMEM	,	V_206
omap4	,	V_90
omap2	,	V_195
"omap_hwmod: %s: failed to hardreset\n"	,	L_22
linkspace	,	V_188
_init_clkdm	,	F_54
powerdomain	,	V_219
"omap_hwmod: %s: hwmod not yet registered\n"	,	L_55
omap_clk_get_by_name	,	F_26
clk	,	V_79
omap_hwmod_pad_route_irq	,	F_157
postsetup_state	,	V_174
_alloc_links	,	F_97
HWMOD_NO_IDLEST	,	V_98
omap3xxx_prm_reconfigure_io_chain	,	F_73
pa_end	,	V_111
omap_hwmod_for_each	,	F_126
_HWMOD_SKIP_ENABLE	,	V_161
_omap4_deassert_hardreset	,	F_115
rst_lines_cnt	,	V_138
irqs	,	V_226
clkdm_hwmod_disable	,	F_81
irq_idx	,	V_224
_count_ocp_if_addr_spaces	,	F_42
"omap_hwmod: unknown SoC type\n"	,	L_61
omap_hwmod_opt_clk	,	V_83
SYSC_HAS_ENAWAKEUP	,	V_64
IORESOURCE_IRQ	,	V_215
list_add_tail	,	F_94
mpu_irqs	,	V_101
IS_ERR_VALUE	,	F_59
ls_supp	,	V_189
mstandby_mask	,	V_24
clkact_mask	,	V_34
u16	,	T_3
omap3_has_io_chain_ctrl	,	F_72
"omap_hwmod: %s: _wait_target_disable failed\n"	,	L_24
_HWMOD_STATE_IDLE	,	V_63
change	,	V_52
standbymode	,	V_23
"omap_hwmod: %s: idle state can only be entered from enabled state\n"	,	L_36
"omap_hwmod: %s: iterator terminated early: %d\n"	,	L_59
"omap_hwmod: %s: disabling\n"	,	L_38
_idle_sysc	,	F_50
omap_hwmod	,	V_10
_HWMOD_SYSCONFIG_LOADED	,	V_21
nr_pads_dynamic	,	V_57
clkdm_hwmod_enable	,	F_79
OCPIF_SWSUP_IDLE	,	V_87
HWMOD_INIT_NO_RESET	,	V_173
clockact	,	V_33
omap_hwmod_enable_wakeup	,	F_147
"omap_hwmod: %s: softreset failed (waited %d usec)\n"	,	L_28
clkdm_lookup	,	F_55
soc_ops	,	V_133
_setup_iclk_autoidle	,	F_89
_add_link	,	F_99
"omap_hwmod: %s: Could not ioremap\n"	,	L_40
enable_module	,	V_165
u32	,	T_1
autoidle_mask	,	V_46
HWMOD_IDLEMODE_NO	,	V_125
omap_hwmod_register_links	,	F_128
omap_hwmod_assert_hardreset	,	F_149
ml	,	V_182
_OCPIF_INT_FLAGS_REGISTERED	,	V_193
_enable_wakeup	,	F_19
dma_req	,	V_106
omap2_prm_deassert_hardreset	,	F_110
_omap4_enable_module	,	F_36
omap4_cminst_module_disable	,	F_64
_omap2_deassert_hardreset	,	F_109
_omap4_is_hardreset_asserted	,	F_117
spin_lock_irqsave	,	F_70
omap_hwmod_reset	,	F_139
list_add	,	F_100
sysc_offs	,	V_17
"omap_hwmod: %s -&gt; %s: adding link\n"	,	L_47
list_for_each_entry	,	F_53
omap_hwmod_setup_one	,	F_130
HWMOD_CONTROL_OPT_CLKS_IN_RESET	,	V_148
"omap_hwmod: supplemental link allocations needed: %d\n"	,	L_46
"omap_hwmod: %s: enabling\n"	,	L_31
omap_hwmod_idle	,	F_133
max_ls	,	V_187
omap_hwmod_ocp_if	,	V_1
HWMOD_INIT_NO_IDLE	,	V_177
ADDR_TYPE_RT	,	V_118
oc	,	V_84
mem	,	V_108
"omap_hwmod: %s: couldn't init clocks\n"	,	L_42
omap_hwmod_set_slave_idlemode	,	F_124
prcm	,	V_89
_idle	,	F_82
ois	,	V_194
oh	,	V_11
SYSC_NO_CACHE	,	V_19
omap_hwmod_set_postsetup_state	,	F_153
oi	,	V_5
"omap_hwmod: %s: cannot _init_clocks\n"	,	L_20
omap_hwmod_irq_info	,	V_99
_setup	,	F_92
HWMOD_SWSUP_MSTANDBY	,	V_126
os	,	V_78
ohri	,	V_137
_find_mpu_rt_port	,	F_47
"omap_hwmod: %s: disabling clocks\n"	,	L_11
_find_mpu_rt_addr_space	,	F_48
_ensure_mpu_hwmod_is_setup	,	F_129
deassert_hardreset	,	V_145
omap_hwmod_set_ocp_autoidle	,	F_83
master	,	V_190
_init_mpu_rt_base	,	F_85
"omap_hwmod: _register_link(%s -&gt; %s) returned %d\n"	,	L_53
clkdm_act	,	V_120
_HWMOD_STATE_INITIALIZED	,	V_162
rst_shift	,	V_141
"omap_hwmod: %s: disabling optional clocks\n"	,	L_14
spin_lock_init	,	F_96
ENOSYS	,	V_144
_omap4_wait_target_disable	,	F_38
omap_hwmod_disable_clocks	,	F_136
srst_shift	,	V_39
"linkspace already allocated\n"	,	L_49
module_offs	,	V_196
omap_hwmod_get_context_loss_count	,	F_154
omap_hwmod_write	,	F_7
"omap_hwmod: %s: MPU initiator hwmod %s not yet registered\n"	,	L_54
pr_warn	,	F_14
main_clk	,	V_77
"omap_hwmod: %s: %s: hwmod data error: OMAP4 does not support st_shift\n"	,	L_51
HWMOD_IDLEMODE_SMART	,	V_71
"omap_hwmod: %s: enabling optional clocks\n"	,	L_12
io_chain_lock	,	V_159
state	,	V_221
"omap_hwmod: %s: MPU register target at va %p\n"	,	L_41
omap_hwmod_link	,	V_6
modulemode	,	V_91
"omap_hwmod: %s: could not enable clockdomain %s: %d\n"	,	L_33
"omap_hwmod: %s: cannot clk_get interface_clk %s\n"	,	L_8
"omap_hwmod: %s: dma can be disabled only from enabled state\n"	,	L_4
"omap_hwmod: %s: cannot clk_get opt_clk %s\n"	,	L_9
SYSC_HAS_SOFTRESET	,	V_38
node	,	V_7
HWMOD_16BIT_REG	,	V_204
prcm_partition	,	V_93
GFP_KERNEL	,	V_227
omap_hwmod_get_resource_byname	,	F_142
st_shift	,	V_142
"omap_hwmod: %s: resetting via OCP SOFTRESET\n"	,	L_27
mstandby_shift	,	V_25
pads_dynamic	,	V_58
found	,	V_112
sf	,	V_119
might_sleep	,	F_158
sysc_fields	,	V_27
sl	,	V_183
OCP_USER_MPU	,	V_116
omap_hwmod_for_each_by_class	,	F_152
soc_is_omap54xx	,	F_162
dis_opt_clks	,	V_149
u8	,	T_2
"omap_hwmod: %s: registering\n"	,	L_45
mpu_oh	,	V_164
sz	,	V_184
omap_hwmod_fill_resources	,	F_141
_set_softreset	,	F_12
omap_hwmod_del_initiator_dep	,	F_146
omap_hwmod_disable_wakeup	,	F_148
omap_hwmod_setup_all	,	F_131
"omap_hwmod: enable %s:%s\n"	,	L_13
omap_device_pad	,	V_50
cpu_is_omap24xx	,	F_161
omap_hwmod_list	,	V_179
wait_target_ready	,	V_166
__iomem	,	T_5
sidle_mask	,	V_30
_deassert_hardreset	,	F_60
"omap_hwmod: disable %s:%s\n"	,	L_15
INIT_LIST_HEAD	,	F_95
_omap2_is_hardreset_asserted	,	F_111
_lookup	,	F_52
pwrdm_get_context_loss_count	,	F_155
_alloc_linkspace	,	F_102
omap_test_timeout	,	F_67
autoidle_shift	,	V_47
_enable	,	F_77
ioremap	,	F_86
WARN	,	F_4
retval	,	V_168
ETIMEDOUT	,	V_156
_init_main_clk	,	F_25
__ffs	,	F_9
name	,	V_14
cpu_is_omap44xx	,	F_74
SYSC_HAS_MIDLEMODE	,	V_26
clkdm_offs	,	V_95
"omap_hwmod: %s: disabled state can only be entered from idle, or enabled state\n"	,	L_37
omap4_cminst_wait_module_ready	,	F_106
prev_state	,	V_170
next	,	V_9
_set_master_standbymode	,	F_8
_write_sysconfig	,	F_6
_HWMOD_STATE_ENABLED	,	V_43
BUG_ON	,	F_138
"omap_hwmod: %s: offset struct for sysconfig not provided in class\n"	,	L_3
"omap_hwmod: %s: cannot write OCP_SYSCONFIG: not defined on hwmod's class\n"	,	L_2
softrst_mask	,	V_37
"omap_hwmod: %s: %s: %d\n"	,	L_16
MSTANDBY_SMART_WKUP	,	V_67
"omap_hwmod: could not allocate link space\n"	,	L_52
LINKS_PER_OCP_IF	,	V_186
SYSC_HAS_AUTOIDLE	,	V_48
kzalloc	,	F_159
_postsetup_state	,	V_175
omap44xx_prm_reconfigure_io_chain	,	F_75
_setup_postsetup	,	F_91
cpu_is_omap34xx	,	F_71
SYSC_HAS_CLOCKACTIVITY	,	V_36
_disable_clocks	,	F_32
start	,	V_213
_int_flags	,	V_20
is_hardreset_asserted	,	V_147
_set_dmadisable	,	F_13
SIDLE_SMART	,	V_122
_get_addr_space_by_name	,	F_45
ptr	,	V_200
"omap_hwmod: %s: cannot read OCP_SYSCONFIG: not defined on hwmod's class\n"	,	L_1
pa_start	,	V_110
HWMOD_SWSUP_SIDLE	,	V_124
CLKDM_ACTIVE_WITH_MPU	,	V_121
"omap_hwmod: %s: reset can only be entered from "	,	L_25
omap4_cminst_module_enable	,	F_37
clkctrl_offs	,	V_96
pad_idx	,	V_223
"omap_hwmod: %s: softreset in %d usec\n"	,	L_29
"hwmod: %s: unknown postsetup state %d! defaulting to enabled\n"	,	L_44
sysc	,	V_13
omap2_cm_wait_module_ready	,	F_104
set_wake	,	V_49
sidle_shift	,	V_31
OMAP_DEVICE_PAD_WAKEUP	,	V_60
slaves_cnt	,	V_82
omap_hwmod_shutdown	,	F_134
clkdm_del_sleepdep	,	F_24
SYSC_HAS_SIDLEMODE	,	V_32
omap_hwmod_enable_clocks	,	F_135
omap_hwmod_init	,	F_160
_assert_hardreset	,	F_58
omap_hwmod_add_initiator_dep	,	F_145
rst_lines	,	V_140
clk_enable	,	F_31
opt_clks	,	V_86
hwsup	,	V_160
HWMOD_NO_OCP_AUTOIDLE	,	V_128
_state	,	V_42
_enable_clocks	,	F_30
__func__	,	V_92
"omap_hwmod: %s: %s: %s: rst %d st %d\n"	,	L_21
reset	,	V_158
omap4_prminst_is_hardreset_asserted	,	F_118
"omap_hwmod: %s: idling\n"	,	L_35
omap2_prm_is_hardreset_asserted	,	F_112
addr_cnt	,	V_212
omap_hwmod_get_mpu_rt_va	,	F_144
enwkup_shift	,	V_68
flags	,	V_59
init_oh	,	V_72
alloc_bootmem	,	F_98
_set_clockactivity	,	F_11
enabled	,	V_56
slave	,	V_191
"enabled state\n"	,	L_26
idlest_idle_bit	,	V_198
__raw_writel	,	F_122
OMAP_WAKEUP_EN	,	V_62
HWMOD_IDLEMODE_SMART_WKUP	,	V_69
"omap_hwmod: %s: enabled state can only be entered from initialized, idle, or disabled state\n"	,	L_32
__raw_writew	,	F_121
_HWMOD_STATE_CLKS_INITED	,	V_135
_HWMOD_WAKEUP_ENABLED	,	V_70
_lock	,	V_169
slave_ports	,	V_81
omap4_cminst_wait_module_idle	,	F_39
EINVAL	,	V_15
_enable_sysc	,	F_49
"omap_hwmod: %s: cannot prevent setup reset; in wrong state\n"	,	L_60
rst_line	,	V_139
classname	,	V_220
pwrdm	,	V_199
__init	,	T_4
udelay	,	F_66
syss_offs	,	V_152
"omap_hwmod: %s: no MPU register target found\n"	,	L_39
_init_opt_clks	,	F_29
data	,	V_131
omap_hwmod_read	,	F_5
CLKDM_NO_AUTODEPS	,	V_75
oh_name	,	V_207
_disable_wakeup	,	F_20
omap_hwmod_get_main_clk	,	F_163
_setup_reset	,	F_90
omap_hwmod_read_hardreset	,	F_151
"omap_hwmod: %s: %s\n"	,	L_23
masters_cnt	,	V_192
pre_shutdown	,	V_171
resource	,	V_208
"omap_hwmod: %s: looking for modules of class %s\n"	,	L_57
SIDLE_SMART_WKUP	,	V_66
_omap2_assert_hardreset	,	F_107
_HWMOD_STATE_REGISTERED	,	V_132
SYSS_HAS_RESET_STATUS	,	V_151
prev_idle	,	V_53
MPU_INITIATOR_NAME	,	V_181
omap_hwmod_rst_info	,	V_136
omap4_prminst_assert_hardreset	,	F_114
disable_module	,	V_167
_init_interface_clks	,	F_28
autoidle	,	V_45
init_clkdm	,	V_134
omap_hwmod_addr_space	,	V_107
mux	,	V_55
omap_hwmod_enable	,	F_132
"omap_device: %s: OCP barrier impossible due to device configuration\n"	,	L_56
master_ports	,	V_180
omap_hwmod_dma_info	,	V_103
ohsps_unlock	,	V_222
addr	,	V_109
IORESOURCE_MEM	,	V_217
reg_offs	,	V_203
omap_hwmod_lookup	,	F_125
list_head	,	V_2
idle	,	V_61
idlest_reg_id	,	V_197
"omap_hwmod: %s: looking up clocks\n"	,	L_19
omap2_prm_assert_hardreset	,	F_108
omap_hwmod_no_setup_reset	,	F_156
_set_idle_ioring_wakeup	,	F_17
_sysc_cache	,	V_16
_omap4_disable_module	,	F_63
prcm_offs	,	V_201
_fetch_next_ocp_if	,	F_1
_get_sdma_req_by_name	,	F_44
user	,	V_115
