0.6
2019.1
Sep  4 2019
09:57:52
D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sim_1/new/DDR_TB.vhd,1618998419,vhdl,,,,ddr_tb,,,,,,,,
D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sources_1/ip/mmcm_z/mmcm_z.v,1618998152,verilog,,,,mmcm_z,,,../../../../sim_DDR.srcs/sources_1/ip/mmcm_z,,,,,
D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sources_1/ip/mmcm_z/mmcm_z_clk_wiz.v,1618998152,verilog,,D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sources_1/ip/mmcm_z/mmcm_z.v,,mmcm_z_clk_wiz,,,../../../../sim_DDR.srcs/sources_1/ip/mmcm_z,,,,,
D:/MW/RTT/VVD/S/S_4/sim_DDR/sim_DDR.srcs/sources_1/new/DDR.vhd,1618991481,vhdl,,,,ddr,,,,,,,,
