{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629246687985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629246687986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 21:31:27 2021 " "Processing started: Tue Aug 17 21:31:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629246687986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246687986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_Shared_Addr_And_Data -c RAM_Shared_Addr_And_Data " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_Shared_Addr_And_Data -c RAM_Shared_Addr_And_Data" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246687986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629246688666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629246688666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram_shared_addr_and_data.vhd 2 1 " "Using design file ram_shared_addr_and_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_Shared_Addr_And_Data-behavioral " "Found design unit 1: RAM_Shared_Addr_And_Data-behavioral" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629246711285 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_Shared_Addr_And_Data " "Found entity 1: RAM_Shared_Addr_And_Data" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629246711285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1629246711285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_Shared_Addr_And_Data " "Elaborating entity \"RAM_Shared_Addr_And_Data\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629246711293 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_W_R ram_shared_addr_and_data.vhd(41) " "VHDL Process Statement warning at ram_shared_addr_and_data.vhd(41): signal \"en_W_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629246711295 "|RAM_Shared_Addr_And_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_s ram_shared_addr_and_data.vhd(39) " "VHDL Process Statement warning at ram_shared_addr_and_data.vhd(39): inferring latch(es) for signal or variable \"ram_s\", which holds its previous value in one or more paths through the process" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1629246711296 "|RAM_Shared_Addr_And_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_W_R ram_shared_addr_and_data.vhd(57) " "VHDL Process Statement warning at ram_shared_addr_and_data.vhd(57): signal \"en_W_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1629246711297 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711301 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711301 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711301 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711301 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711301 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[0\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[0\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711302 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[1\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[1\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711303 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[2\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[2\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711304 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[3\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[3\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711305 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[4\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[4\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711306 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[5\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[5\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711307 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[6\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[6\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711308 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[0\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[0\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711309 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[1\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[1\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711309 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[2\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[2\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711309 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[3\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[3\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711309 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[4\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[4\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711310 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[5\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[5\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711310 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[6\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[6\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711310 "|RAM_Shared_Addr_And_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_s\[7\]\[7\] ram_shared_addr_and_data.vhd(39) " "Inferred latch for \"ram_s\[7\]\[7\]\" at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711310 "|RAM_Shared_Addr_And_Data"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[7\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[7\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711313 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ram_shared_addr_and_data.vhd(39) " "Constant driver at ram_shared_addr_and_data.vhd(39)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 39 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711313 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[6\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[6\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711313 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[5\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[5\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711313 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[4\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[4\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711313 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[3\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[3\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[2\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[2\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[1\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[1\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[7\]\[0\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[7\]\[0\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[7\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[7\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[6\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[6\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[5\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[5\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[4\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[4\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[3\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[3\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711314 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[2\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[2\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711315 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[1\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[1\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711315 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[6\]\[0\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[6\]\[0\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711315 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[5\]\[7\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[5\]\[7\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711315 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "ram_s\[5\]\[6\] ram_shared_addr_and_data.vhd(64) " "Can't resolve multiple constant drivers for net \"ram_s\[5\]\[6\]\" at ram_shared_addr_and_data.vhd(64)" {  } { { "ram_shared_addr_and_data.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_C/ram_shared_addr_and_data.vhd" 64 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711315 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629246711316 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629246711835 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 17 21:31:51 2021 " "Processing ended: Tue Aug 17 21:31:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629246711835 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629246711835 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629246711835 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246711835 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629246712503 ""}
