# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../LabProject-PartA.srcs/sources_1/imports/Downloads" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/ALU.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/sources/sources/accelerometer.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/adder.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/addsub.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/new/comparator.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/Downloads/controller.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/datapath.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/new/display8digit.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/fulladder.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/new/hexto7seg.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/keyboard.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/logical.sv" \
"../../../../LabProject-PartA.srcs/sources_1/new/memIO.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/mips.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/ram.sv" \
"../../../../LabProject-PartA.srcs/sources_1/new/ram2port.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/Downloads/register_file.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/sources_1/imports/Downloads/rom.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/imports/new/shifter.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/sound.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/Downloads/top.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/sources_1/new/vgadisplaydriver.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/sources_1/imports/new/vgatimer.sv" \
"../../../../LabProject-PartA.srcs/sources_1/imports/sources_1/imports/new/xycounter.sv" \
"../../../../LabProject-PartA.srcs/sim_1/imports/Downloads/tester_screentest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
