## ###################################################################
##
## Copyright 2023 NXP
##
## Redistribution and use in source and binary forms, with or without modification,
## are permitted provided that the following conditions are met:
##
## o Redistributions of source code must retain the above copyright notice, this list
##   of conditions and the following disclaimer.
##
## o Redistributions in binary form must reproduce the above copyright notice, this
##   list of conditions and the following disclaimer in the documentation and/or
##   other materials provided with the distribution.
##
## o Neither the name of the copyright holder nor the names of its
##   contributors may be used to endorse or promote products derived from this
##   software without specific prior written permission.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
## WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
## DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
## ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
## (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
## LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
## ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
## (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
## SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
##
##
## ###################################################################

# SM configuration data file for MX95 DDRMIX

#==========================================================================#
# Resources                                                                #
#==========================================================================#

TCU_DDR:            PD_DDR, MBC_N3=0.0, MBC_N3=1.0
BLK_CTRL_DDRMIX:    PD_DDR, MBC_N3=0.1, MBC_N3=1.1
MTR_DCA_DDR:        PD_DDR, MBC_N3=0.2, MBC_N3=1.2
L_STCU_DDR:         PD_DDR, MBC_N3=0.5, MBC_N3=1.5
CMU_DDR1:           PD_DDR, MBC_N3=0.6, MBC_N3=1.6
CMU_DDR2:           PD_DDR, MBC_N3=0.7, MBC_N3=1.7
DDR_CTRL:           PD_DDR, CLK_DRAM_GPR_SEL, CLK_DRAMALT, CLK_DRAMAPB, \
                    MBC_N3=0.8, MBC_N3=1.8
DDR_PM:             MBC_N3=0.9, MBC_N3=1.9

DDR_PHY:            PD_DDR, MBC_N4=0.0-7, MBC_N4=1.0-7 

#==========================================================================#
# Memories                                                                 #
#==========================================================================#

DDR:                PD_DDR, MRC_N0=0, nrgns=16, big=1

DDR                 did=2-12, perm=none, begin=0x0, end=0x0

