/*
 * sep_smu_modules - SMU-level SEP module matrix smoke test.
 *
 * This test intentionally exercises module touch-points listed in SEP testplan
 * by performing proven, low-risk register/functional checks:
 *   - clock/reset/fabric/sram/bootrom
 *   - dma/wdt/aes/hmac/kmac/otbn
 *   - lcc(key lifecycle ctrl)/km mailbox/efuse
 *   - spi(cadence + ot path) and spi-phy gpio registers
 *
 * Completion is signaled by pass/fail loops for cocotb PC classification.
 */

#include <stdint.h>
#include <string.h>

#include "och_sep_common.h"
#include "och_sep_top_reg.h"
#include "sep_outbound_filter.h"
#include "sep_aes_init.h"
#include "aes_test_util.h"

#define printf(...) ((void)0)

#define HMAC_TIMEOUT_ITERS 1000000
#define KMAC_TIMEOUT_ITERS 1000000

static volatile uint32_t g_sink;

static inline uint32_t bswap32(uint32_t x)
{
    return ((x & 0x000000FFu) << 24) |
           ((x & 0x0000FF00u) << 8)  |
           ((x & 0x00FF0000u) >> 8)  |
           ((x & 0xFF000000u) >> 24);
}

static void to_hex(const uint8_t *in, int n, char *out)
{
    static const char *hex = "0123456789abcdef";
    for (int i = 0; i < n; i++) {
        out[2 * i + 0] = hex[(in[i] >> 4) & 0xF];
        out[2 * i + 1] = hex[(in[i] >> 0) & 0xF];
    }
    out[2 * n] = '\0';
}

static int rw_check32(uint32_t addr, uint32_t val)
{
    WRITE_REG(addr, val);
    return (READ_REG(addr) == val) ? 0 : -1;
}

static int stage_clock_reset(void)
{
    g_sink ^= READ_REG(SEP_CPU_CTRL_CLOCK_GATE_CTRL_REG_ADDR);
    g_sink ^= READ_REG(SEP_CPU_CTRL_REFERENCE_COUNTER_REG_ADDR);
    g_sink ^= READ_REG(SEP_CPU_CTRL_SEP_VERSION_ID_REG_ADDR);

    if (rw_check32(SEP_CPU_CTRL_SEP_SW_DEBUG_REG_ADDR, 0x5A5AA5A5u) != 0) return -1;

    uint32_t sw_reset_n = READ_REG(SEP_RESET_CTRL_SW_RESET_N_REG_ADDR);
    g_sink ^= sw_reset_n;
    return 0;
}

static int stage_fabric(void)
{
    if (rw_check32(LOCAL_MASTER_ALIAS_REMAP_CTRL_0__REGION_REGION_START_REG_ADDR, 0xC0000000u) != 0) {
        return -1;
    }
    if (rw_check32(LOCAL_MASTER_ALIAS_REMAP_CTRL_0__REGION_REGION_END_REG_ADDR, 0xCFFFFFFFu) != 0) {
        return -1;
    }
    if (rw_check32(LOCAL_MASTER_ALIAS_REMAP_CTRL_0__REGION_REGION_ATTRS_REG_ADDR, 0x00000003u) != 0) {
        return -1;
    }
    if (rw_check32(AP_OUTPUT_REMAP_CTRL_0__REGION_REGION_ATTRS_REG_ADDR, 0x00000001u) != 0) return -1;
    if (rw_check32(STEE_OUTPUT_REMAP_CTRL_0__REGION_REGION_ATTRS_REG_ADDR, 0x00000001u) != 0) return -1;

    if (rw_check32(OUTBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_ADDR, 0x00000003u) != 0) return -1;
    if (rw_check32(OUTBOUND_FILTER_CTRL_0__START_ADDR_REG_ADDR, 0x00000000u) != 0) return -1;
    if (rw_check32(OUTBOUND_FILTER_CTRL_0__END_ADDR_REG_ADDR, 0xFFFFFFFFu) != 0) return -1;

    if (rw_check32(INBOUND_FILTER_CTRL_0__FILTER_CONFIG_REG_ADDR, 0x00000003u) != 0) return -1;
    if (rw_check32(INBOUND_FILTER_CTRL_0__START_ADDR_REG_ADDR, 0x00000000u) != 0) return -1;
    if (rw_check32(INBOUND_FILTER_CTRL_0__END_ADDR_REG_ADDR, 0xFFFFFFFFu) != 0) return -1;
    return 0;
}

static int stage_sram_bootrom(void)
{
    volatile uint32_t *sram = (volatile uint32_t *)(uintptr_t)(SEP_SRAM_MEM_BASE_ADDR + 0x200u);
    uint32_t pat = 0x1234ABCDu;
    *sram = pat;
    __asm__ volatile("fence" ::: "memory");
    if (*sram != pat) return -1;

    return 0;
}

static int stage_dma_regs(void)
{
    if (rw_check32(SECURE_DMA_ENABLED_MEMORY_RANGE_BASE_REG_ADDR, 0x00000000u) != 0) return -1;
    if (rw_check32(SECURE_DMA_ENABLED_MEMORY_RANGE_LIMIT_REG_ADDR, 0xFFFFFFFFu) != 0) return -1;
    if (rw_check32(SECURE_DMA_RANGE_VALID_REG_ADDR, 0x1u) != 0) return -1;
    if (rw_check32(SECURE_DMA_SRC_ADDR_LO_REG_ADDR, SEP_SRAM_MEM_BASE_ADDR) != 0) return -1;
    if (rw_check32(SECURE_DMA_DST_ADDR_LO_REG_ADDR, SEP_SRAM_MEM_BASE_ADDR + 0x1000u) != 0) return -1;
    if (rw_check32(SECURE_DMA_TOTAL_DATA_SIZE_REG_ADDR, 0x100u) != 0) return -1;
    return 0;
}

static int stage_wdt_regs(void)
{
    if (rw_check32(WDT_TIMER_WDOG_CTRL_REG_ADDR, 0x0u) != 0) return -1;
    if (rw_check32(WDT_TIMER_WDOG_BARK_THOLD_REG_ADDR, 0x200u) != 0) return -1;
    if (rw_check32(WDT_TIMER_WDOG_BITE_THOLD_REG_ADDR, 0x400u) != 0) return -1;
    WRITE_REG(WDT_TIMER_WDOG_COUNT_REG_ADDR, 0x0u);
    g_sink ^= READ_REG(WDT_TIMER_WDOG_COUNT_REG_ADDR);
    return 0;
}

static int stage_aes_smoke(void)
{
    static const uint32_t key[4] = {
        0x16157e2bu, 0xa6d2ae28u, 0x8815f7abu, 0x3c4fcf09u
    };
    static const uint32_t iv[4] = {0, 0, 0, 0};
    static const uint32_t pt[4] = {
        0xe2bec16bu, 0x969f402eu, 0x117e3de9u, 0x2a179373u
    };
    static const uint32_t ct_exp[4] = {
        0xb47bd73au, 0x60367a0du, 0xf3ca9ea8u, 0x97ef6624u
    };
    uint32_t out[4];

    if (sep_aes_sw_reset_release() != 0) return -1;
    if (wait_for_idle() != 0) return -1;
    if (configure_aes(0x1u, 0x1u, key, iv) != 0) return -1;
    if (wait_for_input_ready() != 0) return -1;
    write_data_in(pt);
    if (wait_for_output_valid() != 0) return -1;
    read_data_out(out);
    if (compare_block(out, ct_exp, "aes_ecb_128") != 0) return -1;
    if (check_no_alert("aes_ecb_128") != 0) return -1;
    cleanup_aes();
    return 0;
}

static int hmac_wait_done_or_idle(void)
{
    int t = HMAC_TIMEOUT_ITERS;
    while (t-- > 0) {
        HMAC_INTR_STATE_reg_u intr = {.val = READ_REG(HMAC_INTR_STATE_REG_ADDR)};
        HMAC_STATUS_reg_u sts = {.val = READ_REG(HMAC_STATUS_REG_ADDR)};
        if (intr.f.hmac_done || sts.f.hmac_idle) {
            HMAC_INTR_STATE_reg_u clear = {.f.hmac_done = 1};
            WRITE_REG(HMAC_INTR_STATE_REG_ADDR, clear.val);
            return 0;
        }
    }
    return -1;
}

static int hmac_sha256_abc(uint8_t digest[32])
{
    HMAC_INTR_ENABLE_reg_u intr_en = {.f.hmac_done = 1};
    WRITE_REG(HMAC_INTR_ENABLE_REG_ADDR, intr_en.val);

    HMAC_CFG_reg_u cfg = {.val = 0};
    cfg.f.hmac_en = 0;
    cfg.f.sha_en = 1;
    cfg.f.endian_swap = 0;
    cfg.f.digest_swap = 0;
    cfg.f.digest_size = 1;
    WRITE_REG(HMAC_CFG_REG_ADDR, cfg.val);

    HMAC_CMD_reg_u cmd = {.f.hash_start = 1};
    WRITE_REG(HMAC_CMD_REG_ADDR, cmd.val);

    volatile uint8_t *fifo8 = (volatile uint8_t *)(uintptr_t)HMAC_MSG_FIFO_MEM_BASE_ADDR;
    const char *msg = "abc";
    for (int i = 0; i < 3; i++) {
        int spins = 0;
        HMAC_STATUS_reg_u s;
        do {
            s.val = READ_REG(HMAC_STATUS_REG_ADDR);
            if (++spins > 10000) return -1;
        } while (s.f.fifo_full);
        *fifo8 = (uint8_t)msg[i];
    }

    cmd.val = 0;
    cmd.f.hash_process = 1;
    WRITE_REG(HMAC_CMD_REG_ADDR, cmd.val);
    if (hmac_wait_done_or_idle() != 0) return -1;

    for (int i = 0; i < 8; i++) {
        uint32_t raw = READ_REG(HMAC_DIGEST_0__REG_ADDR + (i * 4));
        ((uint32_t *)digest)[i] = bswap32(raw);
    }

    cfg.val = READ_REG(HMAC_CFG_REG_ADDR);
    cfg.f.sha_en = 0;
    WRITE_REG(HMAC_CFG_REG_ADDR, cfg.val);
    WRITE_REG(HMAC_WIPE_SECRET_REG_ADDR, 0xFFFFFFFFu);
    WRITE_REG(HMAC_INTR_ENABLE_REG_ADDR, 0);
    return 0;
}

static int stage_hmac(void)
{
    static const char *expected_hex =
        "ba7816bf8f01cfea414140de5dae2223b00361a396177a9cb410ff61f20015ad";
    uint8_t digest[32];
    char got[65];
    if (hmac_sha256_abc(digest) != 0) return -1;
    to_hex(digest, 32, got);
    return (strcmp(got, expected_hex) == 0) ? 0 : -1;
}

#define KMAC_CMD_START   29
#define KMAC_CMD_PROCESS 46
#define KMAC_CMD_DONE    22

static const uint32_t sha3_256_abc_ref[8] = {
    0x3a985da7u, 0x4fe225b2u, 0x045c172du, 0x6bd390bdu,
    0x855f086eu, 0x3e9d525bu, 0x46bfe245u, 0x11431532u
};

static int kmac_wait_idle(void)
{
    int t = KMAC_TIMEOUT_ITERS;
    while (t-- > 0) {
        KMAC_STATUS_reg_u s = {.val = READ_REG(KMAC_STATUS_REG_ADDR)};
        if (s.f.sha3_idle) return 0;
    }
    return -1;
}

static int kmac_wait_done(void)
{
    int t = KMAC_TIMEOUT_ITERS;
    while (t-- > 0) {
        uint32_t intr = READ_REG(KMAC_INTR_STATE_REG_ADDR);
        if (intr & 0x1u) {
            WRITE_REG(KMAC_INTR_STATE_REG_ADDR, 0x1u);
            return 0;
        }
    }
    return -1;
}

static int kmac_sha3_256_abc(uint32_t digest_be[8])
{
    if (kmac_wait_idle() != 0) return -1;

    KMAC_CFG_SHADOWED_reg_u cfg = {.val = 0};
    cfg.f.kmac_en = 0;
    cfg.f.mode = 0x0;
    cfg.f.kstrength = 0x2;
    cfg.f.entropy_mode = 0x2;
    cfg.f.msg_endianness = 0;
    cfg.f.state_endianness = 0;
    cfg.f.entropy_ready = 0;
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);

    cfg.f.entropy_ready = 1;
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);
    WRITE_REG(KMAC_CFG_SHADOWED_REG_ADDR, cfg.val);
    for (int i = 0; i < 6; i++) WRITE_REG(KMAC_ENTROPY_SEED_REG_ADDR, 0xDEADBEEFu + i);

    KMAC_CMD_reg_u cmd = {.val = 0};
    cmd.f.cmd = KMAC_CMD_START;
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);

    {
        volatile uint8_t *fifo8 = (volatile uint8_t *)(uintptr_t)(KMAC_MSG_FIFO_MEM_BASE_ADDR);
        fifo8[0] = 'a';
        fifo8[0] = 'b';
        fifo8[0] = 'c';
    }

    cmd.f.cmd = KMAC_CMD_PROCESS;
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);
    if (kmac_wait_done() != 0) return -1;

    uint32_t share0[8], share1[8];
    for (int i = 0; i < 8; i++) {
        share0[i] = READ_REG(KMAC_STATE_MEM_BASE_ADDR + (i * 4));
        share1[i] = READ_REG(KMAC_STATE_MEM_BASE_ADDR + 0x100 + (i * 4));
        digest_be[i] = bswap32(share0[i] ^ share1[i]);
    }

    cmd.f.cmd = KMAC_CMD_DONE;
    WRITE_REG(KMAC_CMD_REG_ADDR, cmd.val);
    return 0;
}

static int stage_kmac(void)
{
    uint32_t digest_be[8];
    if (kmac_sha3_256_abc(digest_be) != 0) return -1;
    for (int i = 0; i < 8; i++) {
        if (digest_be[i] != sha3_256_abc_ref[i]) return -1;
    }
    return 0;
}

static int stage_efuse(void)
{
    if (rw_check32(EFUSE_INTERFACE_CTRL_EFUSE_READ_CTRL_REG_ADDR, 0x00001234u) != 0) return -1;
    if (rw_check32(SEP_EXTERNAL_EFUSE_SHIM_CTRL_EFUSE_TIMING_CTRL_7_REG_ADDR, 0x0000ABCDu) != 0) return -1;
    g_sink ^= READ_REG(EFUSE_MMR_TOKEN_EOP_REG_ADDR);
    return 0;
}

#define SPI_MUX_CTRL_ADDR     SEP_EXTERNAL_OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_REG_ADDR
#define SPI_CTRL_ADDR         SEP_EXTERNAL_OCH_SEP_CDNS_SPI_CTRL_SPI_CTRL_REG_ADDR
#define SPI_CLK_DIV_CTRL_ADDR SEP_EXTERNAL_OCH_SEP_CDNS_SPI_CTRL_SPI_CLK_DIV_CTRL_REG_ADDR
/*
 * SPI_PROBE_MODE:
 *   0: write-only (regression-safe, avoids known readback side effects)
 *   1: check CLK_DIV readback only
 *   2: check MUX readback only
 *   3: check both MUX + CLK_DIV readback
 */
#ifndef SPI_PROBE_MODE
#define SPI_PROBE_MODE 0
#endif

static int stage_spi_regs(void)
{
    OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_reg_u mux = {
        .val = OCH_SEP_SPI_MUX_CTRL_SPI_MUX_CTRL_REG_DEFAULT
    };
    OCH_SEP_CDNS_SPI_CTRL_SPI_CLK_DIV_CTRL_reg_u clkdiv = {
        .val = OCH_SEP_CDNS_SPI_CTRL_SPI_CLK_DIV_CTRL_REG_DEFAULT
    };

    mux.f.spi_sel = 0;
    mux.f.cs_force_high = 1;
    WRITE_REG(SPI_MUX_CTRL_ADDR, mux.val);
    g_sink ^= mux.val;

    clkdiv.f.clock_divider_value = 32;
    clkdiv.f.clock_div_set = 1;
    clkdiv.f.clock_dutycycle = 128;
    clkdiv.f.clock_div_enable = 1;
    WRITE_REG(SPI_CLK_DIV_CTRL_ADDR, clkdiv.val);
    g_sink ^= clkdiv.val;

#if (SPI_PROBE_MODE == 1)
    if (READ_REG(SPI_CLK_DIV_CTRL_ADDR) != clkdiv.val) return -1;
#elif (SPI_PROBE_MODE == 2)
    if (READ_REG(SPI_MUX_CTRL_ADDR) != mux.val) return -1;
#elif (SPI_PROBE_MODE == 3)
    if (READ_REG(SPI_MUX_CTRL_ADDR) != mux.val) return -1;
    if (READ_REG(SPI_CLK_DIV_CTRL_ADDR) != clkdiv.val) return -1;
#endif

    return 0;
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_pass_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_dma_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_wdt_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_aes_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_hmac_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_kmac_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_efuse_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

__attribute__((used, noinline, noreturn))
void smu_sep_modules_fail_spi_loop(void)
{
    while (1) {
        __asm__ volatile("wfi");
    }
}

int main(void)
{
    const uint32_t stage_mask =
        (1u << 2) | /* AES  */
        (1u << 3) | /* HMAC */
        (1u << 4) | /* KMAC */
        (1u << 6);  /* SPI */

    sep_outbound_filter_init();

    if ((stage_mask & (1u << 0)) && stage_dma_regs()  != 0) smu_sep_modules_fail_dma_loop();
    if ((stage_mask & (1u << 1)) && stage_wdt_regs()  != 0) smu_sep_modules_fail_wdt_loop();
    if ((stage_mask & (1u << 2)) && stage_aes_smoke() != 0) smu_sep_modules_fail_aes_loop();
    if ((stage_mask & (1u << 3)) && stage_hmac()      != 0) smu_sep_modules_fail_hmac_loop();
    if ((stage_mask & (1u << 4)) && stage_kmac()      != 0) smu_sep_modules_fail_kmac_loop();
    if ((stage_mask & (1u << 5)) && stage_efuse()     != 0) smu_sep_modules_fail_efuse_loop();
    if ((stage_mask & (1u << 6)) && stage_spi_regs()  != 0) smu_sep_modules_fail_spi_loop();

    smu_sep_modules_pass_loop();
    smu_sep_modules_fail_loop();
}
