// Seed: 2724947023
module module_0 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    output tri1 id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  assign module_1.id_21 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd18
) (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input wire id_4,
    output wor id_5,
    output tri _id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    output wire id_11,
    input wand id_12,
    output wor id_13
    , id_19,
    input tri0 id_14,
    input wand id_15,
    input supply1 id_16,
    input tri0 id_17
);
  logic [1 : id_6] id_20;
  assign id_10 = id_16 - id_14;
  id_21 :
  assert property (@(~{1{id_1}}) -1)
  else;
  wire id_22;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14,
      id_2,
      id_9,
      id_8,
      id_5,
      id_0,
      id_14,
      id_16,
      id_3,
      id_12,
      id_13
  );
  assign id_2 = ~id_17;
  parameter id_23 = 1'b0;
  assign id_21 = id_16;
endmodule
