|CopySamples
CLOCK_50 => audio_and_video_config:avIntf.CLOCK_50
CLOCK_50 => synth4_clk.CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[0].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[1].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[2].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[3].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[4].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[5].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[6].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[7].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[8].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[9].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[10].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[11].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[12].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[13].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[14].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[15].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[16].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[17].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[18].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[19].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[20].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[21].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[22].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[23].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[24].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[25].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[26].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[27].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[28].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[29].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[30].CLK
CLOCK_50 => \synth4_prescaler:prescaler_counter[31].CLK
CLOCK_50 => synth3_clk.CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[0].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[1].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[2].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[3].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[4].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[5].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[6].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[7].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[8].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[9].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[10].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[11].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[12].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[13].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[14].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[15].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[16].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[17].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[18].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[19].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[20].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[21].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[22].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[23].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[24].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[25].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[26].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[27].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[28].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[29].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[30].CLK
CLOCK_50 => \synth3_prescaler:prescaler_counter[31].CLK
CLOCK_50 => synth2_clk.CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[0].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[1].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[2].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[3].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[4].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[5].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[6].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[7].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[8].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[9].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[10].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[11].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[12].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[13].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[14].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[15].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[16].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[17].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[18].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[19].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[20].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[21].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[22].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[23].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[24].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[25].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[26].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[27].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[28].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[29].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[30].CLK
CLOCK_50 => \synth2_prescaler:prescaler_counter[31].CLK
CLOCK_50 => synth1_clk.CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[0].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[1].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[2].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[3].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[4].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[5].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[6].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[7].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[8].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[9].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[10].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[11].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[12].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[13].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[14].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[15].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[16].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[17].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[18].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[19].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[20].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[21].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[22].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[23].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[24].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[25].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[26].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[27].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[28].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[29].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[30].CLK
CLOCK_50 => \synth1_prescaler:prescaler_counter[31].CLK
CLOCK_50 => audio_codec:audio.CLOCK_50
CLOCK_50 => copy_module:processing.clk
CLOCK_50 => RythmController:rythctl.CLOCK_50
CLOCK_50 => sampleMixer:smplmx.CLOCK_50
AUD_DACLRCK => audio_codec:audio.AUD_DACLRCK
AUD_ADCLRCK => audio_codec:audio.AUD_ADCLRCK
AUD_BCLK => audio_codec:audio.AUD_BCLK
AUD_ADCDAT => audio_codec:audio.AUD_ADCDAT
CLOCK2_50 => clock_generator:cgen.CLOCK2_50
KEY[0] => clock_generator:cgen.reset
KEY[0] => synth1_clk.ACLR
KEY[0] => audio_and_video_config:avIntf.reset
KEY[0] => audio_codec:audio.reset
KEY[0] => copy_module:processing.reset
KEY[0] => sine_wave:synth1.reset
KEY[0] => sine_wave:synth2.reset
KEY[0] => sine_wave:synth3.reset
KEY[0] => sine_wave:synth4.reset
KEY[0] => \synth1_prescaler:prescaler_counter[31].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[30].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[29].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[28].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[27].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[26].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[25].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[24].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[23].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[22].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[21].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[20].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[19].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[18].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[17].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[16].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[15].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[14].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[13].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[12].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[11].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[10].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[9].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[8].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[7].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[6].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[5].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[4].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[3].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[2].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[1].ENA
KEY[0] => \synth1_prescaler:prescaler_counter[0].ENA
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
SW[18] => ~NO_FANOUT~
SW[19] => ~NO_FANOUT~
LEDR[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR[17].DB_MAX_OUTPUT_PORT_TYPE
LEDR[18] <= LEDR[18].DB_MAX_OUTPUT_PORT_TYPE
LEDR[19] <= LEDR[19].DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> audio_and_video_config:avIntf.I2C_SDAT
I2C_SCLK <= audio_and_video_config:avIntf.I2C_SCLK
AUD_DACDAT <= audio_codec:audio.AUD_DACDAT
AUD_XCK <= clock_generator:cgen.AUD_XCK


|CopySamples|clock_generator:cgen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|CopySamples|clock_generator:cgen|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|CopySamples|audio_and_video_config:avIntf
CLOCK_50 => CLOCK_50.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|CopySamples|audio_and_video_config:avIntf|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_and_video_config:avIntf|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_and_video_config:avIntf|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio
CLOCK_50 => CLOCK_50.IN5
reset => reset.IN5
read_s => comb.IN1
read_s => comb.IN1
write_s => comb.IN1
write_s => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|CopySamples|audio_codec:audio|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|CopySamples|audio_codec:audio|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_o441:auto_generated.data[0]
data[1] => scfifo_o441:auto_generated.data[1]
data[2] => scfifo_o441:auto_generated.data[2]
data[3] => scfifo_o441:auto_generated.data[3]
data[4] => scfifo_o441:auto_generated.data[4]
data[5] => scfifo_o441:auto_generated.data[5]
data[6] => scfifo_o441:auto_generated.data[6]
data[7] => scfifo_o441:auto_generated.data[7]
data[8] => scfifo_o441:auto_generated.data[8]
data[9] => scfifo_o441:auto_generated.data[9]
data[10] => scfifo_o441:auto_generated.data[10]
data[11] => scfifo_o441:auto_generated.data[11]
data[12] => scfifo_o441:auto_generated.data[12]
data[13] => scfifo_o441:auto_generated.data[13]
data[14] => scfifo_o441:auto_generated.data[14]
data[15] => scfifo_o441:auto_generated.data[15]
data[16] => scfifo_o441:auto_generated.data[16]
data[17] => scfifo_o441:auto_generated.data[17]
data[18] => scfifo_o441:auto_generated.data[18]
data[19] => scfifo_o441:auto_generated.data[19]
data[20] => scfifo_o441:auto_generated.data[20]
data[21] => scfifo_o441:auto_generated.data[21]
data[22] => scfifo_o441:auto_generated.data[22]
data[23] => scfifo_o441:auto_generated.data[23]
q[0] <= scfifo_o441:auto_generated.q[0]
q[1] <= scfifo_o441:auto_generated.q[1]
q[2] <= scfifo_o441:auto_generated.q[2]
q[3] <= scfifo_o441:auto_generated.q[3]
q[4] <= scfifo_o441:auto_generated.q[4]
q[5] <= scfifo_o441:auto_generated.q[5]
q[6] <= scfifo_o441:auto_generated.q[6]
q[7] <= scfifo_o441:auto_generated.q[7]
q[8] <= scfifo_o441:auto_generated.q[8]
q[9] <= scfifo_o441:auto_generated.q[9]
q[10] <= scfifo_o441:auto_generated.q[10]
q[11] <= scfifo_o441:auto_generated.q[11]
q[12] <= scfifo_o441:auto_generated.q[12]
q[13] <= scfifo_o441:auto_generated.q[13]
q[14] <= scfifo_o441:auto_generated.q[14]
q[15] <= scfifo_o441:auto_generated.q[15]
q[16] <= scfifo_o441:auto_generated.q[16]
q[17] <= scfifo_o441:auto_generated.q[17]
q[18] <= scfifo_o441:auto_generated.q[18]
q[19] <= scfifo_o441:auto_generated.q[19]
q[20] <= scfifo_o441:auto_generated.q[20]
q[21] <= scfifo_o441:auto_generated.q[21]
q[22] <= scfifo_o441:auto_generated.q[22]
q[23] <= scfifo_o441:auto_generated.q[23]
wrreq => scfifo_o441:auto_generated.wrreq
rdreq => scfifo_o441:auto_generated.rdreq
clock => scfifo_o441:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_o441:auto_generated.sclr
empty <= scfifo_o441:auto_generated.empty
full <= scfifo_o441:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_o441:auto_generated.usedw[0]
usedw[1] <= scfifo_o441:auto_generated.usedw[1]
usedw[2] <= scfifo_o441:auto_generated.usedw[2]
usedw[3] <= scfifo_o441:auto_generated.usedw[3]
usedw[4] <= scfifo_o441:auto_generated.usedw[4]
usedw[5] <= scfifo_o441:auto_generated.usedw[5]
usedw[6] <= scfifo_o441:auto_generated.usedw[6]


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated
clock => a_dpfifo_bs31:dpfifo.clock
data[0] => a_dpfifo_bs31:dpfifo.data[0]
data[1] => a_dpfifo_bs31:dpfifo.data[1]
data[2] => a_dpfifo_bs31:dpfifo.data[2]
data[3] => a_dpfifo_bs31:dpfifo.data[3]
data[4] => a_dpfifo_bs31:dpfifo.data[4]
data[5] => a_dpfifo_bs31:dpfifo.data[5]
data[6] => a_dpfifo_bs31:dpfifo.data[6]
data[7] => a_dpfifo_bs31:dpfifo.data[7]
data[8] => a_dpfifo_bs31:dpfifo.data[8]
data[9] => a_dpfifo_bs31:dpfifo.data[9]
data[10] => a_dpfifo_bs31:dpfifo.data[10]
data[11] => a_dpfifo_bs31:dpfifo.data[11]
data[12] => a_dpfifo_bs31:dpfifo.data[12]
data[13] => a_dpfifo_bs31:dpfifo.data[13]
data[14] => a_dpfifo_bs31:dpfifo.data[14]
data[15] => a_dpfifo_bs31:dpfifo.data[15]
data[16] => a_dpfifo_bs31:dpfifo.data[16]
data[17] => a_dpfifo_bs31:dpfifo.data[17]
data[18] => a_dpfifo_bs31:dpfifo.data[18]
data[19] => a_dpfifo_bs31:dpfifo.data[19]
data[20] => a_dpfifo_bs31:dpfifo.data[20]
data[21] => a_dpfifo_bs31:dpfifo.data[21]
data[22] => a_dpfifo_bs31:dpfifo.data[22]
data[23] => a_dpfifo_bs31:dpfifo.data[23]
empty <= a_dpfifo_bs31:dpfifo.empty
full <= a_dpfifo_bs31:dpfifo.full
q[0] <= a_dpfifo_bs31:dpfifo.q[0]
q[1] <= a_dpfifo_bs31:dpfifo.q[1]
q[2] <= a_dpfifo_bs31:dpfifo.q[2]
q[3] <= a_dpfifo_bs31:dpfifo.q[3]
q[4] <= a_dpfifo_bs31:dpfifo.q[4]
q[5] <= a_dpfifo_bs31:dpfifo.q[5]
q[6] <= a_dpfifo_bs31:dpfifo.q[6]
q[7] <= a_dpfifo_bs31:dpfifo.q[7]
q[8] <= a_dpfifo_bs31:dpfifo.q[8]
q[9] <= a_dpfifo_bs31:dpfifo.q[9]
q[10] <= a_dpfifo_bs31:dpfifo.q[10]
q[11] <= a_dpfifo_bs31:dpfifo.q[11]
q[12] <= a_dpfifo_bs31:dpfifo.q[12]
q[13] <= a_dpfifo_bs31:dpfifo.q[13]
q[14] <= a_dpfifo_bs31:dpfifo.q[14]
q[15] <= a_dpfifo_bs31:dpfifo.q[15]
q[16] <= a_dpfifo_bs31:dpfifo.q[16]
q[17] <= a_dpfifo_bs31:dpfifo.q[17]
q[18] <= a_dpfifo_bs31:dpfifo.q[18]
q[19] <= a_dpfifo_bs31:dpfifo.q[19]
q[20] <= a_dpfifo_bs31:dpfifo.q[20]
q[21] <= a_dpfifo_bs31:dpfifo.q[21]
q[22] <= a_dpfifo_bs31:dpfifo.q[22]
q[23] <= a_dpfifo_bs31:dpfifo.q[23]
rdreq => a_dpfifo_bs31:dpfifo.rreq
sclr => a_dpfifo_bs31:dpfifo.sclr
usedw[0] <= a_dpfifo_bs31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_bs31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_bs31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_bs31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_bs31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_bs31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_bs31:dpfifo.usedw[6]
wrreq => a_dpfifo_bs31:dpfifo.wreq


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo
clock => altsyncram_fh81:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_fh81:FIFOram.data_a[0]
data[1] => altsyncram_fh81:FIFOram.data_a[1]
data[2] => altsyncram_fh81:FIFOram.data_a[2]
data[3] => altsyncram_fh81:FIFOram.data_a[3]
data[4] => altsyncram_fh81:FIFOram.data_a[4]
data[5] => altsyncram_fh81:FIFOram.data_a[5]
data[6] => altsyncram_fh81:FIFOram.data_a[6]
data[7] => altsyncram_fh81:FIFOram.data_a[7]
data[8] => altsyncram_fh81:FIFOram.data_a[8]
data[9] => altsyncram_fh81:FIFOram.data_a[9]
data[10] => altsyncram_fh81:FIFOram.data_a[10]
data[11] => altsyncram_fh81:FIFOram.data_a[11]
data[12] => altsyncram_fh81:FIFOram.data_a[12]
data[13] => altsyncram_fh81:FIFOram.data_a[13]
data[14] => altsyncram_fh81:FIFOram.data_a[14]
data[15] => altsyncram_fh81:FIFOram.data_a[15]
data[16] => altsyncram_fh81:FIFOram.data_a[16]
data[17] => altsyncram_fh81:FIFOram.data_a[17]
data[18] => altsyncram_fh81:FIFOram.data_a[18]
data[19] => altsyncram_fh81:FIFOram.data_a[19]
data[20] => altsyncram_fh81:FIFOram.data_a[20]
data[21] => altsyncram_fh81:FIFOram.data_a[21]
data[22] => altsyncram_fh81:FIFOram.data_a[22]
data[23] => altsyncram_fh81:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_fh81:FIFOram.q_b[0]
q[1] <= altsyncram_fh81:FIFOram.q_b[1]
q[2] <= altsyncram_fh81:FIFOram.q_b[2]
q[3] <= altsyncram_fh81:FIFOram.q_b[3]
q[4] <= altsyncram_fh81:FIFOram.q_b[4]
q[5] <= altsyncram_fh81:FIFOram.q_b[5]
q[6] <= altsyncram_fh81:FIFOram.q_b[6]
q[7] <= altsyncram_fh81:FIFOram.q_b[7]
q[8] <= altsyncram_fh81:FIFOram.q_b[8]
q[9] <= altsyncram_fh81:FIFOram.q_b[9]
q[10] <= altsyncram_fh81:FIFOram.q_b[10]
q[11] <= altsyncram_fh81:FIFOram.q_b[11]
q[12] <= altsyncram_fh81:FIFOram.q_b[12]
q[13] <= altsyncram_fh81:FIFOram.q_b[13]
q[14] <= altsyncram_fh81:FIFOram.q_b[14]
q[15] <= altsyncram_fh81:FIFOram.q_b[15]
q[16] <= altsyncram_fh81:FIFOram.q_b[16]
q[17] <= altsyncram_fh81:FIFOram.q_b[17]
q[18] <= altsyncram_fh81:FIFOram.q_b[18]
q[19] <= altsyncram_fh81:FIFOram.q_b[19]
q[20] <= altsyncram_fh81:FIFOram.q_b[20]
q[21] <= altsyncram_fh81:FIFOram.q_b[21]
q[22] <= altsyncram_fh81:FIFOram.q_b[22]
q[23] <= altsyncram_fh81:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_fh81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|CopySamples|audio_codec:audio|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|CopySamples|copy_module:processing
clk => reg:inputbufferL.clk
clk => write_s~reg0.CLK
clk => reg:inputbufferR.clk
clk => reg:outputbufferL.clk
clk => reg:outputbufferR.clk
reset => reg:inputbufferL.reset
reset => write_s~reg0.PRESET
reset => reg:inputbufferR.reset
reset => reg:outputbufferL.reset
reset => reg:outputbufferR.reset
read_ready => ~NO_FANOUT~
write_ready => write_s~reg0.DATAIN
readdata_left[0] => reg:inputbufferL.d[0]
readdata_left[1] => reg:inputbufferL.d[1]
readdata_left[2] => reg:inputbufferL.d[2]
readdata_left[3] => reg:inputbufferL.d[3]
readdata_left[4] => reg:inputbufferL.d[4]
readdata_left[5] => reg:inputbufferL.d[5]
readdata_left[6] => reg:inputbufferL.d[6]
readdata_left[7] => reg:inputbufferL.d[7]
readdata_left[8] => reg:inputbufferL.d[8]
readdata_left[9] => reg:inputbufferL.d[9]
readdata_left[10] => reg:inputbufferL.d[10]
readdata_left[11] => reg:inputbufferL.d[11]
readdata_left[12] => reg:inputbufferL.d[12]
readdata_left[13] => reg:inputbufferL.d[13]
readdata_left[14] => reg:inputbufferL.d[14]
readdata_left[15] => reg:inputbufferL.d[15]
readdata_left[16] => reg:inputbufferL.d[16]
readdata_left[17] => reg:inputbufferL.d[17]
readdata_left[18] => reg:inputbufferL.d[18]
readdata_left[19] => reg:inputbufferL.d[19]
readdata_left[20] => reg:inputbufferL.d[20]
readdata_left[21] => reg:inputbufferL.d[21]
readdata_left[22] => reg:inputbufferL.d[22]
readdata_left[23] => reg:inputbufferL.d[23]
readdata_right[0] => reg:inputbufferR.d[0]
readdata_right[1] => reg:inputbufferR.d[1]
readdata_right[2] => reg:inputbufferR.d[2]
readdata_right[3] => reg:inputbufferR.d[3]
readdata_right[4] => reg:inputbufferR.d[4]
readdata_right[5] => reg:inputbufferR.d[5]
readdata_right[6] => reg:inputbufferR.d[6]
readdata_right[7] => reg:inputbufferR.d[7]
readdata_right[8] => reg:inputbufferR.d[8]
readdata_right[9] => reg:inputbufferR.d[9]
readdata_right[10] => reg:inputbufferR.d[10]
readdata_right[11] => reg:inputbufferR.d[11]
readdata_right[12] => reg:inputbufferR.d[12]
readdata_right[13] => reg:inputbufferR.d[13]
readdata_right[14] => reg:inputbufferR.d[14]
readdata_right[15] => reg:inputbufferR.d[15]
readdata_right[16] => reg:inputbufferR.d[16]
readdata_right[17] => reg:inputbufferR.d[17]
readdata_right[18] => reg:inputbufferR.d[18]
readdata_right[19] => reg:inputbufferR.d[19]
readdata_right[20] => reg:inputbufferR.d[20]
readdata_right[21] => reg:inputbufferR.d[21]
readdata_right[22] => reg:inputbufferR.d[22]
readdata_right[23] => reg:inputbufferR.d[23]
audio_output_l[0] => reg:outputbufferL.d[0]
audio_output_l[1] => reg:outputbufferL.d[1]
audio_output_l[2] => reg:outputbufferL.d[2]
audio_output_l[3] => reg:outputbufferL.d[3]
audio_output_l[4] => reg:outputbufferL.d[4]
audio_output_l[5] => reg:outputbufferL.d[5]
audio_output_l[6] => reg:outputbufferL.d[6]
audio_output_l[7] => reg:outputbufferL.d[7]
audio_output_l[8] => reg:outputbufferL.d[8]
audio_output_l[9] => reg:outputbufferL.d[9]
audio_output_l[10] => reg:outputbufferL.d[10]
audio_output_l[11] => reg:outputbufferL.d[11]
audio_output_l[12] => reg:outputbufferL.d[12]
audio_output_l[13] => reg:outputbufferL.d[13]
audio_output_l[14] => reg:outputbufferL.d[14]
audio_output_l[15] => reg:outputbufferL.d[15]
audio_output_l[16] => reg:outputbufferL.d[16]
audio_output_l[17] => reg:outputbufferL.d[17]
audio_output_l[18] => reg:outputbufferL.d[18]
audio_output_l[19] => reg:outputbufferL.d[19]
audio_output_l[20] => reg:outputbufferL.d[20]
audio_output_l[21] => reg:outputbufferL.d[21]
audio_output_l[22] => reg:outputbufferL.d[22]
audio_output_l[23] => reg:outputbufferL.d[23]
audio_output_r[0] => reg:outputbufferR.d[0]
audio_output_r[1] => reg:outputbufferR.d[1]
audio_output_r[2] => reg:outputbufferR.d[2]
audio_output_r[3] => reg:outputbufferR.d[3]
audio_output_r[4] => reg:outputbufferR.d[4]
audio_output_r[5] => reg:outputbufferR.d[5]
audio_output_r[6] => reg:outputbufferR.d[6]
audio_output_r[7] => reg:outputbufferR.d[7]
audio_output_r[8] => reg:outputbufferR.d[8]
audio_output_r[9] => reg:outputbufferR.d[9]
audio_output_r[10] => reg:outputbufferR.d[10]
audio_output_r[11] => reg:outputbufferR.d[11]
audio_output_r[12] => reg:outputbufferR.d[12]
audio_output_r[13] => reg:outputbufferR.d[13]
audio_output_r[14] => reg:outputbufferR.d[14]
audio_output_r[15] => reg:outputbufferR.d[15]
audio_output_r[16] => reg:outputbufferR.d[16]
audio_output_r[17] => reg:outputbufferR.d[17]
audio_output_r[18] => reg:outputbufferR.d[18]
audio_output_r[19] => reg:outputbufferR.d[19]
audio_output_r[20] => reg:outputbufferR.d[20]
audio_output_r[21] => reg:outputbufferR.d[21]
audio_output_r[22] => reg:outputbufferR.d[22]
audio_output_r[23] => reg:outputbufferR.d[23]
writedata_left[0] <= reg:outputbufferL.q[0]
writedata_left[1] <= reg:outputbufferL.q[1]
writedata_left[2] <= reg:outputbufferL.q[2]
writedata_left[3] <= reg:outputbufferL.q[3]
writedata_left[4] <= reg:outputbufferL.q[4]
writedata_left[5] <= reg:outputbufferL.q[5]
writedata_left[6] <= reg:outputbufferL.q[6]
writedata_left[7] <= reg:outputbufferL.q[7]
writedata_left[8] <= reg:outputbufferL.q[8]
writedata_left[9] <= reg:outputbufferL.q[9]
writedata_left[10] <= reg:outputbufferL.q[10]
writedata_left[11] <= reg:outputbufferL.q[11]
writedata_left[12] <= reg:outputbufferL.q[12]
writedata_left[13] <= reg:outputbufferL.q[13]
writedata_left[14] <= reg:outputbufferL.q[14]
writedata_left[15] <= reg:outputbufferL.q[15]
writedata_left[16] <= reg:outputbufferL.q[16]
writedata_left[17] <= reg:outputbufferL.q[17]
writedata_left[18] <= reg:outputbufferL.q[18]
writedata_left[19] <= reg:outputbufferL.q[19]
writedata_left[20] <= reg:outputbufferL.q[20]
writedata_left[21] <= reg:outputbufferL.q[21]
writedata_left[22] <= reg:outputbufferL.q[22]
writedata_left[23] <= reg:outputbufferL.q[23]
writedata_right[0] <= reg:outputbufferR.q[0]
writedata_right[1] <= reg:outputbufferR.q[1]
writedata_right[2] <= reg:outputbufferR.q[2]
writedata_right[3] <= reg:outputbufferR.q[3]
writedata_right[4] <= reg:outputbufferR.q[4]
writedata_right[5] <= reg:outputbufferR.q[5]
writedata_right[6] <= reg:outputbufferR.q[6]
writedata_right[7] <= reg:outputbufferR.q[7]
writedata_right[8] <= reg:outputbufferR.q[8]
writedata_right[9] <= reg:outputbufferR.q[9]
writedata_right[10] <= reg:outputbufferR.q[10]
writedata_right[11] <= reg:outputbufferR.q[11]
writedata_right[12] <= reg:outputbufferR.q[12]
writedata_right[13] <= reg:outputbufferR.q[13]
writedata_right[14] <= reg:outputbufferR.q[14]
writedata_right[15] <= reg:outputbufferR.q[15]
writedata_right[16] <= reg:outputbufferR.q[16]
writedata_right[17] <= reg:outputbufferR.q[17]
writedata_right[18] <= reg:outputbufferR.q[18]
writedata_right[19] <= reg:outputbufferR.q[19]
writedata_right[20] <= reg:outputbufferR.q[20]
writedata_right[21] <= reg:outputbufferR.q[21]
writedata_right[22] <= reg:outputbufferR.q[22]
writedata_right[23] <= reg:outputbufferR.q[23]
audio_input_l[0] <= reg:inputbufferL.q[0]
audio_input_l[1] <= reg:inputbufferL.q[1]
audio_input_l[2] <= reg:inputbufferL.q[2]
audio_input_l[3] <= reg:inputbufferL.q[3]
audio_input_l[4] <= reg:inputbufferL.q[4]
audio_input_l[5] <= reg:inputbufferL.q[5]
audio_input_l[6] <= reg:inputbufferL.q[6]
audio_input_l[7] <= reg:inputbufferL.q[7]
audio_input_l[8] <= reg:inputbufferL.q[8]
audio_input_l[9] <= reg:inputbufferL.q[9]
audio_input_l[10] <= reg:inputbufferL.q[10]
audio_input_l[11] <= reg:inputbufferL.q[11]
audio_input_l[12] <= reg:inputbufferL.q[12]
audio_input_l[13] <= reg:inputbufferL.q[13]
audio_input_l[14] <= reg:inputbufferL.q[14]
audio_input_l[15] <= reg:inputbufferL.q[15]
audio_input_l[16] <= reg:inputbufferL.q[16]
audio_input_l[17] <= reg:inputbufferL.q[17]
audio_input_l[18] <= reg:inputbufferL.q[18]
audio_input_l[19] <= reg:inputbufferL.q[19]
audio_input_l[20] <= reg:inputbufferL.q[20]
audio_input_l[21] <= reg:inputbufferL.q[21]
audio_input_l[22] <= reg:inputbufferL.q[22]
audio_input_l[23] <= reg:inputbufferL.q[23]
audio_input_r[0] <= reg:inputbufferR.q[0]
audio_input_r[1] <= reg:inputbufferR.q[1]
audio_input_r[2] <= reg:inputbufferR.q[2]
audio_input_r[3] <= reg:inputbufferR.q[3]
audio_input_r[4] <= reg:inputbufferR.q[4]
audio_input_r[5] <= reg:inputbufferR.q[5]
audio_input_r[6] <= reg:inputbufferR.q[6]
audio_input_r[7] <= reg:inputbufferR.q[7]
audio_input_r[8] <= reg:inputbufferR.q[8]
audio_input_r[9] <= reg:inputbufferR.q[9]
audio_input_r[10] <= reg:inputbufferR.q[10]
audio_input_r[11] <= reg:inputbufferR.q[11]
audio_input_r[12] <= reg:inputbufferR.q[12]
audio_input_r[13] <= reg:inputbufferR.q[13]
audio_input_r[14] <= reg:inputbufferR.q[14]
audio_input_r[15] <= reg:inputbufferR.q[15]
audio_input_r[16] <= reg:inputbufferR.q[16]
audio_input_r[17] <= reg:inputbufferR.q[17]
audio_input_r[18] <= reg:inputbufferR.q[18]
audio_input_r[19] <= reg:inputbufferR.q[19]
audio_input_r[20] <= reg:inputbufferR.q[20]
audio_input_r[21] <= reg:inputbufferR.q[21]
audio_input_r[22] <= reg:inputbufferR.q[22]
audio_input_r[23] <= reg:inputbufferR.q[23]
read_s <= comb.DB_MAX_OUTPUT_PORT_TYPE
write_s <= write_s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|copy_module:processing|reg:inputbufferL
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
w => state[23].ENA
w => state[22].ENA
w => state[21].ENA
w => state[20].ENA
w => state[19].ENA
w => state[18].ENA
w => state[17].ENA
w => state[16].ENA
w => state[15].ENA
w => state[14].ENA
w => state[13].ENA
w => state[12].ENA
w => state[11].ENA
w => state[10].ENA
w => state[9].ENA
w => state[8].ENA
w => state[7].ENA
w => state[6].ENA
w => state[5].ENA
w => state[4].ENA
w => state[3].ENA
w => state[2].ENA
w => state[1].ENA
w => state[0].ENA
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|copy_module:processing|reg:inputbufferR
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
w => state[23].ENA
w => state[22].ENA
w => state[21].ENA
w => state[20].ENA
w => state[19].ENA
w => state[18].ENA
w => state[17].ENA
w => state[16].ENA
w => state[15].ENA
w => state[14].ENA
w => state[13].ENA
w => state[12].ENA
w => state[11].ENA
w => state[10].ENA
w => state[9].ENA
w => state[8].ENA
w => state[7].ENA
w => state[6].ENA
w => state[5].ENA
w => state[4].ENA
w => state[3].ENA
w => state[2].ENA
w => state[1].ENA
w => state[0].ENA
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|copy_module:processing|reg:outputbufferL
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
w => state[23].ENA
w => state[22].ENA
w => state[21].ENA
w => state[20].ENA
w => state[19].ENA
w => state[18].ENA
w => state[17].ENA
w => state[16].ENA
w => state[15].ENA
w => state[14].ENA
w => state[13].ENA
w => state[12].ENA
w => state[11].ENA
w => state[10].ENA
w => state[9].ENA
w => state[8].ENA
w => state[7].ENA
w => state[6].ENA
w => state[5].ENA
w => state[4].ENA
w => state[3].ENA
w => state[2].ENA
w => state[1].ENA
w => state[0].ENA
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|copy_module:processing|reg:outputbufferR
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
clk => state[10].CLK
clk => state[11].CLK
clk => state[12].CLK
clk => state[13].CLK
clk => state[14].CLK
clk => state[15].CLK
clk => state[16].CLK
clk => state[17].CLK
clk => state[18].CLK
clk => state[19].CLK
clk => state[20].CLK
clk => state[21].CLK
clk => state[22].CLK
clk => state[23].CLK
reset => state[0].ACLR
reset => state[1].ACLR
reset => state[2].ACLR
reset => state[3].ACLR
reset => state[4].ACLR
reset => state[5].ACLR
reset => state[6].ACLR
reset => state[7].ACLR
reset => state[8].ACLR
reset => state[9].ACLR
reset => state[10].ACLR
reset => state[11].ACLR
reset => state[12].ACLR
reset => state[13].ACLR
reset => state[14].ACLR
reset => state[15].ACLR
reset => state[16].ACLR
reset => state[17].ACLR
reset => state[18].ACLR
reset => state[19].ACLR
reset => state[20].ACLR
reset => state[21].ACLR
reset => state[22].ACLR
reset => state[23].ACLR
w => state[23].ENA
w => state[22].ENA
w => state[21].ENA
w => state[20].ENA
w => state[19].ENA
w => state[18].ENA
w => state[17].ENA
w => state[16].ENA
w => state[15].ENA
w => state[14].ENA
w => state[13].ENA
w => state[12].ENA
w => state[11].ENA
w => state[10].ENA
w => state[9].ENA
w => state[8].ENA
w => state[7].ENA
w => state[6].ENA
w => state[5].ENA
w => state[4].ENA
w => state[3].ENA
w => state[2].ENA
w => state[1].ENA
w => state[0].ENA
d[0] => state[0].DATAIN
d[1] => state[1].DATAIN
d[2] => state[2].DATAIN
d[3] => state[3].DATAIN
d[4] => state[4].DATAIN
d[5] => state[5].DATAIN
d[6] => state[6].DATAIN
d[7] => state[7].DATAIN
d[8] => state[8].DATAIN
d[9] => state[9].DATAIN
d[10] => state[10].DATAIN
d[11] => state[11].DATAIN
d[12] => state[12].DATAIN
d[13] => state[13].DATAIN
d[14] => state[14].DATAIN
d[15] => state[15].DATAIN
d[16] => state[16].DATAIN
d[17] => state[17].DATAIN
d[18] => state[18].DATAIN
d[19] => state[19].DATAIN
d[20] => state[20].DATAIN
d[21] => state[21].DATAIN
d[22] => state[22].DATAIN
d[23] => state[23].DATAIN
q[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= state[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= state[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= state[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= state[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= state[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= state[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= state[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= state[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= state[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= state[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= state[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= state[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= state[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= state[23].DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|sine_wave:synth1
clock => positive_cycle.CLK
clock => table_index[0].CLK
clock => table_index[1].CLK
clock => table_index[2].CLK
clock => table_index[3].CLK
clock => state~5.DATAIN
reset => positive_cycle.PRESET
reset => table_index[0].ACLR
reset => table_index[1].ACLR
reset => table_index[2].ACLR
reset => table_index[3].ACLR
reset => state~7.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => table_index[3].ENA
enable => table_index[2].ENA
enable => table_index[1].ENA
enable => table_index[0].ENA
enable => positive_cycle.ENA
wave_out[0] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[16] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[17] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[18] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[19] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[20] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[21] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[22] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[23] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|sine_wave:synth2
clock => positive_cycle.CLK
clock => table_index[0].CLK
clock => table_index[1].CLK
clock => table_index[2].CLK
clock => table_index[3].CLK
clock => state~5.DATAIN
reset => positive_cycle.PRESET
reset => table_index[0].ACLR
reset => table_index[1].ACLR
reset => table_index[2].ACLR
reset => table_index[3].ACLR
reset => state~7.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => table_index[3].ENA
enable => table_index[2].ENA
enable => table_index[1].ENA
enable => table_index[0].ENA
enable => positive_cycle.ENA
wave_out[0] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[16] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[17] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[18] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[19] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[20] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[21] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[22] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[23] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|sine_wave:synth3
clock => positive_cycle.CLK
clock => table_index[0].CLK
clock => table_index[1].CLK
clock => table_index[2].CLK
clock => table_index[3].CLK
clock => state~5.DATAIN
reset => positive_cycle.PRESET
reset => table_index[0].ACLR
reset => table_index[1].ACLR
reset => table_index[2].ACLR
reset => table_index[3].ACLR
reset => state~7.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => table_index[3].ENA
enable => table_index[2].ENA
enable => table_index[1].ENA
enable => table_index[0].ENA
enable => positive_cycle.ENA
wave_out[0] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[16] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[17] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[18] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[19] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[20] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[21] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[22] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[23] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|sine_wave:synth4
clock => positive_cycle.CLK
clock => table_index[0].CLK
clock => table_index[1].CLK
clock => table_index[2].CLK
clock => table_index[3].CLK
clock => state~5.DATAIN
reset => positive_cycle.PRESET
reset => table_index[0].ACLR
reset => table_index[1].ACLR
reset => table_index[2].ACLR
reset => table_index[3].ACLR
reset => state~7.DATAIN
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => state.OUTPUTSELECT
enable => table_index[3].ENA
enable => table_index[2].ENA
enable => table_index[1].ENA
enable => table_index[0].ENA
enable => positive_cycle.ENA
wave_out[0] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[16] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[17] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[18] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[19] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[20] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[21] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[22] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE
wave_out[23] <= wave_out.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|RythmController:rythctl
BPM[0] => Equal0.IN32
BPM[0] => Equal1.IN32
BPM[0] => Equal2.IN32
BPM[0] => Equal3.IN32
BPM[0] => Equal4.IN32
BPM[0] => Equal5.IN32
BPM[0] => Equal6.IN32
BPM[0] => Equal7.IN32
BPM[0] => Equal8.IN32
BPM[0] => Equal9.IN32
BPM[0] => Equal10.IN32
BPM[0] => Equal11.IN32
BPM[0] => Equal12.IN32
BPM[0] => Equal13.IN32
BPM[0] => Equal14.IN32
BPM[0] => Equal15.IN32
BPM[0] => Equal16.IN32
BPM[0] => Equal17.IN32
BPM[0] => Equal18.IN32
BPM[1] => Equal0.IN31
BPM[1] => Equal1.IN2
BPM[1] => Equal2.IN31
BPM[1] => Equal3.IN3
BPM[1] => Equal4.IN31
BPM[1] => Equal5.IN4
BPM[1] => Equal6.IN31
BPM[1] => Equal7.IN1
BPM[1] => Equal8.IN31
BPM[1] => Equal9.IN3
BPM[1] => Equal10.IN31
BPM[1] => Equal11.IN3
BPM[1] => Equal12.IN31
BPM[1] => Equal13.IN5
BPM[1] => Equal14.IN31
BPM[1] => Equal15.IN3
BPM[1] => Equal16.IN31
BPM[1] => Equal17.IN4
BPM[1] => Equal18.IN31
BPM[2] => Equal0.IN3
BPM[2] => Equal1.IN1
BPM[2] => Equal2.IN30
BPM[2] => Equal3.IN31
BPM[2] => Equal4.IN2
BPM[2] => Equal5.IN3
BPM[2] => Equal6.IN30
BPM[2] => Equal7.IN31
BPM[2] => Equal8.IN2
BPM[2] => Equal9.IN2
BPM[2] => Equal10.IN30
BPM[2] => Equal11.IN31
BPM[2] => Equal12.IN3
BPM[2] => Equal13.IN4
BPM[2] => Equal14.IN30
BPM[2] => Equal15.IN31
BPM[2] => Equal16.IN4
BPM[2] => Equal17.IN3
BPM[2] => Equal18.IN30
BPM[3] => Equal0.IN2
BPM[3] => Equal1.IN31
BPM[3] => Equal2.IN29
BPM[3] => Equal3.IN2
BPM[3] => Equal4.IN30
BPM[3] => Equal5.IN2
BPM[3] => Equal6.IN3
BPM[3] => Equal7.IN30
BPM[3] => Equal8.IN1
BPM[3] => Equal9.IN31
BPM[3] => Equal10.IN29
BPM[3] => Equal11.IN2
BPM[3] => Equal12.IN30
BPM[3] => Equal13.IN3
BPM[3] => Equal14.IN2
BPM[3] => Equal15.IN30
BPM[3] => Equal16.IN3
BPM[3] => Equal17.IN31
BPM[3] => Equal18.IN29
BPM[4] => Equal0.IN1
BPM[4] => Equal1.IN30
BPM[4] => Equal2.IN1
BPM[4] => Equal3.IN1
BPM[4] => Equal4.IN29
BPM[4] => Equal5.IN31
BPM[4] => Equal6.IN2
BPM[4] => Equal7.IN29
BPM[4] => Equal8.IN30
BPM[4] => Equal9.IN1
BPM[4] => Equal10.IN28
BPM[4] => Equal11.IN30
BPM[4] => Equal12.IN2
BPM[4] => Equal13.IN2
BPM[4] => Equal14.IN29
BPM[4] => Equal15.IN2
BPM[4] => Equal16.IN2
BPM[4] => Equal17.IN30
BPM[4] => Equal18.IN3
BPM[5] => Equal0.IN0
BPM[5] => Equal1.IN29
BPM[5] => Equal2.IN28
BPM[5] => Equal3.IN30
BPM[5] => Equal4.IN1
BPM[5] => Equal5.IN1
BPM[5] => Equal6.IN1
BPM[5] => Equal7.IN28
BPM[5] => Equal8.IN29
BPM[5] => Equal9.IN30
BPM[5] => Equal10.IN1
BPM[5] => Equal11.IN1
BPM[5] => Equal12.IN1
BPM[5] => Equal13.IN1
BPM[5] => Equal14.IN28
BPM[5] => Equal15.IN29
BPM[5] => Equal16.IN30
BPM[5] => Equal17.IN2
BPM[5] => Equal18.IN2
BPM[6] => Equal0.IN30
BPM[6] => Equal1.IN0
BPM[6] => Equal2.IN0
BPM[6] => Equal3.IN0
BPM[6] => Equal4.IN0
BPM[6] => Equal5.IN0
BPM[6] => Equal6.IN0
BPM[6] => Equal7.IN27
BPM[6] => Equal8.IN28
BPM[6] => Equal9.IN29
BPM[6] => Equal10.IN27
BPM[6] => Equal11.IN29
BPM[6] => Equal12.IN29
BPM[6] => Equal13.IN31
BPM[6] => Equal14.IN1
BPM[6] => Equal15.IN1
BPM[6] => Equal16.IN1
BPM[6] => Equal17.IN1
BPM[6] => Equal18.IN1
BPM[7] => Equal0.IN29
BPM[7] => Equal1.IN28
BPM[7] => Equal2.IN27
BPM[7] => Equal3.IN29
BPM[7] => Equal4.IN28
BPM[7] => Equal5.IN30
BPM[7] => Equal6.IN29
BPM[7] => Equal7.IN0
BPM[7] => Equal8.IN0
BPM[7] => Equal9.IN0
BPM[7] => Equal10.IN0
BPM[7] => Equal11.IN0
BPM[7] => Equal12.IN0
BPM[7] => Equal13.IN0
BPM[7] => Equal14.IN0
BPM[7] => Equal15.IN0
BPM[7] => Equal16.IN0
BPM[7] => Equal17.IN0
BPM[7] => Equal18.IN0
BPM[8] => Equal0.IN28
BPM[8] => Equal1.IN27
BPM[8] => Equal2.IN26
BPM[8] => Equal3.IN28
BPM[8] => Equal4.IN27
BPM[8] => Equal5.IN29
BPM[8] => Equal6.IN28
BPM[8] => Equal7.IN26
BPM[8] => Equal8.IN27
BPM[8] => Equal9.IN28
BPM[8] => Equal10.IN26
BPM[8] => Equal11.IN28
BPM[8] => Equal12.IN28
BPM[8] => Equal13.IN30
BPM[8] => Equal14.IN27
BPM[8] => Equal15.IN28
BPM[8] => Equal16.IN29
BPM[8] => Equal17.IN29
BPM[8] => Equal18.IN28
BPM[9] => Equal0.IN27
BPM[9] => Equal1.IN26
BPM[9] => Equal2.IN25
BPM[9] => Equal3.IN27
BPM[9] => Equal4.IN26
BPM[9] => Equal5.IN28
BPM[9] => Equal6.IN27
BPM[9] => Equal7.IN25
BPM[9] => Equal8.IN26
BPM[9] => Equal9.IN27
BPM[9] => Equal10.IN25
BPM[9] => Equal11.IN27
BPM[9] => Equal12.IN27
BPM[9] => Equal13.IN29
BPM[9] => Equal14.IN26
BPM[9] => Equal15.IN27
BPM[9] => Equal16.IN28
BPM[9] => Equal17.IN28
BPM[9] => Equal18.IN27
BPM[10] => Equal0.IN26
BPM[10] => Equal1.IN25
BPM[10] => Equal2.IN24
BPM[10] => Equal3.IN26
BPM[10] => Equal4.IN25
BPM[10] => Equal5.IN27
BPM[10] => Equal6.IN26
BPM[10] => Equal7.IN24
BPM[10] => Equal8.IN25
BPM[10] => Equal9.IN26
BPM[10] => Equal10.IN24
BPM[10] => Equal11.IN26
BPM[10] => Equal12.IN26
BPM[10] => Equal13.IN28
BPM[10] => Equal14.IN25
BPM[10] => Equal15.IN26
BPM[10] => Equal16.IN27
BPM[10] => Equal17.IN27
BPM[10] => Equal18.IN26
BPM[11] => Equal0.IN25
BPM[11] => Equal1.IN24
BPM[11] => Equal2.IN23
BPM[11] => Equal3.IN25
BPM[11] => Equal4.IN24
BPM[11] => Equal5.IN26
BPM[11] => Equal6.IN25
BPM[11] => Equal7.IN23
BPM[11] => Equal8.IN24
BPM[11] => Equal9.IN25
BPM[11] => Equal10.IN23
BPM[11] => Equal11.IN25
BPM[11] => Equal12.IN25
BPM[11] => Equal13.IN27
BPM[11] => Equal14.IN24
BPM[11] => Equal15.IN25
BPM[11] => Equal16.IN26
BPM[11] => Equal17.IN26
BPM[11] => Equal18.IN25
BPM[12] => Equal0.IN24
BPM[12] => Equal1.IN23
BPM[12] => Equal2.IN22
BPM[12] => Equal3.IN24
BPM[12] => Equal4.IN23
BPM[12] => Equal5.IN25
BPM[12] => Equal6.IN24
BPM[12] => Equal7.IN22
BPM[12] => Equal8.IN23
BPM[12] => Equal9.IN24
BPM[12] => Equal10.IN22
BPM[12] => Equal11.IN24
BPM[12] => Equal12.IN24
BPM[12] => Equal13.IN26
BPM[12] => Equal14.IN23
BPM[12] => Equal15.IN24
BPM[12] => Equal16.IN25
BPM[12] => Equal17.IN25
BPM[12] => Equal18.IN24
BPM[13] => Equal0.IN23
BPM[13] => Equal1.IN22
BPM[13] => Equal2.IN21
BPM[13] => Equal3.IN23
BPM[13] => Equal4.IN22
BPM[13] => Equal5.IN24
BPM[13] => Equal6.IN23
BPM[13] => Equal7.IN21
BPM[13] => Equal8.IN22
BPM[13] => Equal9.IN23
BPM[13] => Equal10.IN21
BPM[13] => Equal11.IN23
BPM[13] => Equal12.IN23
BPM[13] => Equal13.IN25
BPM[13] => Equal14.IN22
BPM[13] => Equal15.IN23
BPM[13] => Equal16.IN24
BPM[13] => Equal17.IN24
BPM[13] => Equal18.IN23
BPM[14] => Equal0.IN22
BPM[14] => Equal1.IN21
BPM[14] => Equal2.IN20
BPM[14] => Equal3.IN22
BPM[14] => Equal4.IN21
BPM[14] => Equal5.IN23
BPM[14] => Equal6.IN22
BPM[14] => Equal7.IN20
BPM[14] => Equal8.IN21
BPM[14] => Equal9.IN22
BPM[14] => Equal10.IN20
BPM[14] => Equal11.IN22
BPM[14] => Equal12.IN22
BPM[14] => Equal13.IN24
BPM[14] => Equal14.IN21
BPM[14] => Equal15.IN22
BPM[14] => Equal16.IN23
BPM[14] => Equal17.IN23
BPM[14] => Equal18.IN22
BPM[15] => Equal0.IN21
BPM[15] => Equal1.IN20
BPM[15] => Equal2.IN19
BPM[15] => Equal3.IN21
BPM[15] => Equal4.IN20
BPM[15] => Equal5.IN22
BPM[15] => Equal6.IN21
BPM[15] => Equal7.IN19
BPM[15] => Equal8.IN20
BPM[15] => Equal9.IN21
BPM[15] => Equal10.IN19
BPM[15] => Equal11.IN21
BPM[15] => Equal12.IN21
BPM[15] => Equal13.IN23
BPM[15] => Equal14.IN20
BPM[15] => Equal15.IN21
BPM[15] => Equal16.IN22
BPM[15] => Equal17.IN22
BPM[15] => Equal18.IN21
sample1_pattern[0] => Mux0.IN19
sample1_pattern[1] => Mux0.IN18
sample1_pattern[2] => Mux0.IN17
sample1_pattern[3] => Mux0.IN16
sample1_pattern[4] => Mux0.IN15
sample1_pattern[5] => Mux0.IN14
sample1_pattern[6] => Mux0.IN13
sample1_pattern[7] => Mux0.IN12
sample1_pattern[8] => Mux0.IN11
sample1_pattern[9] => Mux0.IN10
sample1_pattern[10] => Mux0.IN9
sample1_pattern[11] => Mux0.IN8
sample1_pattern[12] => Mux0.IN7
sample1_pattern[13] => Mux0.IN6
sample1_pattern[14] => Mux0.IN5
sample1_pattern[15] => Mux0.IN4
sample2_pattern[0] => Mux1.IN19
sample2_pattern[1] => Mux1.IN18
sample2_pattern[2] => Mux1.IN17
sample2_pattern[3] => Mux1.IN16
sample2_pattern[4] => Mux1.IN15
sample2_pattern[5] => Mux1.IN14
sample2_pattern[6] => Mux1.IN13
sample2_pattern[7] => Mux1.IN12
sample2_pattern[8] => Mux1.IN11
sample2_pattern[9] => Mux1.IN10
sample2_pattern[10] => Mux1.IN9
sample2_pattern[11] => Mux1.IN8
sample2_pattern[12] => Mux1.IN7
sample2_pattern[13] => Mux1.IN6
sample2_pattern[14] => Mux1.IN5
sample2_pattern[15] => Mux1.IN4
sample3_pattern[0] => Mux2.IN19
sample3_pattern[1] => Mux2.IN18
sample3_pattern[2] => Mux2.IN17
sample3_pattern[3] => Mux2.IN16
sample3_pattern[4] => Mux2.IN15
sample3_pattern[5] => Mux2.IN14
sample3_pattern[6] => Mux2.IN13
sample3_pattern[7] => Mux2.IN12
sample3_pattern[8] => Mux2.IN11
sample3_pattern[9] => Mux2.IN10
sample3_pattern[10] => Mux2.IN9
sample3_pattern[11] => Mux2.IN8
sample3_pattern[12] => Mux2.IN7
sample3_pattern[13] => Mux2.IN6
sample3_pattern[14] => Mux2.IN5
sample3_pattern[15] => Mux2.IN4
sample4_pattern[0] => Mux3.IN19
sample4_pattern[1] => Mux3.IN18
sample4_pattern[2] => Mux3.IN17
sample4_pattern[3] => Mux3.IN16
sample4_pattern[4] => Mux3.IN15
sample4_pattern[5] => Mux3.IN14
sample4_pattern[6] => Mux3.IN13
sample4_pattern[7] => Mux3.IN12
sample4_pattern[8] => Mux3.IN11
sample4_pattern[9] => Mux3.IN10
sample4_pattern[10] => Mux3.IN9
sample4_pattern[11] => Mux3.IN8
sample4_pattern[12] => Mux3.IN7
sample4_pattern[13] => Mux3.IN6
sample4_pattern[14] => Mux3.IN5
sample4_pattern[15] => Mux3.IN4
CLOCK_50 => BPM_clk.CLK
CLOCK_50 => \prescaler:prescaler_counter[0].CLK
CLOCK_50 => \prescaler:prescaler_counter[1].CLK
CLOCK_50 => \prescaler:prescaler_counter[2].CLK
CLOCK_50 => \prescaler:prescaler_counter[3].CLK
CLOCK_50 => \prescaler:prescaler_counter[4].CLK
CLOCK_50 => \prescaler:prescaler_counter[5].CLK
CLOCK_50 => \prescaler:prescaler_counter[6].CLK
CLOCK_50 => \prescaler:prescaler_counter[7].CLK
CLOCK_50 => \prescaler:prescaler_counter[8].CLK
CLOCK_50 => \prescaler:prescaler_counter[9].CLK
CLOCK_50 => \prescaler:prescaler_counter[10].CLK
CLOCK_50 => \prescaler:prescaler_counter[11].CLK
CLOCK_50 => \prescaler:prescaler_counter[12].CLK
CLOCK_50 => \prescaler:prescaler_counter[13].CLK
CLOCK_50 => \prescaler:prescaler_counter[14].CLK
CLOCK_50 => \prescaler:prescaler_counter[15].CLK
CLOCK_50 => \prescaler:prescaler_counter[16].CLK
CLOCK_50 => \prescaler:prescaler_counter[17].CLK
CLOCK_50 => \prescaler:prescaler_counter[18].CLK
CLOCK_50 => \prescaler:prescaler_counter[19].CLK
CLOCK_50 => \prescaler:prescaler_counter[20].CLK
CLOCK_50 => \prescaler:prescaler_counter[21].CLK
CLOCK_50 => \prescaler:prescaler_counter[22].CLK
CLOCK_50 => \prescaler:prescaler_counter[23].CLK
CLOCK_50 => \prescaler:prescaler_counter[24].CLK
CLOCK_50 => \prescaler:prescaler_counter[25].CLK
CLOCK_50 => \prescaler:prescaler_counter[26].CLK
CLOCK_50 => \prescaler:prescaler_counter[27].CLK
CLOCK_50 => \prescaler:prescaler_counter[28].CLK
CLOCK_50 => \prescaler:prescaler_counter[29].CLK
CLOCK_50 => \prescaler:prescaler_counter[30].CLK
CLOCK_50 => \prescaler:prescaler_counter[31].CLK
sample1_en <= sample1_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample2_en <= sample2_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample3_en <= sample3_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sample4_en <= sample4_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CopySamples|sampleMixer:smplmx
CLOCK_50 => ~NO_FANOUT~
sample1_en => ~NO_FANOUT~
sample2_en => ~NO_FANOUT~
sample3_en => ~NO_FANOUT~
sample4_en => ~NO_FANOUT~
synth1_out[0] => ~NO_FANOUT~
synth1_out[1] => ~NO_FANOUT~
synth1_out[2] => ~NO_FANOUT~
synth1_out[3] => ~NO_FANOUT~
synth1_out[4] => ~NO_FANOUT~
synth1_out[5] => ~NO_FANOUT~
synth1_out[6] => ~NO_FANOUT~
synth1_out[7] => ~NO_FANOUT~
synth1_out[8] => ~NO_FANOUT~
synth1_out[9] => ~NO_FANOUT~
synth1_out[10] => ~NO_FANOUT~
synth1_out[11] => ~NO_FANOUT~
synth1_out[12] => ~NO_FANOUT~
synth1_out[13] => ~NO_FANOUT~
synth1_out[14] => ~NO_FANOUT~
synth1_out[15] => ~NO_FANOUT~
synth1_out[16] => ~NO_FANOUT~
synth1_out[17] => ~NO_FANOUT~
synth1_out[18] => ~NO_FANOUT~
synth1_out[19] => ~NO_FANOUT~
synth1_out[20] => ~NO_FANOUT~
synth1_out[21] => ~NO_FANOUT~
synth1_out[22] => ~NO_FANOUT~
synth1_out[23] => ~NO_FANOUT~
synth2_out[0] => ~NO_FANOUT~
synth2_out[1] => ~NO_FANOUT~
synth2_out[2] => ~NO_FANOUT~
synth2_out[3] => ~NO_FANOUT~
synth2_out[4] => ~NO_FANOUT~
synth2_out[5] => ~NO_FANOUT~
synth2_out[6] => ~NO_FANOUT~
synth2_out[7] => ~NO_FANOUT~
synth2_out[8] => ~NO_FANOUT~
synth2_out[9] => ~NO_FANOUT~
synth2_out[10] => ~NO_FANOUT~
synth2_out[11] => ~NO_FANOUT~
synth2_out[12] => ~NO_FANOUT~
synth2_out[13] => ~NO_FANOUT~
synth2_out[14] => ~NO_FANOUT~
synth2_out[15] => ~NO_FANOUT~
synth2_out[16] => ~NO_FANOUT~
synth2_out[17] => ~NO_FANOUT~
synth2_out[18] => ~NO_FANOUT~
synth2_out[19] => ~NO_FANOUT~
synth2_out[20] => ~NO_FANOUT~
synth2_out[21] => ~NO_FANOUT~
synth2_out[22] => ~NO_FANOUT~
synth2_out[23] => ~NO_FANOUT~
synth3_out[0] => ~NO_FANOUT~
synth3_out[1] => ~NO_FANOUT~
synth3_out[2] => ~NO_FANOUT~
synth3_out[3] => ~NO_FANOUT~
synth3_out[4] => ~NO_FANOUT~
synth3_out[5] => ~NO_FANOUT~
synth3_out[6] => ~NO_FANOUT~
synth3_out[7] => ~NO_FANOUT~
synth3_out[8] => ~NO_FANOUT~
synth3_out[9] => ~NO_FANOUT~
synth3_out[10] => ~NO_FANOUT~
synth3_out[11] => ~NO_FANOUT~
synth3_out[12] => ~NO_FANOUT~
synth3_out[13] => ~NO_FANOUT~
synth3_out[14] => ~NO_FANOUT~
synth3_out[15] => ~NO_FANOUT~
synth3_out[16] => ~NO_FANOUT~
synth3_out[17] => ~NO_FANOUT~
synth3_out[18] => ~NO_FANOUT~
synth3_out[19] => ~NO_FANOUT~
synth3_out[20] => ~NO_FANOUT~
synth3_out[21] => ~NO_FANOUT~
synth3_out[22] => ~NO_FANOUT~
synth3_out[23] => ~NO_FANOUT~
synth4_out[0] => ~NO_FANOUT~
synth4_out[1] => ~NO_FANOUT~
synth4_out[2] => ~NO_FANOUT~
synth4_out[3] => ~NO_FANOUT~
synth4_out[4] => ~NO_FANOUT~
synth4_out[5] => ~NO_FANOUT~
synth4_out[6] => ~NO_FANOUT~
synth4_out[7] => ~NO_FANOUT~
synth4_out[8] => ~NO_FANOUT~
synth4_out[9] => ~NO_FANOUT~
synth4_out[10] => ~NO_FANOUT~
synth4_out[11] => ~NO_FANOUT~
synth4_out[12] => ~NO_FANOUT~
synth4_out[13] => ~NO_FANOUT~
synth4_out[14] => ~NO_FANOUT~
synth4_out[15] => ~NO_FANOUT~
synth4_out[16] => ~NO_FANOUT~
synth4_out[17] => ~NO_FANOUT~
synth4_out[18] => ~NO_FANOUT~
synth4_out[19] => ~NO_FANOUT~
synth4_out[20] => ~NO_FANOUT~
synth4_out[21] => ~NO_FANOUT~
synth4_out[22] => ~NO_FANOUT~
synth4_out[23] => ~NO_FANOUT~
aud_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
aud_out[1] <= aud_out[1].DB_MAX_OUTPUT_PORT_TYPE
aud_out[2] <= aud_out[2].DB_MAX_OUTPUT_PORT_TYPE
aud_out[3] <= aud_out[3].DB_MAX_OUTPUT_PORT_TYPE
aud_out[4] <= aud_out[4].DB_MAX_OUTPUT_PORT_TYPE
aud_out[5] <= aud_out[5].DB_MAX_OUTPUT_PORT_TYPE
aud_out[6] <= aud_out[6].DB_MAX_OUTPUT_PORT_TYPE
aud_out[7] <= aud_out[7].DB_MAX_OUTPUT_PORT_TYPE
aud_out[8] <= aud_out[8].DB_MAX_OUTPUT_PORT_TYPE
aud_out[9] <= aud_out[9].DB_MAX_OUTPUT_PORT_TYPE
aud_out[10] <= aud_out[10].DB_MAX_OUTPUT_PORT_TYPE
aud_out[11] <= aud_out[11].DB_MAX_OUTPUT_PORT_TYPE
aud_out[12] <= aud_out[12].DB_MAX_OUTPUT_PORT_TYPE
aud_out[13] <= aud_out[13].DB_MAX_OUTPUT_PORT_TYPE
aud_out[14] <= aud_out[14].DB_MAX_OUTPUT_PORT_TYPE
aud_out[15] <= aud_out[15].DB_MAX_OUTPUT_PORT_TYPE
aud_out[16] <= aud_out[16].DB_MAX_OUTPUT_PORT_TYPE
aud_out[17] <= aud_out[17].DB_MAX_OUTPUT_PORT_TYPE
aud_out[18] <= aud_out[18].DB_MAX_OUTPUT_PORT_TYPE
aud_out[19] <= aud_out[19].DB_MAX_OUTPUT_PORT_TYPE
aud_out[20] <= aud_out[20].DB_MAX_OUTPUT_PORT_TYPE
aud_out[21] <= aud_out[21].DB_MAX_OUTPUT_PORT_TYPE
aud_out[22] <= aud_out[22].DB_MAX_OUTPUT_PORT_TYPE
aud_out[23] <= aud_out[23].DB_MAX_OUTPUT_PORT_TYPE


