0.6
2019.2
Nov  6 2019
21:42:20
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem0.v,1704338201,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_master_gmem1.v,1704338201,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/AESL_axi_slave_control.v,1704338201,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.autotb.v,1704338201,systemVerilog,,,,apatb_gsnh_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.v,1704338177,systemVerilog,,,,gsnh_gsnh,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_10ns_10ns_10_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_10ns_10ns_10_1_1;gsnh_gsnh_add_10ns_10ns_10_1_1_Adder_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_11ns_11ns_11_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_11ns_11ns_11_1_1;gsnh_gsnh_add_11ns_11ns_11_1_1_Adder_13,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_11ns_11s_11_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_11ns_11s_11_1_1;gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_18ns_18ns_18_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_18ns_18ns_18_1_1;gsnh_gsnh_add_18ns_18ns_18_1_1_Adder_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_19ns_19ns_19_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_19ns_19ns_19_1_1;gsnh_gsnh_add_19ns_19ns_19_1_1_Adder_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_5ns_5ns_5_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_5ns_5ns_5_1_1;gsnh_gsnh_add_5ns_5ns_5_1_1_Adder_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_6ns_6ns_6_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_6ns_6ns_6_1_1;gsnh_gsnh_add_6ns_6ns_6_1_1_Adder_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_9ns_9ns_9_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_9ns_9ns_9_1_1;gsnh_gsnh_add_9ns_9ns_9_1_1_Adder_7,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_add_9s_9ns_9_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_add_9s_9ns_9_1_1;gsnh_gsnh_add_9s_9ns_9_1_1_Adder_9,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_control_s_axi.v,1704338179,systemVerilog,,,,gsnh_gsnh_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1.v,1704338178,systemVerilog,,,,gsnh_gsnh_fsqrt_32ns_32ns_32_17_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gau_buf.v,1704338179,systemVerilog,,,,gsnh_gsnh_gau_buf;gsnh_gsnh_gau_buf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gmem0_m_axi.v,1704338179,systemVerilog,,,,gsnh_gsnh_gmem0_m_axi;gsnh_gsnh_gmem0_m_axi_buffer;gsnh_gsnh_gmem0_m_axi_decoder;gsnh_gsnh_gmem0_m_axi_fifo;gsnh_gsnh_gmem0_m_axi_read;gsnh_gsnh_gmem0_m_axi_reg_slice;gsnh_gsnh_gmem0_m_axi_throttl;gsnh_gsnh_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_gmem1_m_axi.v,1704338179,systemVerilog,,,,gsnh_gsnh_gmem1_m_axi;gsnh_gsnh_gmem1_m_axi_buffer;gsnh_gsnh_gmem1_m_axi_decoder;gsnh_gsnh_gmem1_m_axi_fifo;gsnh_gsnh_gmem1_m_axi_read;gsnh_gsnh_gmem1_m_axi_reg_slice;gsnh_gsnh_gmem1_m_axi_throttl;gsnh_gsnh_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1;gsnh_gsnh_mac_muladd_11s_11s_22s_22_4_1_DSP48_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_11s_22_4_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_mul_mul_11s_11s_22_4_1;gsnh_gsnh_mul_mul_11s_11s_22_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_11s_31_4_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_mul_mul_11s_11s_31_4_1;gsnh_gsnh_mul_mul_11s_11s_31_4_1_DSP48_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_8ns_28_4_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_mul_mul_11s_8ns_28_4_1;gsnh_gsnh_mul_mul_11s_8ns_28_4_1_DSP48_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_mul_mul_11s_8s_28_4_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_mul_mul_11s_8s_28_4_1;gsnh_gsnh_mul_mul_11s_8s_28_4_1_DSP48_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sdiv_20s_11s_20_24_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sdiv_20s_11s_20_24_1;gsnh_gsnh_sdiv_20s_11s_20_24_1_div;gsnh_gsnh_sdiv_20s_11s_20_24_1_div_u,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sitofp_32s_32_6_no_dsp_1.v,1704338178,systemVerilog,,,,gsnh_gsnh_sitofp_32s_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_11ns_11ns_11_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sub_11ns_11ns_11_1_1;gsnh_gsnh_sub_11ns_11ns_11_1_1_Adder_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_32ns_32ns_32_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sub_32ns_32ns_32_1_1;gsnh_gsnh_sub_32ns_32ns_32_1_1_Adder_11,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_5s_5ns_5_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sub_5s_5ns_5_1_1;gsnh_gsnh_sub_5s_5ns_5_1_1_Adder_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_8ns_8ns_8_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sub_8ns_8ns_8_1_1;gsnh_gsnh_sub_8ns_8ns_8_1_1_Adder_10,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh_sub_9ns_9ns_9_1_1.v,1704338179,systemVerilog,,,,gsnh_gsnh_sub_9ns_9ns_9_1_1;gsnh_gsnh_sub_9ns_9ns_9_1_1_Adder_5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_nms.v,1704338175,systemVerilog,,,,gsnh_nms,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_sobel.v,1704338174,systemVerilog,,,,gsnh_sobel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_sobel_line_buf.v,1704338179,systemVerilog,,,,gsnh_sobel_line_buf;gsnh_sobel_line_buf_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsnh_gsnh_ap_fsqrt_15_no_dsp_32.vhd,1704338252,vhdl,,,,gsnh_gsnh_ap_fsqrt_15_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/ip/xil_defaultlib/gsnh_gsnh_ap_sitofp_4_no_dsp_32.vhd,1704338251,vhdl,,,,gsnh_gsnh_ap_sitofp_4_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
