[05/27 08:31:21      0s] 
[05/27 08:31:21      0s] Cadence Innovus(TM) Implementation System.
[05/27 08:31:21      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/27 08:31:21      0s] 
[05/27 08:31:21      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[05/27 08:31:21      0s] Options:	
[05/27 08:31:21      0s] Date:		Fri May 27 08:31:21 2022
[05/27 08:31:21      0s] Host:		cad16 (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
[05/27 08:31:21      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/27 08:31:21      0s] 
[05/27 08:31:21      0s] License:
[05/27 08:31:22      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/27 08:31:22      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/27 08:31:59     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[05/27 08:32:01     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 08:32:01     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[05/27 08:32:01     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 08:32:01     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[05/27 08:32:01     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[05/27 08:32:01     18s] @(#)CDS: CPE v20.10-p006
[05/27 08:32:01     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 08:32:01     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[05/27 08:32:01     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[05/27 08:32:01     18s] @(#)CDS: RCDB 11.15.0
[05/27 08:32:01     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[05/27 08:32:01     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31784_cad16_b08189_qMVMCc.

[05/27 08:32:01     18s] Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
[05/27 08:32:04     20s] 
[05/27 08:32:04     20s] **INFO:  MMMC transition support version v31-84 
[05/27 08:32:04     20s] 
[05/27 08:32:04     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/27 08:32:04     20s] <CMD> suppressMessage ENCEXT-2799
[05/27 08:32:04     20s] <CMD> win
[05/27 08:33:38     30s] <CMD> encMessage warning 0
[05/27 08:33:38     30s] Suppress "**WARN ..." messages.
[05/27 08:33:38     30s] <CMD> encMessage debug 0
[05/27 08:33:38     30s] <CMD> encMessage info 0
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/27 08:33:38     30s] To increase the message display limit, refer to the product command reference manual.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/27 08:33:38     30s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/27 08:33:38     30s] Loading view definition file from /home/raid7_2/userb08/b08189/final/apr/apr_final/DBS/powerroute.dat/viewDefinition.tcl
[05/27 08:33:40     32s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[05/27 08:33:41     33s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[05/27 08:33:41     33s] *** End library_loading (cpu=0.05min, real=0.05min, mem=19.9M, fe_cpu=0.56min, fe_real=2.33min, fe_mem=831.3M) ***
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/27 08:33:41     33s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/27 08:33:41     33s] To increase the message display limit, refer to the product command reference manual.
[05/27 08:33:42     34s] *** Netlist is unique.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:42     34s] Loading preference file /home/raid7_2/userb08/b08189/final/apr/apr_final/DBS/powerroute.dat/gui.pref.tcl ...
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 08:33:44     35s] Loading place ...
[05/27 08:33:45     36s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/27 08:33:46     36s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:33:46     36s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.10-p004_1. They will be removed in the next release. 
[05/27 08:33:46     36s] timing_enable_default_delay_arc
[05/27 08:35:28     46s] <CMD> zoomBox -1398.04300 -731.43100 3713.49400 1686.93100
[05/27 08:35:30     46s] <CMD> zoomBox -1398.04400 -731.43100 3713.49400 1686.93100
[05/27 08:35:31     46s] <CMD> selectObject Module top_in
[05/27 08:35:32     46s] <CMD> zoomBox -1199.42900 -674.47000 3145.37900 1381.13800
[05/27 08:35:37     47s] <CMD> setDrawView place
[05/27 08:35:39     47s] <CMD> zoomBox -971.35900 -468.69700 2721.72800 1278.57000
[05/27 08:35:40     47s] <CMD> zoomBox -612.71900 -145.11900 2055.53800 1117.28200
[05/27 08:38:47     64s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/27 08:38:47     64s] <CMD> setEndCapMode -reset
[05/27 08:38:47     64s] <CMD> setEndCapMode -boundary_tap false
[05/27 08:38:47     64s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/27 08:38:47     64s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/27 08:38:47     64s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[05/27 08:38:47     64s] <CMD> setPlaceMode -reset
[05/27 08:38:47     64s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.76 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/27 08:38:50     64s] <CMD> setPlaceMode -fp false
[05/27 08:38:50     64s] <CMD> place_design
[05/27 08:38:50     64s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3761, percentage of missing scan cell = 0.00% (0 / 3761)
[05/27 08:38:50     64s] 
[05/27 08:38:50     64s] pdi colorize_geometry "" ""
[05/27 08:38:50     64s] 
[05/27 08:38:50     64s] ### Time Record (colorize_geometry) is installed.
[05/27 08:38:50     64s] #Start colorize_geometry on Fri May 27 08:38:50 2022
[05/27 08:38:50     64s] #
[05/27 08:38:50     64s] ### Time Record (Pre Callback) is installed.
[05/27 08:38:50     64s] ### Time Record (Pre Callback) is uninstalled.
[05/27 08:38:50     64s] ### Time Record (DB Import) is installed.
[05/27 08:38:50     64s] #create default rule from bind_ndr_rule rule=0x7fa39b148e20 0x7fa39410a018
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[0] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[10] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[11] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[1] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[2] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[3] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[4] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[5] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[6] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[7] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[8] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN in[9] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[0] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[10] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[11] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[1] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[2] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[3] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (NRDB-733) PIN out[4] in CELL_VIEW CHIP does not have physical port.
[05/27 08:38:51     65s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/27 08:38:51     65s] #To increase the message display limit, refer to the product command reference manual.
[05/27 08:38:51     65s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/27 08:38:51     65s] ### Time Record (DB Import) is uninstalled.
[05/27 08:38:51     65s] ### Time Record (DB Export) is installed.
[05/27 08:38:51     65s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/27 08:38:51     65s] ### Time Record (DB Export) is uninstalled.
[05/27 08:38:51     65s] ### Time Record (Post Callback) is installed.
[05/27 08:38:51     65s] ### Time Record (Post Callback) is uninstalled.
[05/27 08:38:51     65s] #
[05/27 08:38:51     65s] #colorize_geometry statistics:
[05/27 08:38:51     65s] #Cpu time = 00:00:01
[05/27 08:38:51     65s] #Elapsed time = 00:00:00
[05/27 08:38:51     65s] #Increased memory = 21.87 (MB)
[05/27 08:38:51     65s] #Total memory = 921.90 (MB)
[05/27 08:38:51     65s] #Peak memory = 922.79 (MB)
[05/27 08:38:51     65s] #Number of warnings = 21
[05/27 08:38:51     65s] #Total number of warnings = 21
[05/27 08:38:51     65s] #Number of fails = 0
[05/27 08:38:51     65s] #Total number of fails = 0
[05/27 08:38:51     65s] #Complete colorize_geometry on Fri May 27 08:38:51 2022
[05/27 08:38:51     65s] #
[05/27 08:38:51     65s] ### Time Record (colorize_geometry) is uninstalled.
[05/27 08:38:51     65s] ### 
[05/27 08:38:51     65s] ###   Scalability Statistics
[05/27 08:38:51     65s] ### 
[05/27 08:38:51     65s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:38:51     65s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/27 08:38:51     65s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:38:51     65s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/27 08:38:51     65s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/27 08:38:51     65s] ###   DB Import             |        00:00:01|        00:00:00|             1.0|
[05/27 08:38:51     65s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/27 08:38:51     65s] ###   Entire Command        |        00:00:01|        00:00:00|             1.2|
[05/27 08:38:51     65s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:38:51     65s] ### 
[05/27 08:38:51     65s] *** Starting placeDesign default flow ***
[05/27 08:38:51     65s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:38:51     65s] ### Creating LA Mngr. totSessionCpu=0:01:06 mem=1163.2M
[05/27 08:38:51     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:06 mem=1163.2M
[05/27 08:38:51     65s] *** Start deleteBufferTree ***
[05/27 08:38:53     67s] Info: Detect buffers to remove automatically.
[05/27 08:38:53     67s] Analyzing netlist ...
[05/27 08:38:53     68s] Updating netlist
[05/27 08:38:54     68s] AAE DB initialization (MEM=1206.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/27 08:38:54     68s] AAE_INFO: Cdb files are: 
[05/27 08:38:54     68s]  	/home/raid7_2/userb08/b08189/final/apr/apr_final/DBS/powerroute.dat/libs/mmmc/u18_ss.cdb
[05/27 08:38:54     68s] 	/home/raid7_2/userb08/b08189/final/apr/apr_final/DBS/powerroute.dat/libs/mmmc/u18_ff.cdb
[05/27 08:38:54     68s]  
[05/27 08:38:54     68s] Start AAE Lib Loading. (MEM=1206.18)
[05/27 08:38:56     70s] End AAE Lib Loading. (MEM=1308.36 CPU=0:00:01.4 Real=0:00:02.0)
[05/27 08:38:57     70s] 
[05/27 08:38:58     71s] *summary: 5568 instances (buffers/inverters) removed
[05/27 08:38:58     71s] *** Finish deleteBufferTree (0:00:05.7) ***
[05/27 08:38:58     71s] **INFO: Enable pre-place timing setting for timing analysis
[05/27 08:38:58     71s] Set Using Default Delay Limit as 101.
[05/27 08:38:58     71s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/27 08:38:58     71s] Set Default Net Delay as 0 ps.
[05/27 08:38:58     71s] Set Default Net Load as 0 pF. 
[05/27 08:38:58     71s] **INFO: Analyzing IO path groups for slack adjustment
[05/27 08:39:00     73s] Effort level <high> specified for reg2reg_tmp.31784 path_group
[05/27 08:39:00     73s] #################################################################################
[05/27 08:39:00     73s] # Design Stage: PreRoute
[05/27 08:39:00     73s] # Design Name: CHIP
[05/27 08:39:00     73s] # Design Mode: 90nm
[05/27 08:39:00     73s] # Analysis Mode: MMMC Non-OCV 
[05/27 08:39:00     73s] # Parasitics Mode: No SPEF/RCDB
[05/27 08:39:00     73s] # Signoff Settings: SI Off 
[05/27 08:39:00     73s] #################################################################################
[05/27 08:39:00     73s] Calculate delays in BcWc mode...
[05/27 08:39:00     73s] Calculate delays in BcWc mode...
[05/27 08:39:00     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1315.3M, InitMEM = 1312.1M)
[05/27 08:39:00     73s] Start delay calculation (fullDC) (1 T). (MEM=1315.28)
[05/27 08:39:00     73s] End AAE Lib Interpolated Model. (MEM=1331.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 08:39:00     74s] First Iteration Infinite Tw... 
[05/27 08:39:02     75s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/27 08:39:02     75s] Type 'man IMPESI-3086' for more detail.
[05/27 08:39:02     75s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/27 08:39:02     75s] Type 'man IMPESI-3086' for more detail.
[05/27 08:39:09     83s] Total number of fetched objects 23726
[05/27 08:39:10     83s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/27 08:39:10     83s] End delay calculation. (MEM=1416.22 CPU=0:00:08.2 REAL=0:00:08.0)
[05/27 08:39:10     83s] End delay calculation (fullDC). (MEM=1389.14 CPU=0:00:09.9 REAL=0:00:10.0)
[05/27 08:39:10     83s] *** CDM Built up (cpu=0:00:10.1  real=0:00:10.0  mem= 1389.1M) ***
[05/27 08:39:14     87s] **INFO: Disable pre-place timing setting for timing analysis
[05/27 08:39:14     87s] Set Using Default Delay Limit as 1000.
[05/27 08:39:14     87s] Set Default Net Delay as 1000 ps.
[05/27 08:39:14     87s] Set Default Net Load as 0.5 pF. 
[05/27 08:39:14     87s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/27 08:39:14     87s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1374.5M
[05/27 08:39:14     87s] Deleted 0 physical inst  (cell - / prefix -).
[05/27 08:39:14     87s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1374.5M
[05/27 08:39:14     87s] INFO: #ExclusiveGroups=0
[05/27 08:39:14     87s] INFO: There are no Exclusive Groups.
[05/27 08:39:14     87s] *** Starting "NanoPlace(TM) placement v#2 (mem=1374.5M)" ...
[05/27 08:39:14     87s] Wait...
[05/27 08:39:22     95s] *** Build Buffered Sizing Timing Model
[05/27 08:39:22     95s] (cpu=0:00:08.0 mem=1382.5M) ***
[05/27 08:39:22     95s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:39:22     95s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:39:22     95s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:39:22     95s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:39:23     96s] *** Build Virtual Sizing Timing Model
[05/27 08:39:23     96s] (cpu=0:00:08.6 mem=1385.5M) ***
[05/27 08:39:23     96s] No user-set net weight.
[05/27 08:39:23     96s] Net fanout histogram:
[05/27 08:39:23     96s] 2		: 16883 (71.2%) nets
[05/27 08:39:23     96s] 3		: 4894 (20.6%) nets
[05/27 08:39:23     96s] 4     -	14	: 1604 (6.8%) nets
[05/27 08:39:23     96s] 15    -	39	: 268 (1.1%) nets
[05/27 08:39:23     96s] 40    -	79	: 21 (0.1%) nets
[05/27 08:39:23     96s] 80    -	159	: 16 (0.1%) nets
[05/27 08:39:23     96s] 160   -	319	: 21 (0.1%) nets
[05/27 08:39:23     96s] 320   -	639	: 0 (0.0%) nets
[05/27 08:39:23     96s] 640   -	1279	: 0 (0.0%) nets
[05/27 08:39:23     96s] 1280  -	2559	: 0 (0.0%) nets
[05/27 08:39:23     96s] 2560  -	5119	: 2 (0.0%) nets
[05/27 08:39:23     96s] 5120+		: 0 (0.0%) nets
[05/27 08:39:23     96s] no activity file in design. spp won't run.
[05/27 08:39:23     96s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/27 08:39:23     96s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/27 08:39:23     96s] Define the scan chains before using this option.
[05/27 08:39:23     96s] Type 'man IMPSP-9042' for more detail.
[05/27 08:39:23     96s] # Building CHIP llgBox search-tree.
[05/27 08:39:23     96s] #std cell=20585 (0 fixed + 20585 movable) #buf cell=0 #inv cell=1446 #block=0 (0 floating + 0 preplaced)
[05/27 08:39:23     96s] #ioInst=303 #net=23709 #term=85111 #term/net=3.59, #fixedIo=303, #floatIo=0, #fixedPin=30, #floatPin=0
[05/27 08:39:23     96s] stdCell: 20585 single + 0 double + 0 multi
[05/27 08:39:23     96s] Total standard cell length = 125.4849 (mm), area = 0.6324 (mm^2)
[05/27 08:39:23     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1393.5M
[05/27 08:39:23     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1393.5M
[05/27 08:39:23     96s] Core basic site is core_5040
[05/27 08:39:23     96s] Use non-trimmed site array because memory saving is not enough.
[05/27 08:39:23     96s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 08:39:23     96s] SiteArray: use 1,105,920 bytes
[05/27 08:39:23     96s] SiteArray: current memory after site array memory allocation 1427.6M
[05/27 08:39:23     96s] SiteArray: FP blocked sites are writable
[05/27 08:39:23     96s] Estimated cell power/ground rail width = 0.866 um
[05/27 08:39:23     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:39:23     96s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.040, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.077, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF: Starting pre-place ADS at level 1, MEM:1427.6M
[05/27 08:39:23     96s] Skip ADS.
[05/27 08:39:23     96s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.009, MEM:1427.6M
[05/27 08:39:23     96s] Average module density = 1.022.
[05/27 08:39:23     96s] Density for the design = 1.022.
[05/27 08:39:23     96s]        = stdcell_area 202395 sites (632444 um^2) / alloc_area 198045 sites (618851 um^2).
[05/27 08:39:23     96s] Pin Density = 0.3223.
[05/27 08:39:23     96s]             = total # of pins 85111 / total area 264060.
[05/27 08:39:23     96s] OPERPROF: Starting spMPad at level 1, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF:   Starting spContextMPad at level 2, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1427.6M
[05/27 08:39:23     96s] **ERROR: (IMPSP-190):	Design has util 102.2% > 100%, placer cannot proceed. The problem may be caused by option 'setPlaceMode -place_global_max_density', density screens (softBlockages and partial blockages), or user-specified cell padding. Please correct this problem first.
OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1427.6M
[05/27 08:39:23     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1427.6M
[05/27 08:39:23     96s] *** Free Virtual Timing Model ...(mem=1427.6M)
[05/27 08:39:23     96s] 
[05/27 08:39:23     96s] *** Summary of all messages that are not suppressed in this session:
[05/27 08:39:23     96s] Severity  ID               Count  Summary                                  
[05/27 08:39:23     96s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[05/27 08:39:23     96s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[05/27 08:39:23     96s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/27 08:39:23     96s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[05/27 08:39:23     96s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/27 08:39:23     96s] *** Message Summary: 8 warning(s), 1 error(s)
[05/27 08:39:23     96s] 
[05/27 08:39:49     99s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/27 08:39:49     99s] <CMD> setEndCapMode -reset
[05/27 08:39:49     99s] <CMD> setEndCapMode -boundary_tap false
[05/27 08:39:49     99s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK} -maxAllowedDelay 1
[05/27 08:39:49     99s] <CMD> setPlaceMode -reset
[05/27 08:39:49     99s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.78 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/27 08:39:50     99s] <CMD> setPlaceMode -fp false
[05/27 08:39:50     99s] <CMD> place_design
[05/27 08:39:50     99s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3761, percentage of missing scan cell = 0.00% (0 / 3761)
[05/27 08:39:50     99s] 
[05/27 08:39:50     99s] pdi colorize_geometry "" ""
[05/27 08:39:50     99s] 
[05/27 08:39:50     99s] ### Time Record (colorize_geometry) is installed.
[05/27 08:39:50     99s] #Start colorize_geometry on Fri May 27 08:39:50 2022
[05/27 08:39:50     99s] #
[05/27 08:39:50     99s] ### Time Record (Pre Callback) is installed.
[05/27 08:39:50     99s] ### Time Record (Pre Callback) is uninstalled.
[05/27 08:39:50     99s] ### Time Record (DB Import) is installed.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[0] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[10] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[11] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[1] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[2] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[3] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[4] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[5] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[6] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[7] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[8] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN in[9] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[0] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[10] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[11] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[1] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[2] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[3] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (NRDB-733) PIN out[4] in CELL_VIEW CHIP does not have physical port.
[05/27 08:39:50     99s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/27 08:39:50     99s] #To increase the message display limit, refer to the product command reference manual.
[05/27 08:39:50     99s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/27 08:39:50     99s] ### Time Record (DB Import) is uninstalled.
[05/27 08:39:50     99s] ### Time Record (DB Export) is installed.
[05/27 08:39:50     99s] ### export design design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/27 08:39:50     99s] ### Time Record (DB Export) is uninstalled.
[05/27 08:39:50     99s] ### Time Record (Post Callback) is installed.
[05/27 08:39:50     99s] ### Time Record (Post Callback) is uninstalled.
[05/27 08:39:50     99s] #
[05/27 08:39:50     99s] #colorize_geometry statistics:
[05/27 08:39:50     99s] #Cpu time = 00:00:00
[05/27 08:39:50     99s] #Elapsed time = 00:00:00
[05/27 08:39:50     99s] #Increased memory = -75.81 (MB)
[05/27 08:39:50     99s] #Total memory = 1045.28 (MB)
[05/27 08:39:50     99s] #Peak memory = 1135.25 (MB)
[05/27 08:39:50     99s] #Number of warnings = 21
[05/27 08:39:50     99s] #Total number of warnings = 42
[05/27 08:39:50     99s] #Number of fails = 0
[05/27 08:39:50     99s] #Total number of fails = 0
[05/27 08:39:50     99s] #Complete colorize_geometry on Fri May 27 08:39:50 2022
[05/27 08:39:50     99s] #
[05/27 08:39:50     99s] ### Time Record (colorize_geometry) is uninstalled.
[05/27 08:39:50     99s] ### 
[05/27 08:39:50     99s] ###   Scalability Statistics
[05/27 08:39:50     99s] ### 
[05/27 08:39:50     99s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:39:50     99s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/27 08:39:50     99s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:39:50     99s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/27 08:39:50     99s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/27 08:39:50     99s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/27 08:39:50     99s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/27 08:39:50     99s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/27 08:39:50     99s] ### ------------------------+----------------+----------------+----------------+
[05/27 08:39:50     99s] ### 
[05/27 08:39:50     99s] *** Starting placeDesign default flow ***
[05/27 08:39:50     99s] ### Creating LA Mngr. totSessionCpu=0:01:40 mem=1398.6M
[05/27 08:39:50     99s] ### Creating LA Mngr, finished. totSessionCpu=0:01:40 mem=1398.6M
[05/27 08:39:50     99s] *** Start deleteBufferTree ***
[05/27 08:39:52    101s] Info: Detect buffers to remove automatically.
[05/27 08:39:52    101s] Analyzing netlist ...
[05/27 08:39:53    101s] Updating netlist
[05/27 08:39:53    101s] 
[05/27 08:39:53    102s] *summary: 20 instances (buffers/inverters) removed
[05/27 08:39:53    102s] *** Finish deleteBufferTree (0:00:02.6) ***
[05/27 08:39:53    102s] **INFO: Enable pre-place timing setting for timing analysis
[05/27 08:39:53    102s] Set Using Default Delay Limit as 101.
[05/27 08:39:53    102s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/27 08:39:53    102s] Set Default Net Delay as 0 ps.
[05/27 08:39:53    102s] Set Default Net Load as 0 pF. 
[05/27 08:39:53    102s] **INFO: Analyzing IO path groups for slack adjustment
[05/27 08:39:55    104s] Effort level <high> specified for reg2reg_tmp.31784 path_group
[05/27 08:39:55    104s] #################################################################################
[05/27 08:39:55    104s] # Design Stage: PreRoute
[05/27 08:39:55    104s] # Design Name: CHIP
[05/27 08:39:55    104s] # Design Mode: 90nm
[05/27 08:39:55    104s] # Analysis Mode: MMMC Non-OCV 
[05/27 08:39:55    104s] # Parasitics Mode: No SPEF/RCDB
[05/27 08:39:55    104s] # Signoff Settings: SI Off 
[05/27 08:39:55    104s] #################################################################################
[05/27 08:39:55    104s] Calculate delays in BcWc mode...
[05/27 08:39:55    104s] Calculate delays in BcWc mode...
[05/27 08:39:55    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1419.2M, InitMEM = 1419.2M)
[05/27 08:39:55    104s] Start delay calculation (fullDC) (1 T). (MEM=1419.19)
[05/27 08:39:56    104s] End AAE Lib Interpolated Model. (MEM=1435.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 08:40:04    113s] Total number of fetched objects 23710
[05/27 08:40:05    113s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/27 08:40:05    113s] End delay calculation. (MEM=1451.5 CPU=0:00:07.9 REAL=0:00:08.0)
[05/27 08:40:05    113s] End delay calculation (fullDC). (MEM=1451.5 CPU=0:00:09.5 REAL=0:00:10.0)
[05/27 08:40:05    113s] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1451.5M) ***
[05/27 08:40:09    117s] **INFO: Disable pre-place timing setting for timing analysis
[05/27 08:40:09    118s] Set Using Default Delay Limit as 1000.
[05/27 08:40:09    118s] Set Default Net Delay as 1000 ps.
[05/27 08:40:09    118s] Set Default Net Load as 0.5 pF. 
[05/27 08:40:09    118s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/27 08:40:09    118s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1436.9M
[05/27 08:40:09    118s] Deleted 0 physical inst  (cell - / prefix -).
[05/27 08:40:09    118s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1436.9M
[05/27 08:40:09    118s] INFO: #ExclusiveGroups=0
[05/27 08:40:09    118s] INFO: There are no Exclusive Groups.
[05/27 08:40:09    118s] *** Starting "NanoPlace(TM) placement v#2 (mem=1436.9M)" ...
[05/27 08:40:17    126s] *** Build Buffered Sizing Timing Model
[05/27 08:40:17    126s] (cpu=0:00:08.0 mem=1436.9M) ***
[05/27 08:40:17    126s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:40:17    126s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:40:17    126s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:40:17    126s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[05/27 08:40:18    126s] *** Build Virtual Sizing Timing Model
[05/27 08:40:18    126s] (cpu=0:00:08.6 mem=1436.9M) ***
[05/27 08:40:18    126s] No user-set net weight.
[05/27 08:40:18    126s] Net fanout histogram:
[05/27 08:40:18    126s] 2		: 16883 (71.3%) nets
[05/27 08:40:18    126s] 3		: 4891 (20.6%) nets
[05/27 08:40:18    126s] 4     -	14	: 1591 (6.7%) nets
[05/27 08:40:18    126s] 15    -	39	: 265 (1.1%) nets
[05/27 08:40:18    126s] 40    -	79	: 24 (0.1%) nets
[05/27 08:40:18    126s] 80    -	159	: 16 (0.1%) nets
[05/27 08:40:18    126s] 160   -	319	: 21 (0.1%) nets
[05/27 08:40:18    126s] 320   -	639	: 0 (0.0%) nets
[05/27 08:40:18    126s] 640   -	1279	: 0 (0.0%) nets
[05/27 08:40:18    126s] 1280  -	2559	: 0 (0.0%) nets
[05/27 08:40:18    126s] 2560  -	5119	: 2 (0.0%) nets
[05/27 08:40:18    126s] 5120+		: 0 (0.0%) nets
[05/27 08:40:18    126s] no activity file in design. spp won't run.
[05/27 08:40:18    126s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/27 08:40:18    126s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/27 08:40:18    126s] Define the scan chains before using this option.
[05/27 08:40:18    126s] Type 'man IMPSP-9042' for more detail.
[05/27 08:40:18    126s] All LLGs are deleted
[05/27 08:40:18    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1436.9M
[05/27 08:40:18    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1436.9M
[05/27 08:40:18    126s] #std cell=20569 (0 fixed + 20569 movable) #buf cell=0 #inv cell=1430 #block=0 (0 floating + 0 preplaced)
[05/27 08:40:18    126s] #ioInst=303 #net=23693 #term=85079 #term/net=3.59, #fixedIo=303, #floatIo=0, #fixedPin=30, #floatPin=0
[05/27 08:40:18    126s] stdCell: 20569 single + 0 double + 0 multi
[05/27 08:40:18    126s] Total standard cell length = 125.4651 (mm), area = 0.6323 (mm^2)
[05/27 08:40:18    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1436.9M
[05/27 08:40:18    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1436.9M
[05/27 08:40:18    126s] Core basic site is core_5040
[05/27 08:40:18    126s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 08:40:18    126s] SiteArray: use 1,105,920 bytes
[05/27 08:40:18    126s] SiteArray: current memory after site array memory allocation 1468.9M
[05/27 08:40:18    126s] SiteArray: FP blocked sites are writable
[05/27 08:40:18    126s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:40:18    126s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1468.9M
[05/27 08:40:18    126s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1468.9M
[05/27 08:40:18    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.040, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.076, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF: Starting pre-place ADS at level 1, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1468.9M
[05/27 08:40:18    127s] ADSU 0.958 -> 0.958. GS 40.320
[05/27 08:40:18    127s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.050, REAL:0.048, MEM:1468.9M
[05/27 08:40:18    127s] Average module density = 0.958.
[05/27 08:40:18    127s] Density for the design = 0.958.
[05/27 08:40:18    127s]        = stdcell_area 202363 sites (632344 um^2) / alloc_area 211248 sites (660108 um^2).
[05/27 08:40:18    127s] Pin Density = 0.3222.
[05/27 08:40:18    127s]             = total # of pins 85079 / total area 264060.
[05/27 08:40:18    127s] OPERPROF: Starting spMPad at level 1, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:   Starting spContextMPad at level 2, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.002, MEM:1468.9M
[05/27 08:40:18    127s] Identified 7 spare or floating instances, with no clusters.
[05/27 08:40:18    127s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1468.9M
[05/27 08:40:18    127s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.004, MEM:1468.9M
[05/27 08:40:18    127s] === lastAutoLevel = 9 
[05/27 08:40:18    127s] OPERPROF: Starting spInitNetWt at level 1, MEM:1468.9M
[05/27 08:40:18    127s] 0 delay mode for cte enabled initNetWt.
[05/27 08:40:18    127s] no activity file in design. spp won't run.
[05/27 08:40:18    127s] [spp] 0
[05/27 08:40:18    127s] [adp] 0:1:1:3
[05/27 08:40:21    130s] 0 delay mode for cte disabled initNetWt.
[05/27 08:40:21    130s] OPERPROF: Finished spInitNetWt at level 1, CPU:3.650, REAL:3.641, MEM:1466.9M
[05/27 08:40:21    130s] Clock gating cells determined by native netlist tracing.
[05/27 08:40:21    130s] no activity file in design. spp won't run.
[05/27 08:40:21    130s] no activity file in design. spp won't run.
[05/27 08:40:21    130s] OPERPROF: Starting npMain at level 1, MEM:1466.9M
[05/27 08:40:23    130s] OPERPROF:   Starting npPlace at level 2, MEM:1466.9M
[05/27 08:40:23    131s] Iteration  1: Total net bbox = 6.198e+04 (3.20e+04 3.00e+04)
[05/27 08:40:23    131s]               Est.  stn bbox = 7.803e+04 (3.97e+04 3.84e+04)
[05/27 08:40:23    131s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1490.9M
[05/27 08:40:23    131s] Iteration  2: Total net bbox = 6.198e+04 (3.20e+04 3.00e+04)
[05/27 08:40:23    131s]               Est.  stn bbox = 7.803e+04 (3.97e+04 3.84e+04)
[05/27 08:40:23    131s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1490.9M
[05/27 08:40:23    131s] exp_mt_sequential is set from setPlaceMode option to 1
[05/27 08:40:23    131s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/27 08:40:23    131s] place_exp_mt_interval set to default 32
[05/27 08:40:23    131s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/27 08:40:29    137s] Iteration  3: Total net bbox = 6.606e+04 (3.35e+04 3.26e+04)
[05/27 08:40:29    137s]               Est.  stn bbox = 8.815e+04 (4.47e+04 4.35e+04)
[05/27 08:40:29    137s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 1524.7M
[05/27 08:40:29    137s] Total number of setup views is 2.
[05/27 08:40:46    154s] Total number of active setup views is 1.
[05/27 08:40:46    154s] Active setup views:
[05/27 08:40:46    154s]     av_scan_mode_max
[05/27 08:40:56    164s] Iteration  4: Total net bbox = 3.700e+05 (2.69e+05 1.01e+05)
[05/27 08:40:56    164s]               Est.  stn bbox = 4.990e+05 (3.67e+05 1.32e+05)
[05/27 08:40:56    164s]               cpu = 0:00:27.3 real = 0:00:27.0 mem = 1592.6M
[05/27 08:40:56    164s] Total number of setup views is 1.
[05/27 08:40:56    164s] Total number of active setup views is 1.
[05/27 08:40:56    164s] Active setup views:
[05/27 08:40:56    164s]     av_scan_mode_max
[05/27 08:41:04    172s] Iteration  5: Total net bbox = 4.445e+05 (2.69e+05 1.75e+05)
[05/27 08:41:04    172s]               Est.  stn bbox = 6.160e+05 (3.81e+05 2.35e+05)
[05/27 08:41:04    172s]               cpu = 0:00:08.1 real = 0:00:08.0 mem = 1592.6M
[05/27 08:41:04    172s] OPERPROF:   Finished npPlace at level 2, CPU:41.560, REAL:41.716, MEM:1592.6M
[05/27 08:41:04    172s] OPERPROF: Finished npMain at level 1, CPU:41.750, REAL:42.882, MEM:1592.6M
[05/27 08:41:04    172s] OPERPROF: Starting npMain at level 1, MEM:1592.6M
[05/27 08:41:05    172s] OPERPROF:   Starting npPlace at level 2, MEM:1592.6M
[05/27 08:41:05    172s] Total number of setup views is 1.
[05/27 08:41:05    172s] Total number of active setup views is 1.
[05/27 08:41:05    172s] Active setup views:
[05/27 08:41:05    172s]     av_scan_mode_max
[05/27 08:41:17    184s] Iteration  6: Total net bbox = 4.974e+05 (2.74e+05 2.23e+05)
[05/27 08:41:17    184s]               Est.  stn bbox = 6.942e+05 (3.95e+05 2.99e+05)
[05/27 08:41:17    184s]               cpu = 0:00:12.0 real = 0:00:12.0 mem = 1595.7M
[05/27 08:41:17    184s] OPERPROF:   Finished npPlace at level 2, CPU:12.030, REAL:12.008, MEM:1595.7M
[05/27 08:41:17    184s] OPERPROF: Finished npMain at level 1, CPU:12.250, REAL:12.226, MEM:1595.7M
[05/27 08:41:17    184s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1595.7M
[05/27 08:41:17    184s] Starting Early Global Route rough congestion estimation: mem = 1595.7M
[05/27 08:41:17    184s] (I)       Started Loading and Dumping File ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Reading DB...
[05/27 08:41:17    184s] (I)       Read data from FE... (mem=1595.7M)
[05/27 08:41:17    184s] (I)       Read nodes and places... (mem=1595.7M)
[05/27 08:41:17    184s] (I)       Done Read nodes and places (cpu=0.020s, mem=1595.7M)
[05/27 08:41:17    184s] (I)       Read nets... (mem=1595.7M)
[05/27 08:41:17    184s] (I)       Done Read nets (cpu=0.080s, mem=1595.7M)
[05/27 08:41:17    184s] (I)       Done Read data from FE (cpu=0.100s, mem=1595.7M)
[05/27 08:41:17    184s] (I)       before initializing RouteDB syMemory usage = 1595.7 MB
[05/27 08:41:17    184s] (I)       == Non-default Options ==
[05/27 08:41:17    184s] (I)       Print mode                                         : 2
[05/27 08:41:17    184s] (I)       Stop if highly congested                           : false
[05/27 08:41:17    184s] (I)       Maximum routing layer                              : 6
[05/27 08:41:17    184s] (I)       Assign partition pins                              : false
[05/27 08:41:17    184s] (I)       Support large GCell                                : true
[05/27 08:41:17    184s] (I)       Number of rows per GCell                           : 12
[05/27 08:41:17    184s] (I)       Max num rows per GCell                             : 32
[05/27 08:41:17    184s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 08:41:17    184s] (I)       Use row-based GCell size
[05/27 08:41:17    184s] (I)       GCell unit size  : 5040
[05/27 08:41:17    184s] (I)       GCell multiplier : 12
[05/27 08:41:17    184s] (I)       build grid graph
[05/27 08:41:17    184s] (I)       build grid graph start
[05/27 08:41:17    184s] [NR-eGR] Track table information for default rule: 
[05/27 08:41:17    184s] [NR-eGR] metal1 has no routable track
[05/27 08:41:17    184s] [NR-eGR] metal2 has single uniform track structure
[05/27 08:41:17    184s] [NR-eGR] metal3 has single uniform track structure
[05/27 08:41:17    184s] [NR-eGR] metal4 has single uniform track structure
[05/27 08:41:17    184s] [NR-eGR] metal5 has single uniform track structure
[05/27 08:41:17    184s] [NR-eGR] metal6 has single uniform track structure
[05/27 08:41:17    184s] (I)       build grid graph end
[05/27 08:41:17    184s] (I)       ===========================================================================
[05/27 08:41:17    184s] (I)       == Report All Rule Vias ==
[05/27 08:41:17    184s] (I)       ===========================================================================
[05/27 08:41:17    184s] (I)        Via Rule : (Default)
[05/27 08:41:17    184s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 08:41:17    184s] (I)       ---------------------------------------------------------------------------
[05/27 08:41:17    184s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 08:41:17    184s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 08:41:17    184s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 08:41:17    184s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 08:41:17    184s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 08:41:17    184s] (I)       ===========================================================================
[05/27 08:41:17    184s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Num PG vias on layer 2 : 0
[05/27 08:41:17    184s] (I)       Num PG vias on layer 3 : 0
[05/27 08:41:17    184s] (I)       Num PG vias on layer 4 : 0
[05/27 08:41:17    184s] (I)       Num PG vias on layer 5 : 0
[05/27 08:41:17    184s] (I)       Num PG vias on layer 6 : 0
[05/27 08:41:17    184s] [NR-eGR] Read 32960 PG shapes
[05/27 08:41:17    184s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] [NR-eGR] #Routing Blockages  : 0
[05/27 08:41:17    184s] [NR-eGR] #Instance Blockages : 2061
[05/27 08:41:17    184s] [NR-eGR] #PG Blockages       : 32960
[05/27 08:41:17    184s] [NR-eGR] #Halo Blockages     : 0
[05/27 08:41:17    184s] [NR-eGR] #Boundary Blockages : 0
[05/27 08:41:17    184s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 08:41:17    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 08:41:17    184s] (I)       readDataFromPlaceDB
[05/27 08:41:17    184s] (I)       Read net information..
[05/27 08:41:17    184s] [NR-eGR] Read numTotalNets=23693  numIgnoredNets=0
[05/27 08:41:17    184s] (I)       Read testcase time = 0.010 seconds
[05/27 08:41:17    184s] 
[05/27 08:41:17    184s] (I)       early_global_route_priority property id does not exist.
[05/27 08:41:17    184s] (I)       Start initializing grid graph
[05/27 08:41:17    184s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 08:41:17    184s] (I)       End initializing grid graph
[05/27 08:41:17    184s] (I)       Model blockages into capacity
[05/27 08:41:17    184s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 08:41:17    184s] (I)       Started Modeling ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 08:41:17    184s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 08:41:17    184s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 08:41:17    184s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 08:41:17    184s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 08:41:17    184s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       -- layer congestion ratio --
[05/27 08:41:17    184s] (I)       Layer 1 : 0.100000
[05/27 08:41:17    184s] (I)       Layer 2 : 0.700000
[05/27 08:41:17    184s] (I)       Layer 3 : 0.700000
[05/27 08:41:17    184s] (I)       Layer 4 : 0.700000
[05/27 08:41:17    184s] (I)       Layer 5 : 0.700000
[05/27 08:41:17    184s] (I)       Layer 6 : 0.700000
[05/27 08:41:17    184s] (I)       ----------------------------
[05/27 08:41:17    184s] (I)       Number of ignored nets = 0
[05/27 08:41:17    184s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 08:41:17    184s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 08:41:17    184s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 08:41:17    184s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 08:41:17    184s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 08:41:17    184s] (I)       Before initializing Early Global Route syMemory usage = 1595.7 MB
[05/27 08:41:17    184s] (I)       Ndr track 0 does not exist
[05/27 08:41:17    184s] (I)       ---------------------Grid Graph Info--------------------
[05/27 08:41:17    184s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 08:41:17    184s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 08:41:17    184s] (I)       Site width          :   620  (dbu)
[05/27 08:41:17    184s] (I)       Row height          :  5040  (dbu)
[05/27 08:41:17    184s] (I)       GCell width         : 60480  (dbu)
[05/27 08:41:17    184s] (I)       GCell height        : 60480  (dbu)
[05/27 08:41:17    184s] (I)       Grid                :    23    23     6
[05/27 08:41:17    184s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 08:41:17    184s] (I)       Vertical capacity   :     0 60480     0 60480     0 60480
[05/27 08:41:17    184s] (I)       Horizontal capacity :     0     0 60480     0 60480     0
[05/27 08:41:17    184s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 08:41:17    184s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 08:41:17    184s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 08:41:17    184s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 08:41:17    184s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 08:41:17    184s] (I)       Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[05/27 08:41:17    184s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 08:41:17    184s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 08:41:17    184s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 08:41:17    184s] (I)       --------------------------------------------------------
[05/27 08:41:17    184s] 
[05/27 08:41:17    184s] [NR-eGR] ============ Routing rule table ============
[05/27 08:41:17    184s] [NR-eGR] Rule id: 0  Nets: 23663 
[05/27 08:41:17    184s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 08:41:17    184s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 08:41:17    184s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:41:17    184s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:41:17    184s] [NR-eGR] ========================================
[05/27 08:41:17    184s] [NR-eGR] 
[05/27 08:41:17    184s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 08:41:17    184s] (I)       blocked tracks on layer2 : = 26186 / 50071 (52.30%)
[05/27 08:41:17    184s] (I)       blocked tracks on layer3 : = 26324 / 55453 (47.47%)
[05/27 08:41:17    184s] (I)       blocked tracks on layer4 : = 26546 / 50071 (53.02%)
[05/27 08:41:17    184s] (I)       blocked tracks on layer5 : = 28812 / 55453 (51.96%)
[05/27 08:41:17    184s] (I)       blocked tracks on layer6 : = 5632 / 12512 (45.01%)
[05/27 08:41:17    184s] (I)       After initializing Early Global Route syMemory usage = 1595.7 MB
[05/27 08:41:17    184s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Reset routing kernel
[05/27 08:41:17    184s] (I)       ============= Initialization =============
[05/27 08:41:17    184s] (I)       numLocalWires=104651  numGlobalNetBranches=25414  numLocalNetBranches=27195
[05/27 08:41:17    184s] (I)       totalPins=85019  totalGlobalPin=14493 (17.05%)
[05/27 08:41:17    184s] (I)       Started Build MST ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Generate topology with single threads
[05/27 08:41:17    184s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       total 2D Cap : 130648 = (65062 H, 65586 V)
[05/27 08:41:17    184s] (I)       
[05/27 08:41:17    184s] (I)       ============  Phase 1a Route ============
[05/27 08:41:17    184s] (I)       Started Phase 1a ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    184s] (I)       Started Pattern routing ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/27 08:41:17    185s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       Usage: 10852 = (6320 H, 4532 V) = (9.71% H, 6.91% V) = (3.822e+05um H, 2.741e+05um V)
[05/27 08:41:17    185s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       
[05/27 08:41:17    185s] (I)       ============  Phase 1b Route ============
[05/27 08:41:17    185s] (I)       Started Phase 1b ( Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] (I)       Usage: 10852 = (6320 H, 4532 V) = (9.71% H, 6.91% V) = (3.822e+05um H, 2.741e+05um V)
[05/27 08:41:17    185s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/27 08:41:17    185s] 
[05/27 08:41:17    185s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1595.68 MB )
[05/27 08:41:17    185s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 08:41:17    185s] Finished Early Global Route rough congestion estimation: mem = 1595.7M
[05/27 08:41:17    185s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.179, MEM:1595.7M
[05/27 08:41:17    185s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/27 08:41:17    185s] OPERPROF: Starting CDPad at level 1, MEM:1595.7M
[05/27 08:41:17    185s] CDPadU 0.958 -> 0.958. R=0.958, N=20569, GS=60.480
[05/27 08:41:17    185s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.072, MEM:1595.7M
[05/27 08:41:17    185s] OPERPROF: Starting npMain at level 1, MEM:1595.7M
[05/27 08:41:17    185s] OPERPROF:   Starting npPlace at level 2, MEM:1595.7M
[05/27 08:41:17    185s] Total number of setup views is 1.
[05/27 08:41:17    185s] Total number of active setup views is 1.
[05/27 08:41:17    185s] Active setup views:
[05/27 08:41:17    185s]     av_scan_mode_max
[05/27 08:41:17    185s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.099, MEM:1625.8M
[05/27 08:41:17    185s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.297, MEM:1625.8M
[05/27 08:41:17    185s] Global placement CDP skipped at cutLevel 7.
[05/27 08:41:17    185s] Iteration  7: Total net bbox = 5.656e+05 (3.36e+05 2.29e+05)
[05/27 08:41:17    185s]               Est.  stn bbox = 7.634e+05 (4.58e+05 3.06e+05)
[05/27 08:41:17    185s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1625.8M
[05/27 08:41:27    195s] nrCritNet: 5.00% ( 1184 / 23693 ) cutoffSlk: -8224.4ps stdDelay: 53.6ps
[05/27 08:41:28    195s] nrCritNet: 2.00% ( 473 / 23693 ) cutoffSlk: -10872.9ps stdDelay: 53.6ps
[05/27 08:41:28    195s] Iteration  8: Total net bbox = 5.668e+05 (3.37e+05 2.30e+05)
[05/27 08:41:28    195s]               Est.  stn bbox = 7.644e+05 (4.58e+05 3.07e+05)
[05/27 08:41:28    195s]               cpu = 0:00:10.5 real = 0:00:11.0 mem = 1625.8M
[05/27 08:41:28    195s] OPERPROF: Starting npMain at level 1, MEM:1625.8M
[05/27 08:41:28    196s] OPERPROF:   Starting npPlace at level 2, MEM:1625.8M
[05/27 08:41:28    196s] Total number of setup views is 1.
[05/27 08:41:28    196s] Total number of active setup views is 1.
[05/27 08:41:28    196s] Active setup views:
[05/27 08:41:28    196s]     av_scan_mode_max
[05/27 08:41:42    210s] OPERPROF:   Finished npPlace at level 2, CPU:14.690, REAL:14.665, MEM:1625.8M
[05/27 08:41:42    210s] OPERPROF: Finished npMain at level 1, CPU:14.890, REAL:14.862, MEM:1625.8M
[05/27 08:41:43    210s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1625.8M
[05/27 08:41:43    210s] Starting Early Global Route rough congestion estimation: mem = 1625.8M
[05/27 08:41:43    210s] (I)       Started Loading and Dumping File ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Reading DB...
[05/27 08:41:43    210s] (I)       Read data from FE... (mem=1625.8M)
[05/27 08:41:43    210s] (I)       Read nodes and places... (mem=1625.8M)
[05/27 08:41:43    210s] (I)       Done Read nodes and places (cpu=0.020s, mem=1625.8M)
[05/27 08:41:43    210s] (I)       Read nets... (mem=1625.8M)
[05/27 08:41:43    210s] (I)       Done Read nets (cpu=0.080s, mem=1625.8M)
[05/27 08:41:43    210s] (I)       Done Read data from FE (cpu=0.100s, mem=1625.8M)
[05/27 08:41:43    210s] (I)       before initializing RouteDB syMemory usage = 1625.8 MB
[05/27 08:41:43    210s] (I)       == Non-default Options ==
[05/27 08:41:43    210s] (I)       Print mode                                         : 2
[05/27 08:41:43    210s] (I)       Stop if highly congested                           : false
[05/27 08:41:43    210s] (I)       Maximum routing layer                              : 6
[05/27 08:41:43    210s] (I)       Assign partition pins                              : false
[05/27 08:41:43    210s] (I)       Support large GCell                                : true
[05/27 08:41:43    210s] (I)       Number of rows per GCell                           : 6
[05/27 08:41:43    210s] (I)       Max num rows per GCell                             : 32
[05/27 08:41:43    210s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 08:41:43    210s] (I)       Use row-based GCell size
[05/27 08:41:43    210s] (I)       GCell unit size  : 5040
[05/27 08:41:43    210s] (I)       GCell multiplier : 6
[05/27 08:41:43    210s] (I)       build grid graph
[05/27 08:41:43    210s] (I)       build grid graph start
[05/27 08:41:43    210s] [NR-eGR] Track table information for default rule: 
[05/27 08:41:43    210s] [NR-eGR] metal1 has no routable track
[05/27 08:41:43    210s] [NR-eGR] metal2 has single uniform track structure
[05/27 08:41:43    210s] [NR-eGR] metal3 has single uniform track structure
[05/27 08:41:43    210s] [NR-eGR] metal4 has single uniform track structure
[05/27 08:41:43    210s] [NR-eGR] metal5 has single uniform track structure
[05/27 08:41:43    210s] [NR-eGR] metal6 has single uniform track structure
[05/27 08:41:43    210s] (I)       build grid graph end
[05/27 08:41:43    210s] (I)       ===========================================================================
[05/27 08:41:43    210s] (I)       == Report All Rule Vias ==
[05/27 08:41:43    210s] (I)       ===========================================================================
[05/27 08:41:43    210s] (I)        Via Rule : (Default)
[05/27 08:41:43    210s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 08:41:43    210s] (I)       ---------------------------------------------------------------------------
[05/27 08:41:43    210s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 08:41:43    210s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 08:41:43    210s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 08:41:43    210s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 08:41:43    210s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 08:41:43    210s] (I)       ===========================================================================
[05/27 08:41:43    210s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Num PG vias on layer 2 : 0
[05/27 08:41:43    210s] (I)       Num PG vias on layer 3 : 0
[05/27 08:41:43    210s] (I)       Num PG vias on layer 4 : 0
[05/27 08:41:43    210s] (I)       Num PG vias on layer 5 : 0
[05/27 08:41:43    210s] (I)       Num PG vias on layer 6 : 0
[05/27 08:41:43    210s] [NR-eGR] Read 32960 PG shapes
[05/27 08:41:43    210s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] [NR-eGR] #Routing Blockages  : 0
[05/27 08:41:43    210s] [NR-eGR] #Instance Blockages : 2061
[05/27 08:41:43    210s] [NR-eGR] #PG Blockages       : 32960
[05/27 08:41:43    210s] [NR-eGR] #Halo Blockages     : 0
[05/27 08:41:43    210s] [NR-eGR] #Boundary Blockages : 0
[05/27 08:41:43    210s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 08:41:43    210s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 08:41:43    210s] (I)       readDataFromPlaceDB
[05/27 08:41:43    210s] (I)       Read net information..
[05/27 08:41:43    210s] [NR-eGR] Read numTotalNets=23693  numIgnoredNets=0
[05/27 08:41:43    210s] (I)       Read testcase time = 0.000 seconds
[05/27 08:41:43    210s] 
[05/27 08:41:43    210s] (I)       early_global_route_priority property id does not exist.
[05/27 08:41:43    210s] (I)       Start initializing grid graph
[05/27 08:41:43    210s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 08:41:43    210s] (I)       End initializing grid graph
[05/27 08:41:43    210s] (I)       Model blockages into capacity
[05/27 08:41:43    210s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 08:41:43    210s] (I)       Started Modeling ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 08:41:43    210s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 08:41:43    210s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 08:41:43    210s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 08:41:43    210s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 08:41:43    210s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       -- layer congestion ratio --
[05/27 08:41:43    210s] (I)       Layer 1 : 0.100000
[05/27 08:41:43    210s] (I)       Layer 2 : 0.700000
[05/27 08:41:43    210s] (I)       Layer 3 : 0.700000
[05/27 08:41:43    210s] (I)       Layer 4 : 0.700000
[05/27 08:41:43    210s] (I)       Layer 5 : 0.700000
[05/27 08:41:43    210s] (I)       Layer 6 : 0.700000
[05/27 08:41:43    210s] (I)       ----------------------------
[05/27 08:41:43    210s] (I)       Number of ignored nets = 0
[05/27 08:41:43    210s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 08:41:43    210s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 08:41:43    210s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 08:41:43    210s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 08:41:43    210s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 08:41:43    210s] (I)       Before initializing Early Global Route syMemory usage = 1625.8 MB
[05/27 08:41:43    210s] (I)       Ndr track 0 does not exist
[05/27 08:41:43    210s] (I)       ---------------------Grid Graph Info--------------------
[05/27 08:41:43    210s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 08:41:43    210s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 08:41:43    210s] (I)       Site width          :   620  (dbu)
[05/27 08:41:43    210s] (I)       Row height          :  5040  (dbu)
[05/27 08:41:43    210s] (I)       GCell width         : 30240  (dbu)
[05/27 08:41:43    210s] (I)       GCell height        : 30240  (dbu)
[05/27 08:41:43    210s] (I)       Grid                :    45    45     6
[05/27 08:41:43    210s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 08:41:43    210s] (I)       Vertical capacity   :     0 30240     0 30240     0 30240
[05/27 08:41:43    210s] (I)       Horizontal capacity :     0     0 30240     0 30240     0
[05/27 08:41:43    210s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 08:41:43    210s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 08:41:43    210s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 08:41:43    210s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 08:41:43    210s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 08:41:43    210s] (I)       Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[05/27 08:41:43    210s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 08:41:43    210s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 08:41:43    210s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 08:41:43    210s] (I)       --------------------------------------------------------
[05/27 08:41:43    210s] 
[05/27 08:41:43    210s] [NR-eGR] ============ Routing rule table ============
[05/27 08:41:43    210s] [NR-eGR] Rule id: 0  Nets: 23663 
[05/27 08:41:43    210s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 08:41:43    210s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 08:41:43    210s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:41:43    210s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:41:43    210s] [NR-eGR] ========================================
[05/27 08:41:43    210s] [NR-eGR] 
[05/27 08:41:43    210s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 08:41:43    210s] (I)       blocked tracks on layer2 : = 46507 / 97965 (47.47%)
[05/27 08:41:43    210s] (I)       blocked tracks on layer3 : = 45686 / 108495 (42.11%)
[05/27 08:41:43    210s] (I)       blocked tracks on layer4 : = 47923 / 97965 (48.92%)
[05/27 08:41:43    210s] (I)       blocked tracks on layer5 : = 51878 / 108495 (47.82%)
[05/27 08:41:43    210s] (I)       blocked tracks on layer6 : = 9860 / 24480 (40.28%)
[05/27 08:41:43    210s] (I)       After initializing Early Global Route syMemory usage = 1625.8 MB
[05/27 08:41:43    210s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Reset routing kernel
[05/27 08:41:43    210s] (I)       ============= Initialization =============
[05/27 08:41:43    210s] (I)       numLocalWires=81997  numGlobalNetBranches=25360  numLocalNetBranches=15758
[05/27 08:41:43    210s] (I)       totalPins=85019  totalGlobalPin=31605 (37.17%)
[05/27 08:41:43    210s] (I)       Started Build MST ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Generate topology with single threads
[05/27 08:41:43    210s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       total 2D Cap : 252167 = (125631 H, 126536 V)
[05/27 08:41:43    210s] (I)       
[05/27 08:41:43    210s] (I)       ============  Phase 1a Route ============
[05/27 08:41:43    210s] (I)       Started Phase 1a ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Started Pattern routing ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/27 08:41:43    210s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Usage: 30302 = (17109 H, 13193 V) = (13.62% H, 10.43% V) = (5.174e+05um H, 3.990e+05um V)
[05/27 08:41:43    210s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       
[05/27 08:41:43    210s] (I)       ============  Phase 1b Route ============
[05/27 08:41:43    210s] (I)       Started Phase 1b ( Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] (I)       Usage: 30302 = (17109 H, 13193 V) = (13.62% H, 10.43% V) = (5.174e+05um H, 3.990e+05um V)
[05/27 08:41:43    210s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/27 08:41:43    210s] 
[05/27 08:41:43    210s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1625.81 MB )
[05/27 08:41:43    210s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 08:41:43    210s] Finished Early Global Route rough congestion estimation: mem = 1625.8M
[05/27 08:41:43    210s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.190, REAL:0.184, MEM:1625.8M
[05/27 08:41:43    210s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/27 08:41:43    210s] OPERPROF: Starting CDPad at level 1, MEM:1625.8M
[05/27 08:41:43    211s] CDPadU 0.958 -> 0.958. R=0.958, N=20569, GS=30.240
[05/27 08:41:43    211s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.104, MEM:1625.8M
[05/27 08:41:43    211s] OPERPROF: Starting npMain at level 1, MEM:1625.8M
[05/27 08:41:43    211s] OPERPROF:   Starting npPlace at level 2, MEM:1625.8M
[05/27 08:41:43    211s] Total number of setup views is 1.
[05/27 08:41:43    211s] Total number of active setup views is 1.
[05/27 08:41:43    211s] Active setup views:
[05/27 08:41:43    211s]     av_scan_mode_max
[05/27 08:41:43    211s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.092, MEM:1625.8M
[05/27 08:41:43    211s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.282, MEM:1625.8M
[05/27 08:41:43    211s] Global placement CDP skipped at cutLevel 9.
[05/27 08:41:43    211s] Iteration  9: Total net bbox = 7.494e+05 (4.45e+05 3.05e+05)
[05/27 08:41:43    211s]               Est.  stn bbox = 9.733e+05 (5.83e+05 3.91e+05)
[05/27 08:41:43    211s]               cpu = 0:00:15.5 real = 0:00:15.0 mem = 1625.8M
[05/27 08:41:53    221s] nrCritNet: 4.98% ( 1181 / 23693 ) cutoffSlk: -8468.6ps stdDelay: 53.6ps
[05/27 08:41:54    221s] nrCritNet: 1.98% ( 470 / 23693 ) cutoffSlk: -11061.7ps stdDelay: 53.6ps
[05/27 08:41:54    221s] Iteration 10: Total net bbox = 7.513e+05 (4.46e+05 3.05e+05)
[05/27 08:41:54    221s]               Est.  stn bbox = 9.753e+05 (5.84e+05 3.91e+05)
[05/27 08:41:54    221s]               cpu = 0:00:10.5 real = 0:00:11.0 mem = 1625.8M
[05/27 08:41:54    221s] OPERPROF: Starting npMain at level 1, MEM:1625.8M
[05/27 08:41:54    222s] OPERPROF:   Starting npPlace at level 2, MEM:1625.8M
[05/27 08:41:54    222s] Total number of setup views is 1.
[05/27 08:41:54    222s] Total number of active setup views is 1.
[05/27 08:41:54    222s] Active setup views:
[05/27 08:41:54    222s]     av_scan_mode_max
[05/27 08:42:08    236s] Total number of setup views is 1.
[05/27 08:42:08    236s] Total number of active setup views is 1.
[05/27 08:42:08    236s] Active setup views:
[05/27 08:42:08    236s]     av_scan_mode_max
[05/27 08:42:24    251s] Total number of setup views is 1.
[05/27 08:42:24    251s] Total number of active setup views is 1.
[05/27 08:42:24    251s] Active setup views:
[05/27 08:42:24    251s]     av_scan_mode_max
[05/27 08:42:34    261s] Total number of setup views is 1.
[05/27 08:42:34    261s] Total number of active setup views is 1.
[05/27 08:42:34    261s] Active setup views:
[05/27 08:42:34    261s]     av_scan_mode_max
[05/27 08:42:40    267s] Iteration 11: Total net bbox = 7.926e+05 (4.31e+05 3.61e+05)
[05/27 08:42:40    267s]               Est.  stn bbox = 1.020e+06 (5.69e+05 4.51e+05)
[05/27 08:42:40    267s]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 1592.8M
[05/27 08:42:40    267s] OPERPROF:   Finished npPlace at level 2, CPU:45.810, REAL:46.289, MEM:1592.8M
[05/27 08:42:40    267s] OPERPROF: Finished npMain at level 1, CPU:46.030, REAL:46.510, MEM:1592.8M
[05/27 08:42:40    267s] Iteration 12: Total net bbox = 8.311e+05 (4.67e+05 3.64e+05)
[05/27 08:42:40    267s]               Est.  stn bbox = 1.060e+06 (6.06e+05 4.53e+05)
[05/27 08:42:40    267s]               cpu = 0:00:46.1 real = 0:00:46.0 mem = 1592.8M
[05/27 08:42:40    267s] Iteration 13: Total net bbox = 8.311e+05 (4.67e+05 3.64e+05)
[05/27 08:42:40    267s]               Est.  stn bbox = 1.060e+06 (6.06e+05 4.53e+05)
[05/27 08:42:40    267s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1592.8M
[05/27 08:42:40    267s] [adp] clock
[05/27 08:42:40    267s] [adp] weight, nr nets, wire length
[05/27 08:42:40    267s] [adp]      0        2  1905.547000
[05/27 08:42:40    267s] [adp] data
[05/27 08:42:40    267s] [adp] weight, nr nets, wire length
[05/27 08:42:40    267s] [adp]      0    23691  829198.671000
[05/27 08:42:40    267s] [adp] 0.000000|0.000000|0.000000
[05/27 08:42:40    268s] Iteration 14: Total net bbox = 8.311e+05 (4.67e+05 3.64e+05)
[05/27 08:42:40    268s]               Est.  stn bbox = 1.060e+06 (6.06e+05 4.53e+05)
[05/27 08:42:40    268s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1592.8M
[05/27 08:42:40    268s] *** cost = 8.311e+05 (4.67e+05 3.64e+05) (cpu for global=0:02:17) real=0:02:19***
[05/27 08:42:40    268s] Info: 1 clock gating cells identified, 0 (on average) moved 0/5
[05/27 08:42:40    268s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1592.8M
[05/27 08:42:40    268s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1592.8M
[05/27 08:42:40    268s] Solver runtime cpu: 0:01:35 real: 0:01:36
[05/27 08:42:40    268s] Core Placement runtime cpu: 0:01:55 real: 0:01:56
[05/27 08:42:40    268s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 08:42:40    268s] Type 'man IMPSP-9025' for more detail.
[05/27 08:42:40    268s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1592.8M
[05/27 08:42:40    268s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1592.8M
[05/27 08:42:40    268s] #spOpts: mergeVia=F 
[05/27 08:42:40    268s] All LLGs are deleted
[05/27 08:42:40    268s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1592.8M
[05/27 08:42:40    268s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1592.8M
[05/27 08:42:40    268s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1592.8M
[05/27 08:42:40    268s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1592.8M
[05/27 08:42:40    268s] Core basic site is core_5040
[05/27 08:42:40    268s] Fast DP-INIT is on for default
[05/27 08:42:40    268s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:42:40    268s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.100, REAL:0.042, MEM:1608.8M
[05/27 08:42:40    268s] OPERPROF:       Starting CMU at level 4, MEM:1608.8M
[05/27 08:42:40    268s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.004, MEM:1608.8M
[05/27 08:42:40    268s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.060, MEM:1608.8M
[05/27 08:42:40    268s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1608.8MB).
[05/27 08:42:40    268s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.150, REAL:0.099, MEM:1608.8M
[05/27 08:42:40    268s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.150, REAL:0.099, MEM:1608.8M
[05/27 08:42:40    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.1
[05/27 08:42:40    268s] OPERPROF: Starting RefinePlace at level 1, MEM:1608.8M
[05/27 08:42:40    268s] *** Starting refinePlace (0:04:28 mem=1608.8M) ***
[05/27 08:42:40    268s] Total net bbox length = 8.311e+05 (4.672e+05 3.639e+05) (ext = 2.138e+04)
[05/27 08:42:40    268s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 08:42:40    268s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1608.8M
[05/27 08:42:40    268s] Starting refinePlace ...
[05/27 08:42:40    268s] ** Cut row section cpu time 0:00:00.0.
[05/27 08:42:40    268s]    Spread Effort: high, standalone mode, useDDP on.
[05/27 08:42:41    268s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1608.8MB) @(0:04:28 - 0:04:29).
[05/27 08:42:41    268s] Move report: preRPlace moves 20569 insts, mean move: 1.64 um, max move: 15.77 um
[05/27 08:42:41    268s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/U412): (713.15, 363.52) --> (721.68, 356.28)
[05/27 08:42:41    268s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/27 08:42:41    268s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 08:42:41    268s] Placement tweakage begins.
[05/27 08:42:41    268s] wire length = 1.123e+06
[05/27 08:42:44    271s] wire length = 1.043e+06
[05/27 08:42:44    271s] Placement tweakage ends.
[05/27 08:42:44    271s] Move report: tweak moves 6703 insts, mean move: 9.02 um, max move: 52.16 um
[05/27 08:42:44    271s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_385/FE_DBTC698_x0_r_1): (634.88, 396.60) --> (587.76, 401.64)
[05/27 08:42:44    271s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.9, real=0:00:03.0, mem=1608.8MB) @(0:04:29 - 0:04:32).
[05/27 08:42:44    271s] 
[05/27 08:42:44    271s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 08:42:44    272s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 08:42:44    272s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1608.8MB) @(0:04:32 - 0:04:32).
[05/27 08:42:44    272s] Move report: Detail placement moves 20569 insts, mean move: 4.16 um, max move: 49.90 um
[05/27 08:42:44    272s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_381/FE_DBTC744_N979): (702.56, 402.14) --> (673.32, 381.48)
[05/27 08:42:44    272s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1608.8MB
[05/27 08:42:44    272s] Statistics of distance of Instance movement in refine placement:
[05/27 08:42:44    272s]   maximum (X+Y) =        49.90 um
[05/27 08:42:44    272s]   inst (top_in/pricing0/mc_core0/inv0/mult_381/FE_DBTC744_N979) with max move: (702.561, 402.139) -> (673.32, 381.48)
[05/27 08:42:44    272s]   mean    (X+Y) =         4.16 um
[05/27 08:42:44    272s] Summary Report:
[05/27 08:42:44    272s] Instances move: 20569 (out of 20569 movable)
[05/27 08:42:44    272s] Instances flipped: 0
[05/27 08:42:44    272s] Mean displacement: 4.16 um
[05/27 08:42:44    272s] Max displacement: 49.90 um (Instance: top_in/pricing0/mc_core0/inv0/mult_381/FE_DBTC744_N979) (702.561, 402.139) -> (673.32, 381.48)
[05/27 08:42:44    272s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 08:42:44    272s] Total instances moved : 20569
[05/27 08:42:44    272s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.810, REAL:3.819, MEM:1608.8M
[05/27 08:42:44    272s] Total net bbox length = 7.689e+05 (4.073e+05 3.616e+05) (ext = 2.139e+04)
[05/27 08:42:44    272s] Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 1608.8MB
[05/27 08:42:44    272s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:04.0, mem=1608.8MB) @(0:04:28 - 0:04:32).
[05/27 08:42:44    272s] *** Finished refinePlace (0:04:32 mem=1608.8M) ***
[05/27 08:42:44    272s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.1
[05/27 08:42:44    272s] OPERPROF: Finished RefinePlace at level 1, CPU:3.880, REAL:3.888, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:1608.8M
[05/27 08:42:44    272s] All LLGs are deleted
[05/27 08:42:44    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1608.8M
[05/27 08:42:44    272s] *** End of Placement (cpu=0:02:34, real=0:02:35, mem=1608.8M) ***
[05/27 08:42:44    272s] #spOpts: mergeVia=F 
[05/27 08:42:44    272s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1608.8M
[05/27 08:42:44    272s] Core basic site is core_5040
[05/27 08:42:44    272s] Fast DP-INIT is on for default
[05/27 08:42:44    272s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:42:44    272s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.033, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.041, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.014, MEM:1608.8M
[05/27 08:42:44    272s] default core: bins with density > 0.750 = 64.91 % ( 222 / 342 )
[05/27 08:42:44    272s] Density distribution unevenness ratio = 3.799%
[05/27 08:42:44    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1608.8M
[05/27 08:42:44    272s] All LLGs are deleted
[05/27 08:42:44    272s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1608.8M
[05/27 08:42:44    272s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1608.8M
[05/27 08:42:44    272s] *** Free Virtual Timing Model ...(mem=1608.8M)
[05/27 08:42:45    272s] **INFO: Enable pre-place timing setting for timing analysis
[05/27 08:42:45    272s] Set Using Default Delay Limit as 101.
[05/27 08:42:45    272s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/27 08:42:45    272s] Set Default Net Delay as 0 ps.
[05/27 08:42:45    272s] Set Default Net Load as 0 pF. 
[05/27 08:42:45    272s] **INFO: Analyzing IO path groups for slack adjustment
[05/27 08:42:47    274s] Effort level <high> specified for reg2reg_tmp.31784 path_group
[05/27 08:42:47    274s] #################################################################################
[05/27 08:42:47    274s] # Design Stage: PreRoute
[05/27 08:42:47    274s] # Design Name: CHIP
[05/27 08:42:47    274s] # Design Mode: 90nm
[05/27 08:42:47    274s] # Analysis Mode: MMMC Non-OCV 
[05/27 08:42:47    274s] # Parasitics Mode: No SPEF/RCDB
[05/27 08:42:47    274s] # Signoff Settings: SI Off 
[05/27 08:42:47    274s] #################################################################################
[05/27 08:42:47    274s] Calculate delays in BcWc mode...
[05/27 08:42:47    274s] Topological Sorting (REAL = 0:00:00.0, MEM = 1592.2M, InitMEM = 1592.2M)
[05/27 08:42:47    274s] Start delay calculation (fullDC) (1 T). (MEM=1592.18)
[05/27 08:42:47    275s] End AAE Lib Interpolated Model. (MEM=1608.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 08:42:54    282s] Total number of fetched objects 23710
[05/27 08:42:54    282s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 08:42:54    282s] End delay calculation. (MEM=1614.96 CPU=0:00:06.4 REAL=0:00:06.0)
[05/27 08:42:54    282s] End delay calculation (fullDC). (MEM=1614.96 CPU=0:00:07.6 REAL=0:00:07.0)
[05/27 08:42:54    282s] *** CDM Built up (cpu=0:00:07.8  real=0:00:07.0  mem= 1615.0M) ***
[05/27 08:42:58    285s] **INFO: Disable pre-place timing setting for timing analysis
[05/27 08:42:58    286s] Set Using Default Delay Limit as 1000.
[05/27 08:42:58    286s] Set Default Net Delay as 1000 ps.
[05/27 08:42:58    286s] Set Default Net Load as 0.5 pF. 
[05/27 08:42:58    286s] Info: Disable timing driven in postCTS congRepair.
[05/27 08:42:58    286s] 
[05/27 08:42:58    286s] Starting congRepair ...
[05/27 08:42:58    286s] User Input Parameters:
[05/27 08:42:58    286s] - Congestion Driven    : On
[05/27 08:42:58    286s] - Timing Driven        : Off
[05/27 08:42:58    286s] - Area-Violation Based : On
[05/27 08:42:58    286s] - Start Rollback Level : -5
[05/27 08:42:58    286s] - Legalized            : On
[05/27 08:42:58    286s] - Window Based         : Off
[05/27 08:42:58    286s] - eDen incr mode       : Off
[05/27 08:42:58    286s] - Small incr mode      : Off
[05/27 08:42:58    286s] 
[05/27 08:42:58    286s] Collecting buffer chain nets ...
[05/27 08:42:58    286s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1600.3M
[05/27 08:42:58    286s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.026, MEM:1600.3M
[05/27 08:42:58    286s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1600.3M
[05/27 08:42:58    286s] Starting Early Global Route congestion estimation: mem = 1600.3M
[05/27 08:42:58    286s] (I)       Started Loading and Dumping File ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Reading DB...
[05/27 08:42:58    286s] (I)       Read data from FE... (mem=1600.3M)
[05/27 08:42:58    286s] (I)       Read nodes and places... (mem=1600.3M)
[05/27 08:42:58    286s] (I)       Done Read nodes and places (cpu=0.030s, mem=1600.3M)
[05/27 08:42:58    286s] (I)       Read nets... (mem=1600.3M)
[05/27 08:42:58    286s] (I)       Done Read nets (cpu=0.080s, mem=1600.3M)
[05/27 08:42:58    286s] (I)       Done Read data from FE (cpu=0.110s, mem=1600.3M)
[05/27 08:42:58    286s] (I)       before initializing RouteDB syMemory usage = 1600.3 MB
[05/27 08:42:58    286s] (I)       == Non-default Options ==
[05/27 08:42:58    286s] (I)       Maximum routing layer                              : 6
[05/27 08:42:58    286s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 08:42:58    286s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 08:42:58    286s] (I)       Use row-based GCell size
[05/27 08:42:58    286s] (I)       GCell unit size  : 5040
[05/27 08:42:58    286s] (I)       GCell multiplier : 1
[05/27 08:42:58    286s] (I)       build grid graph
[05/27 08:42:58    286s] (I)       build grid graph start
[05/27 08:42:58    286s] [NR-eGR] Track table information for default rule: 
[05/27 08:42:58    286s] [NR-eGR] metal1 has no routable track
[05/27 08:42:58    286s] [NR-eGR] metal2 has single uniform track structure
[05/27 08:42:58    286s] [NR-eGR] metal3 has single uniform track structure
[05/27 08:42:58    286s] [NR-eGR] metal4 has single uniform track structure
[05/27 08:42:58    286s] [NR-eGR] metal5 has single uniform track structure
[05/27 08:42:58    286s] [NR-eGR] metal6 has single uniform track structure
[05/27 08:42:58    286s] (I)       build grid graph end
[05/27 08:42:58    286s] (I)       ===========================================================================
[05/27 08:42:58    286s] (I)       == Report All Rule Vias ==
[05/27 08:42:58    286s] (I)       ===========================================================================
[05/27 08:42:58    286s] (I)        Via Rule : (Default)
[05/27 08:42:58    286s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 08:42:58    286s] (I)       ---------------------------------------------------------------------------
[05/27 08:42:58    286s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 08:42:58    286s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 08:42:58    286s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 08:42:58    286s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 08:42:58    286s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 08:42:58    286s] (I)       ===========================================================================
[05/27 08:42:58    286s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Num PG vias on layer 2 : 0
[05/27 08:42:58    286s] (I)       Num PG vias on layer 3 : 0
[05/27 08:42:58    286s] (I)       Num PG vias on layer 4 : 0
[05/27 08:42:58    286s] (I)       Num PG vias on layer 5 : 0
[05/27 08:42:58    286s] (I)       Num PG vias on layer 6 : 0
[05/27 08:42:58    286s] [NR-eGR] Read 32960 PG shapes
[05/27 08:42:58    286s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] [NR-eGR] #Routing Blockages  : 0
[05/27 08:42:58    286s] [NR-eGR] #Instance Blockages : 2061
[05/27 08:42:58    286s] [NR-eGR] #PG Blockages       : 32960
[05/27 08:42:58    286s] [NR-eGR] #Halo Blockages     : 0
[05/27 08:42:58    286s] [NR-eGR] #Boundary Blockages : 0
[05/27 08:42:58    286s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 08:42:58    286s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 08:42:58    286s] (I)       readDataFromPlaceDB
[05/27 08:42:58    286s] (I)       Read net information..
[05/27 08:42:58    286s] [NR-eGR] Read numTotalNets=23693  numIgnoredNets=0
[05/27 08:42:58    286s] (I)       Read testcase time = 0.010 seconds
[05/27 08:42:58    286s] 
[05/27 08:42:58    286s] (I)       early_global_route_priority property id does not exist.
[05/27 08:42:58    286s] (I)       Start initializing grid graph
[05/27 08:42:58    286s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 08:42:58    286s] (I)       End initializing grid graph
[05/27 08:42:58    286s] (I)       Model blockages into capacity
[05/27 08:42:58    286s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 08:42:58    286s] (I)       Started Modeling ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 08:42:58    286s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 08:42:58    286s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 08:42:58    286s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 08:42:58    286s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 08:42:58    286s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       -- layer congestion ratio --
[05/27 08:42:58    286s] (I)       Layer 1 : 0.100000
[05/27 08:42:58    286s] (I)       Layer 2 : 0.700000
[05/27 08:42:58    286s] (I)       Layer 3 : 0.700000
[05/27 08:42:58    286s] (I)       Layer 4 : 0.700000
[05/27 08:42:58    286s] (I)       Layer 5 : 0.700000
[05/27 08:42:58    286s] (I)       Layer 6 : 0.700000
[05/27 08:42:58    286s] (I)       ----------------------------
[05/27 08:42:58    286s] (I)       Number of ignored nets = 0
[05/27 08:42:58    286s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 08:42:58    286s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 08:42:58    286s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 08:42:58    286s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 08:42:58    286s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 08:42:58    286s] (I)       Before initializing Early Global Route syMemory usage = 1600.3 MB
[05/27 08:42:58    286s] (I)       Ndr track 0 does not exist
[05/27 08:42:58    286s] (I)       ---------------------Grid Graph Info--------------------
[05/27 08:42:58    286s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 08:42:58    286s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 08:42:58    286s] (I)       Site width          :   620  (dbu)
[05/27 08:42:58    286s] (I)       Row height          :  5040  (dbu)
[05/27 08:42:58    286s] (I)       GCell width         :  5040  (dbu)
[05/27 08:42:58    286s] (I)       GCell height        :  5040  (dbu)
[05/27 08:42:58    286s] (I)       Grid                :   268   268     6
[05/27 08:42:58    286s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 08:42:58    286s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 08:42:58    286s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 08:42:58    286s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 08:42:58    286s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 08:42:58    286s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 08:42:58    286s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 08:42:58    286s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 08:42:58    286s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 08:42:58    286s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 08:42:58    286s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 08:42:58    286s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 08:42:58    286s] (I)       --------------------------------------------------------
[05/27 08:42:58    286s] 
[05/27 08:42:58    286s] [NR-eGR] ============ Routing rule table ============
[05/27 08:42:58    286s] [NR-eGR] Rule id: 0  Nets: 23663 
[05/27 08:42:58    286s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 08:42:58    286s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 08:42:58    286s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:42:58    286s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:42:58    286s] [NR-eGR] ========================================
[05/27 08:42:58    286s] [NR-eGR] 
[05/27 08:42:58    286s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 08:42:58    286s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 08:42:58    286s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 08:42:58    286s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 08:42:58    286s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 08:42:58    286s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 08:42:58    286s] (I)       After initializing Early Global Route syMemory usage = 1600.3 MB
[05/27 08:42:58    286s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Reset routing kernel
[05/27 08:42:58    286s] (I)       Started Global Routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       ============= Initialization =============
[05/27 08:42:58    286s] (I)       totalPins=85019  totalGlobalPin=81113 (95.41%)
[05/27 08:42:58    286s] (I)       Started Net group 1 ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Started Build MST ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Generate topology with single threads
[05/27 08:42:58    286s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 08:42:58    286s] [NR-eGR] Layer group 1: route 23663 net(s) in layer range [2, 6]
[05/27 08:42:58    286s] (I)       
[05/27 08:42:58    286s] (I)       ============  Phase 1a Route ============
[05/27 08:42:58    286s] (I)       Started Phase 1a ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Started Pattern routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:58    286s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 08:42:59    286s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Usage: 200247 = (103601 H, 96646 V) = (13.87% H, 12.91% V) = (5.221e+05um H, 4.871e+05um V)
[05/27 08:42:59    286s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] (I)       ============  Phase 1b Route ============
[05/27 08:42:59    286s] (I)       Started Phase 1b ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Monotonic routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Usage: 200250 = (103601 H, 96649 V) = (13.87% H, 12.91% V) = (5.221e+05um H, 4.871e+05um V)
[05/27 08:42:59    286s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 1.009260e+06um
[05/27 08:42:59    286s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] (I)       ============  Phase 1c Route ============
[05/27 08:42:59    286s] (I)       Started Phase 1c ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Two level routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Level2 Grid: 54 x 54
[05/27 08:42:59    286s] (I)       Started Two Level Routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Usage: 200250 = (103601 H, 96649 V) = (13.87% H, 12.91% V) = (5.221e+05um H, 4.871e+05um V)
[05/27 08:42:59    286s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] (I)       ============  Phase 1d Route ============
[05/27 08:42:59    286s] (I)       Started Phase 1d ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Detoured routing ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Usage: 200250 = (103601 H, 96649 V) = (13.87% H, 12.91% V) = (5.221e+05um H, 4.871e+05um V)
[05/27 08:42:59    286s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] (I)       ============  Phase 1e Route ============
[05/27 08:42:59    286s] (I)       Started Phase 1e ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Route legalization ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Usage: 200250 = (103601 H, 96649 V) = (13.87% H, 12.91% V) = (5.221e+05um H, 4.871e+05um V)
[05/27 08:42:59    286s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 1.009260e+06um
[05/27 08:42:59    286s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Started Layer assignment ( Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Current Layer assignment [Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1600.33 MB )
[05/27 08:42:59    286s] (I)       Running layer assignment with 1 threads
[05/27 08:42:59    286s] (I)       Finished Layer assignment ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Finished Net group 1 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] (I)       ============  Phase 1l Route ============
[05/27 08:42:59    286s] (I)       Started Phase 1l ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       
[05/27 08:42:59    286s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 08:42:59    286s] [NR-eGR]                        OverCon            
[05/27 08:42:59    286s] [NR-eGR]                         #Gcell     %Gcell
[05/27 08:42:59    286s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 08:42:59    286s] [NR-eGR] ----------------------------------------------
[05/27 08:42:59    286s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 08:42:59    286s] [NR-eGR]  metal2  (2)        29( 0.06%)   ( 0.06%) 
[05/27 08:42:59    286s] [NR-eGR]  metal3  (3)        17( 0.04%)   ( 0.04%) 
[05/27 08:42:59    286s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 08:42:59    286s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 08:42:59    286s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 08:42:59    286s] [NR-eGR] ----------------------------------------------
[05/27 08:42:59    286s] [NR-eGR] Total               46( 0.02%)   ( 0.02%) 
[05/27 08:42:59    286s] [NR-eGR] 
[05/27 08:42:59    286s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 08:42:59    286s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 08:42:59    286s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 08:42:59    286s] Early Global Route congestion estimation runtime: 0.58 seconds, mem = 1608.3M
[05/27 08:42:59    286s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.585, MEM:1608.3M
[05/27 08:42:59    286s] OPERPROF: Starting HotSpotCal at level 1, MEM:1608.3M
[05/27 08:42:59    286s] [hotspot] +------------+---------------+---------------+
[05/27 08:42:59    286s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 08:42:59    286s] [hotspot] +------------+---------------+---------------+
[05/27 08:42:59    286s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 08:42:59    286s] [hotspot] +------------+---------------+---------------+
[05/27 08:42:59    286s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 08:42:59    286s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 08:42:59    286s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1608.3M
[05/27 08:42:59    286s] Skipped repairing congestion.
[05/27 08:42:59    286s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1608.3M
[05/27 08:42:59    286s] Starting Early Global Route wiring: mem = 1608.3M
[05/27 08:42:59    286s] (I)       ============= track Assignment ============
[05/27 08:42:59    286s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Started Track Assignment ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 08:42:59    286s] (I)       Running track assignment with 1 threads
[05/27 08:42:59    286s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    286s] (I)       Run Multi-thread track assignment
[05/27 08:42:59    287s] (I)       Finished Track Assignment ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Started Export DB wires ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Started Export all nets ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Started Set wire vias ( Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1608.34 MB )
[05/27 08:42:59    287s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:42:59    287s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85019
[05/27 08:42:59    287s] [NR-eGR] metal2  (2V) length: 3.455467e+05um, number of vias: 119207
[05/27 08:42:59    287s] [NR-eGR] metal3  (3H) length: 4.447249e+05um, number of vias: 11519
[05/27 08:42:59    287s] [NR-eGR] metal4  (4V) length: 1.654254e+05um, number of vias: 2752
[05/27 08:42:59    287s] [NR-eGR] metal5  (5H) length: 9.043357e+04um, number of vias: 174
[05/27 08:42:59    287s] [NR-eGR] metal6  (6V) length: 6.553400e+03um, number of vias: 0
[05/27 08:42:59    287s] [NR-eGR] Total length: 1.052684e+06um, number of vias: 218671
[05/27 08:42:59    287s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:42:59    287s] [NR-eGR] Total eGR-routed clock nets wire length: 3.843117e+04um 
[05/27 08:42:59    287s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:42:59    287s] Early Global Route wiring runtime: 0.70 seconds, mem = 1486.3M
[05/27 08:42:59    287s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.700, REAL:0.704, MEM:1486.3M
[05/27 08:42:59    287s] Tdgp not successfully inited but do clear! skip clearing
[05/27 08:42:59    287s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[05/27 08:43:00    287s] *** Finishing placeDesign default flow ***
[05/27 08:43:00    287s] **placeDesign ... cpu = 0: 3: 8, real = 0: 3:10, mem = 1481.3M **
[05/27 08:43:00    287s] Tdgp not successfully inited but do clear! skip clearing
[05/27 08:43:00    287s] 
[05/27 08:43:00    287s] *** Summary of all messages that are not suppressed in this session:
[05/27 08:43:00    287s] Severity  ID               Count  Summary                                  
[05/27 08:43:00    287s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[05/27 08:43:00    287s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/27 08:43:00    287s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 08:43:00    287s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/27 08:43:00    287s] *** Message Summary: 8 warning(s), 0 error(s)
[05/27 08:43:00    287s] 
[05/27 08:50:54    332s] <CMD> pan 15.65000 574.53900
[05/27 08:51:19    334s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/27 08:51:19    334s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/27 08:51:19    334s] #optDebug: fT-S <1 1 0 0 0>
[05/27 08:51:20    334s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/27 08:51:20    334s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/27 08:51:20    334s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:51:20    334s] All LLGs are deleted
[05/27 08:51:20    334s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1485.4M
[05/27 08:51:20    334s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1485.4M
[05/27 08:51:20    334s] Start to check current routing status for nets...
[05/27 08:51:20    335s] **WARN: (IMPTR-2325):	There are 30 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[05/27 08:51:20    335s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[05/27 08:51:20    335s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[05/27 08:51:20    335s] Type 'man IMPTR-2325' for more detail.
[05/27 08:51:20    335s] All nets are already routed correctly.
[05/27 08:51:20    335s] End to check current routing status for nets (mem=1485.4M)
[05/27 08:51:20    335s] Extraction called for design 'CHIP' of instances=20872 and nets=24182 using extraction engine 'preRoute' .
[05/27 08:51:20    335s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 08:51:20    335s] Type 'man IMPEXT-3530' for more detail.
[05/27 08:51:20    335s] PreRoute RC Extraction called for design CHIP.
[05/27 08:51:20    335s] RC Extraction called in multi-corner(2) mode.
[05/27 08:51:20    335s] RCMode: PreRoute
[05/27 08:51:20    335s]       RC Corner Indexes            0       1   
[05/27 08:51:20    335s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 08:51:20    335s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 08:51:20    335s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 08:51:20    335s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 08:51:20    335s] Shrink Factor                : 1.00000
[05/27 08:51:20    335s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 08:51:20    335s] Using capacitance table file ...
[05/27 08:51:20    335s] LayerId::1 widthSet size::4
[05/27 08:51:20    335s] LayerId::2 widthSet size::4
[05/27 08:51:20    335s] LayerId::3 widthSet size::4
[05/27 08:51:20    335s] LayerId::4 widthSet size::4
[05/27 08:51:20    335s] LayerId::5 widthSet size::4
[05/27 08:51:20    335s] LayerId::6 widthSet size::2
[05/27 08:51:20    335s] Updating RC grid for preRoute extraction ...
[05/27 08:51:20    335s] Initializing multi-corner capacitance tables ... 
[05/27 08:51:20    335s] Initializing multi-corner resistance tables ...
[05/27 08:51:20    335s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:51:20    335s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:51:20    335s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272451 ; uaWl: 1.000000 ; uaWlH: 0.249279 ; aWlH: 0.000000 ; Pmax: 0.842500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 08:51:20    335s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1485.359M)
[05/27 08:51:20    335s] Effort level <high> specified for reg2reg path_group
[05/27 08:51:22    337s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1499.4M
[05/27 08:51:22    337s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1499.4M
[05/27 08:51:22    337s] Fast DP-INIT is on for default
[05/27 08:51:22    337s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.040, MEM:1523.4M
[05/27 08:51:22    337s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.047, MEM:1523.4M
[05/27 08:51:22    337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1523.4M
[05/27 08:51:22    337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1523.4M
[05/27 08:51:22    337s] Starting delay calculation for Setup views
[05/27 08:51:22    337s] #################################################################################
[05/27 08:51:22    337s] # Design Stage: PreRoute
[05/27 08:51:22    337s] # Design Name: CHIP
[05/27 08:51:22    337s] # Design Mode: 90nm
[05/27 08:51:22    337s] # Analysis Mode: MMMC Non-OCV 
[05/27 08:51:22    337s] # Parasitics Mode: No SPEF/RCDB
[05/27 08:51:22    337s] # Signoff Settings: SI Off 
[05/27 08:51:22    337s] #################################################################################
[05/27 08:51:22    337s] Calculate delays in BcWc mode...
[05/27 08:51:22    337s] Calculate delays in BcWc mode...
[05/27 08:51:22    337s] Topological Sorting (REAL = 0:00:00.0, MEM = 1524.6M, InitMEM = 1521.4M)
[05/27 08:51:22    337s] Start delay calculation (fullDC) (1 T). (MEM=1524.57)
[05/27 08:51:23    338s] End AAE Lib Interpolated Model. (MEM=1541.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 08:51:34    349s] Total number of fetched objects 23710
[05/27 08:51:35    349s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/27 08:51:35    349s] End delay calculation. (MEM=1556.89 CPU=0:00:09.4 REAL=0:00:10.0)
[05/27 08:51:35    349s] End delay calculation (fullDC). (MEM=1556.89 CPU=0:00:11.7 REAL=0:00:13.0)
[05/27 08:51:35    349s] *** CDM Built up (cpu=0:00:11.9  real=0:00:13.0  mem= 1556.9M) ***
[05/27 08:51:36    351s] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:14.0 totSessionCpu=0:05:51 mem=1556.9M)
[05/27 08:51:41    354s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -18.817 | -18.817 | -0.374  |
|           TNS (ns):|-25601.6 |-25601.6 | -0.374  |
|    Violating Paths:|  3324   |  3324   |    1    |
|          All Paths:|  7522   |  3761   |  3855   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     90 (90)      |  -34.005   |     91 (91)      |
|   max_tran     |    88 (9317)     |  -17.729   |    88 (9317)     |
|   max_fanout   |   1199 (1199)    |   -3755    |   1200 (1200)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.635%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/27 08:51:41    354s] Total CPU time: 19.5 sec
[05/27 08:51:41    354s] Total Real time: 22.0 sec
[05/27 08:51:41    354s] Total Memory Usage: 1532.148438 Mbytes
[05/27 08:51:41    354s] 
[05/27 08:51:41    354s] =============================================================================================
[05/27 08:51:41    354s]  Final TAT Report for timeDesign
[05/27 08:51:41    354s] =============================================================================================
[05/27 08:51:41    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:51:41    354s] ---------------------------------------------------------------------------------------------
[05/27 08:51:41    354s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:51:41    354s] [ TimingUpdate           ]      1   0:00:01.6  (   7.3 % )     0:00:14.0 /  0:00:13.5    1.0
[05/27 08:51:41    354s] [ FullDelayCalc          ]      1   0:00:12.4  (  57.9 % )     0:00:12.4 /  0:00:11.9    1.0
[05/27 08:51:41    354s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:18.7 /  0:00:16.8    0.9
[05/27 08:51:41    354s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 08:51:41    354s] [ DrvReport              ]      1   0:00:01.4  (   6.7 % )     0:00:03.4 /  0:00:01.9    0.6
[05/27 08:51:41    354s] [ GenerateReports        ]      1   0:00:00.8  (   3.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 08:51:41    354s] [ ReportTranViolation    ]      1   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 08:51:41    354s] [ ReportCapViolation     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:51:41    354s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.2    0.5
[05/27 08:51:41    354s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:51:41    354s] [ GenerateDrvReportData  ]      1   0:00:00.9  (   4.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/27 08:51:41    354s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 08:51:41    354s] [ MISC                   ]          0:00:02.7  (  12.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/27 08:51:41    354s] ---------------------------------------------------------------------------------------------
[05/27 08:51:41    354s]  timeDesign TOTAL                   0:00:21.4  ( 100.0 % )     0:00:21.4 /  0:00:19.5    0.9
[05/27 08:51:41    354s] ---------------------------------------------------------------------------------------------
[05/27 08:51:41    354s] 
[05/27 08:51:41    354s] Info: pop threads available for lower-level modules during optimization.
[05/27 08:54:40    371s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/27 08:54:40    371s] <CMD> optDesign -preCTS
[05/27 08:54:40    371s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1229.3M, totSessionCpu=0:06:11 **
[05/27 08:54:40    371s] Executing: place_opt_design -opt
[05/27 08:54:40    371s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/27 08:54:40    371s] *** Starting GigaPlace ***
[05/27 08:54:40    371s] **INFO: User settings:
[05/27 08:54:40    371s] setExtractRCMode -engine                            preRoute
[05/27 08:54:40    371s] setUsefulSkewMode -maxAllowedDelay                  1
[05/27 08:54:40    371s] setUsefulSkewMode -maxSkew                          false
[05/27 08:54:40    371s] setUsefulSkewMode -noBoundary                       false
[05/27 08:54:40    371s] setUsefulSkewMode -useCells                         {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[05/27 08:54:40    371s] setDelayCalMode -enable_high_fanout                 true
[05/27 08:54:40    371s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/27 08:54:40    371s] setDelayCalMode -engine                             aae
[05/27 08:54:40    371s] setDelayCalMode -ignoreNetLoad                      false
[05/27 08:54:40    371s] setOptMode -fixCap                                  true
[05/27 08:54:40    371s] setOptMode -fixFanoutLoad                           false
[05/27 08:54:40    371s] setOptMode -fixTran                                 true
[05/27 08:54:40    371s] setPlaceMode -place_design_floorplan_mode           false
[05/27 08:54:40    371s] setPlaceMode -place_detail_check_route              false
[05/27 08:54:40    371s] setPlaceMode -place_detail_preserve_routing         true
[05/27 08:54:40    371s] setPlaceMode -place_detail_remove_affected_routing  false
[05/27 08:54:40    371s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/27 08:54:40    371s] setPlaceMode -place_global_clock_gate_aware         true
[05/27 08:54:40    371s] setPlaceMode -place_global_cong_effort              auto
[05/27 08:54:40    371s] setPlaceMode -place_global_ignore_scan              true
[05/27 08:54:40    371s] setPlaceMode -place_global_ignore_spare             false
[05/27 08:54:40    371s] setPlaceMode -place_global_max_density              0.8
[05/27 08:54:40    371s] setPlaceMode -place_global_module_aware_spare       false
[05/27 08:54:40    371s] setPlaceMode -place_global_place_io_pins            false
[05/27 08:54:40    371s] setPlaceMode -place_global_reorder_scan             true
[05/27 08:54:40    371s] setPlaceMode -powerDriven                           false
[05/27 08:54:40    371s] setPlaceMode -timingDriven                          true
[05/27 08:54:40    371s] setAnalysisMode -analysisType                       bcwc
[05/27 08:54:40    371s] setAnalysisMode -checkType                          setup
[05/27 08:54:40    371s] setAnalysisMode -clkSrcPath                         false
[05/27 08:54:40    371s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/27 08:54:40    371s] setAnalysisMode -virtualIPO                         false
[05/27 08:54:40    371s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/27 08:54:40    371s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/27 08:54:40    371s] 
[05/27 08:54:40    371s] #optDebug: fT-E <X 2 3 1 0>
[05/27 08:54:40    371s] OPERPROF: Starting DPlace-Init at level 1, MEM:1534.0M
[05/27 08:54:40    371s] #spOpts: mergeVia=F 
[05/27 08:54:40    371s] All LLGs are deleted
[05/27 08:54:40    371s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1534.0M
[05/27 08:54:40    371s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1533.0M
[05/27 08:54:40    371s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1533.0M
[05/27 08:54:40    371s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1533.0M
[05/27 08:54:40    371s] Core basic site is core_5040
[05/27 08:54:40    371s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 08:54:40    371s] SiteArray: use 1,105,920 bytes
[05/27 08:54:40    371s] SiteArray: current memory after site array memory allocation 1550.8M
[05/27 08:54:40    371s] SiteArray: FP blocked sites are writable
[05/27 08:54:40    371s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:54:40    371s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.044, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:     Starting CMU at level 3, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.055, MEM:1550.8M
[05/27 08:54:40    371s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1550.8MB).
[05/27 08:54:40    371s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.100, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1550.8M
[05/27 08:54:40    371s] All LLGs are deleted
[05/27 08:54:40    371s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1550.8M
[05/27 08:54:40    371s] VSMManager cleared!
[05/27 08:54:40    371s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1231.2M, totSessionCpu=0:06:11 **
[05/27 08:54:40    371s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 08:54:40    371s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:54:40    371s] GigaOpt running with 1 threads.
[05/27 08:54:40    371s] Info: 1 threads available for lower-level modules during optimization.
[05/27 08:54:40    371s] OPERPROF: Starting DPlace-Init at level 1, MEM:1550.8M
[05/27 08:54:40    371s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:54:40    371s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1550.8M
[05/27 08:54:40    371s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1550.8M
[05/27 08:54:40    371s] Core basic site is core_5040
[05/27 08:54:41    371s] Fast DP-INIT is on for default
[05/27 08:54:41    371s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 08:54:41    371s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.035, MEM:1550.8M
[05/27 08:54:41    371s] OPERPROF:     Starting CMU at level 3, MEM:1550.8M
[05/27 08:54:41    371s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1550.8M
[05/27 08:54:41    371s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.045, MEM:1550.8M
[05/27 08:54:41    371s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1550.8MB).
[05/27 08:54:41    371s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.076, MEM:1550.8M
[05/27 08:54:41    371s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:54:41    371s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:54:41    371s] 
[05/27 08:54:41    371s] Creating Lib Analyzer ...
[05/27 08:54:41    371s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:54:41    371s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:54:41    371s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:54:41    371s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:54:41    371s] 
[05/27 08:54:41    371s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:54:45    376s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:16 mem=1556.8M
[05/27 08:54:45    376s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:16 mem=1556.8M
[05/27 08:54:45    376s] Creating Lib Analyzer, finished. 
[05/27 08:54:45    376s] #optDebug: fT-S <1 2 3 1 0>
[05/27 08:54:46    376s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/27 08:54:46    376s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/27 08:54:46    376s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell XMD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell XMD is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell XMC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell XMC is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PUI is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PUI is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PDIX is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PDIX is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PDI is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell PDI is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 08:54:46    376s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 08:54:46    376s] 	...
[05/27 08:54:46    376s] 	Reporting only the 20 first cells found...
[05/27 08:54:46    376s] 
[05/27 08:54:46    376s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1237.1M, totSessionCpu=0:06:17 **
[05/27 08:54:46    376s] *** optDesign -preCTS ***
[05/27 08:54:46    376s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 08:54:46    376s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 08:54:46    376s] Hold Target Slack: user slack 0
[05/27 08:54:46    376s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1556.8M
[05/27 08:54:46    376s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1556.8M
[05/27 08:54:46    376s] Deleting Cell Server ...
[05/27 08:54:46    376s] Deleting Lib Analyzer.
[05/27 08:54:46    376s] Multi-VT timing optimization disabled based on library information.
[05/27 08:54:46    376s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 08:54:46    376s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 08:54:46    376s] Summary for sequential cells identification: 
[05/27 08:54:46    376s]   Identified SBFF number: 42
[05/27 08:54:46    376s]   Identified MBFF number: 0
[05/27 08:54:46    376s]   Identified SB Latch number: 0
[05/27 08:54:46    376s]   Identified MB Latch number: 0
[05/27 08:54:46    376s]   Not identified SBFF number: 10
[05/27 08:54:46    376s]   Not identified MBFF number: 0
[05/27 08:54:46    376s]   Not identified SB Latch number: 0
[05/27 08:54:46    376s]   Not identified MB Latch number: 0
[05/27 08:54:46    376s]   Number of sequential cells which are not FFs: 27
[05/27 08:54:46    376s]  Visiting view : av_func_mode_max
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_scan_mode_max
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_func_mode_min
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_scan_mode_min
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Setting StdDelay to 53.60
[05/27 08:54:46    376s] Creating Cell Server, finished. 
[05/27 08:54:46    376s] 
[05/27 08:54:46    376s] Deleting Cell Server ...
[05/27 08:54:46    376s] 
[05/27 08:54:46    376s] Creating Lib Analyzer ...
[05/27 08:54:46    376s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 08:54:46    376s] Summary for sequential cells identification: 
[05/27 08:54:46    376s]   Identified SBFF number: 42
[05/27 08:54:46    376s]   Identified MBFF number: 0
[05/27 08:54:46    376s]   Identified SB Latch number: 0
[05/27 08:54:46    376s]   Identified MB Latch number: 0
[05/27 08:54:46    376s]   Not identified SBFF number: 10
[05/27 08:54:46    376s]   Not identified MBFF number: 0
[05/27 08:54:46    376s]   Not identified SB Latch number: 0
[05/27 08:54:46    376s]   Not identified MB Latch number: 0
[05/27 08:54:46    376s]   Number of sequential cells which are not FFs: 27
[05/27 08:54:46    376s]  Visiting view : av_func_mode_max
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_scan_mode_max
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_func_mode_min
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Visiting view : av_scan_mode_min
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 08:54:46    376s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 08:54:46    376s]  Setting StdDelay to 53.60
[05/27 08:54:46    376s] Creating Cell Server, finished. 
[05/27 08:54:46    376s] 
[05/27 08:54:46    376s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:54:46    376s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:54:46    376s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:54:46    376s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:54:46    376s] 
[05/27 08:54:46    376s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:54:50    380s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:21 mem=1556.8M
[05/27 08:54:50    380s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:21 mem=1556.8M
[05/27 08:54:50    380s] Creating Lib Analyzer, finished. 
[05/27 08:54:50    380s] All LLGs are deleted
[05/27 08:54:50    380s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1556.8M
[05/27 08:54:50    380s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1556.8M
[05/27 08:54:50    380s] ### Creating LA Mngr. totSessionCpu=0:06:21 mem=1556.8M
[05/27 08:54:50    380s] ### Creating LA Mngr, finished. totSessionCpu=0:06:21 mem=1556.8M
[05/27 08:54:50    380s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1556.80 MB )
[05/27 08:54:50    380s] (I)       Started Loading and Dumping File ( Curr Mem: 1556.80 MB )
[05/27 08:54:50    380s] (I)       Reading DB...
[05/27 08:54:50    380s] (I)       Read data from FE... (mem=1556.8M)
[05/27 08:54:50    380s] (I)       Read nodes and places... (mem=1556.8M)
[05/27 08:54:50    380s] (I)       Number of ignored instance 0
[05/27 08:54:50    380s] (I)       Number of inbound cells 42
[05/27 08:54:50    380s] (I)       numMoveCells=20569, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/27 08:54:50    380s] (I)       cell height: 5040, count: 20569
[05/27 08:54:50    380s] (I)       Done Read nodes and places (cpu=0.020s, mem=1563.2M)
[05/27 08:54:50    380s] (I)       Read nets... (mem=1563.2M)
[05/27 08:54:50    380s] (I)       Number of nets = 23693 ( 17 ignored )
[05/27 08:54:50    380s] (I)       Done Read nets (cpu=0.080s, mem=1569.7M)
[05/27 08:54:50    380s] (I)       Read rows... (mem=1569.7M)
[05/27 08:54:50    380s] (I)       rowRegion is not equal to core box, resetting core box
[05/27 08:54:50    380s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/27 08:54:50    380s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/27 08:54:50    380s] (I)       Done Read rows (cpu=0.000s, mem=1569.7M)
[05/27 08:54:50    380s] (I)       Identified Clock instances: Flop 3761, Clock buffer/inverter 0, Gate 0, Logic 1
[05/27 08:54:50    380s] (I)       Read module constraints... (mem=1569.7M)
[05/27 08:54:50    380s] (I)       Done Read module constraints (cpu=0.010s, mem=1569.7M)
[05/27 08:54:50    380s] (I)       Done Read data from FE (cpu=0.120s, mem=1569.7M)
[05/27 08:54:50    380s] (I)       before initializing RouteDB syMemory usage = 1569.7 MB
[05/27 08:54:50    380s] (I)       == Non-default Options ==
[05/27 08:54:50    380s] (I)       Maximum routing layer                              : 6
[05/27 08:54:50    380s] (I)       Buffering-aware routing                            : true
[05/27 08:54:50    380s] (I)       Spread congestion away from blockages              : true
[05/27 08:54:50    380s] (I)       Overflow penalty cost                              : 10
[05/27 08:54:50    380s] (I)       Punch through distance                             : 4642.740000
[05/27 08:54:50    380s] (I)       Source-to-sink ratio                               : 0.300000
[05/27 08:54:50    380s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 08:54:50    380s] (I)       Use row-based GCell size
[05/27 08:54:50    380s] (I)       GCell unit size  : 5040
[05/27 08:54:50    380s] (I)       GCell multiplier : 1
[05/27 08:54:50    380s] (I)       build grid graph
[05/27 08:54:50    380s] (I)       build grid graph start
[05/27 08:54:50    380s] [NR-eGR] Track table information for default rule: 
[05/27 08:54:50    380s] [NR-eGR] metal1 has no routable track
[05/27 08:54:50    380s] [NR-eGR] metal2 has single uniform track structure
[05/27 08:54:50    380s] [NR-eGR] metal3 has single uniform track structure
[05/27 08:54:50    380s] [NR-eGR] metal4 has single uniform track structure
[05/27 08:54:50    380s] [NR-eGR] metal5 has single uniform track structure
[05/27 08:54:50    380s] [NR-eGR] metal6 has single uniform track structure
[05/27 08:54:50    380s] (I)       build grid graph end
[05/27 08:54:50    380s] (I)       ===========================================================================
[05/27 08:54:50    380s] (I)       == Report All Rule Vias ==
[05/27 08:54:50    380s] (I)       ===========================================================================
[05/27 08:54:50    380s] (I)        Via Rule : (Default)
[05/27 08:54:50    380s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 08:54:50    380s] (I)       ---------------------------------------------------------------------------
[05/27 08:54:50    380s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 08:54:50    380s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 08:54:50    380s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 08:54:50    380s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 08:54:50    380s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 08:54:50    380s] (I)       ===========================================================================
[05/27 08:54:50    380s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1569.67 MB )
[05/27 08:54:50    381s] (I)       Num PG vias on layer 2 : 0
[05/27 08:54:50    381s] (I)       Num PG vias on layer 3 : 0
[05/27 08:54:50    381s] (I)       Num PG vias on layer 4 : 0
[05/27 08:54:50    381s] (I)       Num PG vias on layer 5 : 0
[05/27 08:54:50    381s] (I)       Num PG vias on layer 6 : 0
[05/27 08:54:50    381s] [NR-eGR] Read 32960 PG shapes
[05/27 08:54:50    381s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1569.67 MB )
[05/27 08:54:50    381s] [NR-eGR] #Routing Blockages  : 0
[05/27 08:54:50    381s] [NR-eGR] #Instance Blockages : 2061
[05/27 08:54:50    381s] [NR-eGR] #PG Blockages       : 32960
[05/27 08:54:50    381s] [NR-eGR] #Halo Blockages     : 0
[05/27 08:54:50    381s] [NR-eGR] #Boundary Blockages : 0
[05/27 08:54:50    381s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 08:54:50    381s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 08:54:50    381s] (I)       readDataFromPlaceDB
[05/27 08:54:50    381s] (I)       Read net information..
[05/27 08:54:50    381s] [NR-eGR] Read numTotalNets=23693  numIgnoredNets=0
[05/27 08:54:50    381s] (I)       Read testcase time = 0.010 seconds
[05/27 08:54:50    381s] 
[05/27 08:54:50    381s] (I)       early_global_route_priority property id does not exist.
[05/27 08:54:50    381s] (I)       Start initializing grid graph
[05/27 08:54:50    381s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 08:54:50    381s] (I)       End initializing grid graph
[05/27 08:54:50    381s] (I)       Model blockages into capacity
[05/27 08:54:50    381s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 08:54:50    381s] (I)       Started Modeling ( Curr Mem: 1574.91 MB )
[05/27 08:54:50    381s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 08:54:50    381s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 08:54:50    381s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 08:54:50    381s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 08:54:50    381s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 08:54:50    381s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1574.91 MB )
[05/27 08:54:50    381s] (I)       -- layer congestion ratio --
[05/27 08:54:50    381s] (I)       Layer 1 : 0.100000
[05/27 08:54:50    381s] (I)       Layer 2 : 0.700000
[05/27 08:54:50    381s] (I)       Layer 3 : 0.700000
[05/27 08:54:50    381s] (I)       Layer 4 : 0.700000
[05/27 08:54:50    381s] (I)       Layer 5 : 0.700000
[05/27 08:54:50    381s] (I)       Layer 6 : 0.700000
[05/27 08:54:50    381s] (I)       ----------------------------
[05/27 08:54:50    381s] (I)       Number of ignored nets = 0
[05/27 08:54:50    381s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 08:54:50    381s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 08:54:50    381s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 08:54:50    381s] (I)       Constructing bin map
[05/27 08:54:50    381s] (I)       Initialize bin information with width=10080 height=10080
[05/27 08:54:50    381s] (I)       Done constructing bin map
[05/27 08:54:50    381s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 08:54:50    381s] (I)       Before initializing Early Global Route syMemory usage = 1574.9 MB
[05/27 08:54:50    381s] (I)       Ndr track 0 does not exist
[05/27 08:54:50    381s] (I)       ---------------------Grid Graph Info--------------------
[05/27 08:54:50    381s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 08:54:50    381s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/27 08:54:50    381s] (I)       Site width          :   620  (dbu)
[05/27 08:54:50    381s] (I)       Row height          :  5040  (dbu)
[05/27 08:54:50    381s] (I)       GCell width         :  5040  (dbu)
[05/27 08:54:50    381s] (I)       GCell height        :  5040  (dbu)
[05/27 08:54:50    381s] (I)       Grid                :   268   268     6
[05/27 08:54:50    381s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 08:54:50    381s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 08:54:50    381s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 08:54:50    381s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 08:54:50    381s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 08:54:50    381s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 08:54:50    381s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 08:54:50    381s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 08:54:50    381s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 08:54:50    381s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 08:54:50    381s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 08:54:50    381s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 08:54:50    381s] (I)       --------------------------------------------------------
[05/27 08:54:50    381s] 
[05/27 08:54:50    381s] [NR-eGR] ============ Routing rule table ============
[05/27 08:54:50    381s] [NR-eGR] Rule id: 0  Nets: 23663 
[05/27 08:54:50    381s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 08:54:50    381s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 08:54:50    381s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:54:50    381s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:54:50    381s] [NR-eGR] ========================================
[05/27 08:54:50    381s] [NR-eGR] 
[05/27 08:54:50    381s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 08:54:50    381s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 08:54:50    381s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 08:54:50    381s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 08:54:50    381s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 08:54:50    381s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 08:54:50    381s] (I)       After initializing Early Global Route syMemory usage = 1577.8 MB
[05/27 08:54:50    381s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Reset routing kernel
[05/27 08:54:50    381s] (I)       Started Global Routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       ============= Initialization =============
[05/27 08:54:50    381s] (I)       totalPins=85019  totalGlobalPin=81113 (95.41%)
[05/27 08:54:50    381s] (I)       Started Net group 1 ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Build MST ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Generate topology with single threads
[05/27 08:54:50    381s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 08:54:50    381s] (I)       #blocked areas for congestion spreading : 21
[05/27 08:54:50    381s] [NR-eGR] Layer group 1: route 23663 net(s) in layer range [2, 6]
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1a Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1a ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Pattern routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 08:54:50    381s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Usage: 203233 = (105628 H, 97605 V) = (14.14% H, 13.04% V) = (5.324e+05um H, 4.919e+05um V)
[05/27 08:54:50    381s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1b Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1b ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Monotonic routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Usage: 203241 = (105633 H, 97608 V) = (14.14% H, 13.04% V) = (5.324e+05um H, 4.919e+05um V)
[05/27 08:54:50    381s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 1.024335e+06um
[05/27 08:54:50    381s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1c Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1c ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Two level routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Level2 Grid: 54 x 54
[05/27 08:54:50    381s] (I)       Started Two Level Routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Usage: 203241 = (105633 H, 97608 V) = (14.14% H, 13.04% V) = (5.324e+05um H, 4.919e+05um V)
[05/27 08:54:50    381s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1d Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1d ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Detoured routing ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Usage: 203241 = (105633 H, 97608 V) = (14.14% H, 13.04% V) = (5.324e+05um H, 4.919e+05um V)
[05/27 08:54:50    381s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1e Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1e ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Route legalization ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Usage: 203241 = (105633 H, 97608 V) = (14.14% H, 13.04% V) = (5.324e+05um H, 4.919e+05um V)
[05/27 08:54:50    381s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 1.024335e+06um
[05/27 08:54:50    381s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Layer assignment ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Running layer assignment with 1 threads
[05/27 08:54:50    381s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] (I)       ============  Phase 1l Route ============
[05/27 08:54:50    381s] (I)       Started Phase 1l ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       
[05/27 08:54:50    381s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 08:54:50    381s] [NR-eGR]                        OverCon           OverCon            
[05/27 08:54:50    381s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 08:54:50    381s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/27 08:54:50    381s] [NR-eGR] ---------------------------------------------------------------
[05/27 08:54:50    381s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:54:50    381s] [NR-eGR]  metal2  (2)        42( 0.09%)         2( 0.00%)   ( 0.10%) 
[05/27 08:54:50    381s] [NR-eGR]  metal3  (3)        20( 0.04%)         0( 0.00%)   ( 0.04%) 
[05/27 08:54:50    381s] [NR-eGR]  metal4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:54:50    381s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:54:50    381s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:54:50    381s] [NR-eGR] ---------------------------------------------------------------
[05/27 08:54:50    381s] [NR-eGR] Total               63( 0.03%)         2( 0.00%)   ( 0.03%) 
[05/27 08:54:50    381s] [NR-eGR] 
[05/27 08:54:50    381s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 08:54:50    381s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 08:54:50    381s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 08:54:50    381s] (I)       ============= track Assignment ============
[05/27 08:54:50    381s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Started Track Assignment ( Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 08:54:50    381s] (I)       Running track assignment with 1 threads
[05/27 08:54:50    381s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:50    381s] (I)       Run Multi-thread track assignment
[05/27 08:54:51    381s] (I)       Finished Track Assignment ( CPU: 0.50 sec, Real: 0.50 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:51    381s] [NR-eGR] Started Export DB wires ( Curr Mem: 1577.80 MB )
[05/27 08:54:51    381s] [NR-eGR] Started Export all nets ( Curr Mem: 1577.80 MB )
[05/27 08:54:51    382s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:51    382s] [NR-eGR] Started Set wire vias ( Curr Mem: 1577.80 MB )
[05/27 08:54:51    382s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:51    382s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1577.80 MB )
[05/27 08:54:51    382s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:54:51    382s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85019
[05/27 08:54:51    382s] [NR-eGR] metal2  (2V) length: 3.496303e+05um, number of vias: 119518
[05/27 08:54:51    382s] [NR-eGR] metal3  (3H) length: 4.520917e+05um, number of vias: 11827
[05/27 08:54:51    382s] [NR-eGR] metal4  (4V) length: 1.673048e+05um, number of vias: 2905
[05/27 08:54:51    382s] [NR-eGR] metal5  (5H) length: 9.364572e+04um, number of vias: 188
[05/27 08:54:51    382s] [NR-eGR] metal6  (6V) length: 6.250720e+03um, number of vias: 0
[05/27 08:54:51    382s] [NR-eGR] Total length: 1.068923e+06um, number of vias: 219457
[05/27 08:54:51    382s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:54:51    382s] [NR-eGR] Total eGR-routed clock nets wire length: 4.055765e+04um 
[05/27 08:54:51    382s] [NR-eGR] --------------------------------------------------------------------------
[05/27 08:54:52    382s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.63 sec, Curr Mem: 1525.17 MB )
[05/27 08:54:52    382s] Extraction called for design 'CHIP' of instances=20872 and nets=24182 using extraction engine 'preRoute' .
[05/27 08:54:52    382s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 08:54:52    382s] Type 'man IMPEXT-3530' for more detail.
[05/27 08:54:52    382s] PreRoute RC Extraction called for design CHIP.
[05/27 08:54:52    382s] RC Extraction called in multi-corner(2) mode.
[05/27 08:54:52    382s] RCMode: PreRoute
[05/27 08:54:52    382s]       RC Corner Indexes            0       1   
[05/27 08:54:52    382s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 08:54:52    382s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 08:54:52    382s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 08:54:52    382s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 08:54:52    382s] Shrink Factor                : 1.00000
[05/27 08:54:52    382s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 08:54:52    382s] Using capacitance table file ...
[05/27 08:54:52    382s] LayerId::1 widthSet size::4
[05/27 08:54:52    382s] LayerId::2 widthSet size::4
[05/27 08:54:52    382s] LayerId::3 widthSet size::4
[05/27 08:54:52    382s] LayerId::4 widthSet size::4
[05/27 08:54:52    382s] LayerId::5 widthSet size::4
[05/27 08:54:52    382s] LayerId::6 widthSet size::2
[05/27 08:54:52    382s] Updating RC grid for preRoute extraction ...
[05/27 08:54:52    382s] Initializing multi-corner capacitance tables ... 
[05/27 08:54:52    382s] Initializing multi-corner resistance tables ...
[05/27 08:54:52    382s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:54:52    382s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.272760 ; uaWl: 1.000000 ; uaWlH: 0.249972 ; aWlH: 0.000000 ; Pmax: 0.842700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 08:54:52    382s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1518.168M)
[05/27 08:54:52    382s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1518.2M
[05/27 08:54:52    382s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1518.2M
[05/27 08:54:52    383s] Fast DP-INIT is on for default
[05/27 08:54:52    383s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.038, MEM:1518.2M
[05/27 08:54:52    383s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.047, MEM:1518.2M
[05/27 08:54:52    383s] Starting delay calculation for Setup views
[05/27 08:54:52    383s] #################################################################################
[05/27 08:54:52    383s] # Design Stage: PreRoute
[05/27 08:54:52    383s] # Design Name: CHIP
[05/27 08:54:52    383s] # Design Mode: 90nm
[05/27 08:54:52    383s] # Analysis Mode: MMMC Non-OCV 
[05/27 08:54:52    383s] # Parasitics Mode: No SPEF/RCDB
[05/27 08:54:52    383s] # Signoff Settings: SI Off 
[05/27 08:54:52    383s] #################################################################################
[05/27 08:54:54    384s] Calculate delays in BcWc mode...
[05/27 08:54:54    384s] Calculate delays in BcWc mode...
[05/27 08:54:54    385s] Topological Sorting (REAL = 0:00:00.0, MEM = 1531.4M, InitMEM = 1528.2M)
[05/27 08:54:54    385s] Start delay calculation (fullDC) (1 T). (MEM=1531.37)
[05/27 08:54:54    385s] End AAE Lib Interpolated Model. (MEM=1548 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 08:55:05    396s] Total number of fetched objects 23710
[05/27 08:55:05    396s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 08:55:05    396s] End delay calculation. (MEM=1563.69 CPU=0:00:09.3 REAL=0:00:09.0)
[05/27 08:55:05    396s] End delay calculation (fullDC). (MEM=1563.69 CPU=0:00:11.5 REAL=0:00:11.0)
[05/27 08:55:05    396s] *** CDM Built up (cpu=0:00:13.4  real=0:00:13.0  mem= 1563.7M) ***
[05/27 08:55:07    397s] *** Done Building Timing Graph (cpu=0:00:14.9 real=0:00:15.0 totSessionCpu=0:06:38 mem=1563.7M)
[05/27 08:55:08    399s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.712 |
|           TNS (ns):|-25613.2 |
|    Violating Paths:|  3326   |
|          All Paths:|  7522   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |  -34.323   |     92 (92)      |
|   max_tran     |    90 (9354)     |  -17.705   |    90 (9354)     |
|   max_fanout   |   1199 (1199)    |   -3755    |   1200 (1200)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.635%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1247.2M, totSessionCpu=0:06:39 **
[05/27 08:55:08    399s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 08:55:08    399s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:08    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=1541.0M
[05/27 08:55:08    399s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.0M
[05/27 08:55:08    399s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:08    399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:     Starting CMU at level 3, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1541.0M
[05/27 08:55:08    399s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1541.0MB).
[05/27 08:55:08    399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.075, MEM:1541.0M
[05/27 08:55:08    399s] TotalInstCnt at PhyDesignMc Initialization: 20,569
[05/27 08:55:08    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=1541.0M
[05/27 08:55:08    399s] TotalInstCnt at PhyDesignMc Destruction: 20,569
[05/27 08:55:08    399s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:08    399s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=1541.0M
[05/27 08:55:08    399s] OPERPROF: Starting DPlace-Init at level 1, MEM:1541.0M
[05/27 08:55:08    399s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:08    399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:     Starting CMU at level 3, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1541.0M
[05/27 08:55:08    399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1541.0M
[05/27 08:55:08    399s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1541.0MB).
[05/27 08:55:08    399s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:1541.0M
[05/27 08:55:08    399s] TotalInstCnt at PhyDesignMc Initialization: 20,569
[05/27 08:55:08    399s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=1541.0M
[05/27 08:55:08    399s] TotalInstCnt at PhyDesignMc Destruction: 20,569
[05/27 08:55:08    399s] *** Starting optimizing excluded clock nets MEM= 1541.0M) ***
[05/27 08:55:08    399s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1541.0M) ***
[05/27 08:55:08    399s] The useful skew maximum allowed delay set by user is: 1
[05/27 08:55:12    403s] Deleting Lib Analyzer.
[05/27 08:55:13    403s] 
[05/27 08:55:13    403s] Optimization is working on the following views:
[05/27 08:55:13    403s]   Setup views: av_scan_mode_max 
[05/27 08:55:13    403s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/27 08:55:13    403s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 08:55:13    403s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:55:13    403s] Info: 30 io nets excluded
[05/27 08:55:13    403s] Info: 2 clock nets excluded from IPO operation.
[05/27 08:55:13    403s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1541.0M
[05/27 08:55:13    403s] ### Creating LA Mngr, finished. totSessionCpu=0:06:44 mem=1541.0M
[05/27 08:55:13    403s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:43.7/0:23:34.7 (0.3), mem = 1541.0M
[05/27 08:55:13    403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.1
[05/27 08:55:13    403s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:13    403s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1549.0M
[05/27 08:55:13    403s] OPERPROF: Starting DPlace-Init at level 1, MEM:1549.0M
[05/27 08:55:13    403s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:13    403s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1549.0M
[05/27 08:55:13    403s] OPERPROF:     Starting CMU at level 3, MEM:1549.0M
[05/27 08:55:13    403s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1549.0M
[05/27 08:55:13    403s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1549.0M
[05/27 08:55:13    403s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1549.0MB).
[05/27 08:55:13    403s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.050, MEM:1549.0M
[05/27 08:55:13    403s] TotalInstCnt at PhyDesignMc Initialization: 20,569
[05/27 08:55:13    403s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1549.0M
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    403s] 
[05/27 08:55:13    403s] Footprint cell information for calculating maxBufDist
[05/27 08:55:13    403s] *info: There are 14 candidate Buffer cells
[05/27 08:55:13    403s] *info: There are 14 candidate Inverter cells
[05/27 08:55:13    403s] 
[05/27 08:55:13    403s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    404s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    404s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:13    404s] 
[05/27 08:55:13    404s] Creating Lib Analyzer ...
[05/27 08:55:13    404s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:14    404s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:55:14    404s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:55:14    404s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:55:14    404s] 
[05/27 08:55:14    404s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:55:16    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:48 mem=1657.1M
[05/27 08:55:16    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:48 mem=1657.1M
[05/27 08:55:16    407s] Creating Lib Analyzer, finished. 
[05/27 08:55:16    407s] 
[05/27 08:55:16    407s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 08:55:19    409s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1676.2M
[05/27 08:55:19    409s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1676.2M
[05/27 08:55:19    409s] 
[05/27 08:55:19    409s] Netlist preparation processing... 
[05/27 08:55:19    410s] Removed 2899 instances
[05/27 08:55:19    410s] *info: Marking 0 isolation instances dont touch
[05/27 08:55:19    410s] *info: Marking 0 level shifter instances dont touch
[05/27 08:55:21    411s] TotalInstCnt at PhyDesignMc Destruction: 17,670
[05/27 08:55:21    411s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.1
[05/27 08:55:21    411s] *** AreaOpt [finish] : cpu/real = 0:00:08.1/0:00:08.1 (1.0), totSession cpu/real = 0:06:51.8/0:23:42.8 (0.3), mem = 1657.1M
[05/27 08:55:21    411s] 
[05/27 08:55:21    411s] =============================================================================================
[05/27 08:55:21    411s]  Step TAT Report for SimplifyNetlist #1
[05/27 08:55:21    411s] =============================================================================================
[05/27 08:55:21    411s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:55:21    411s] ---------------------------------------------------------------------------------------------
[05/27 08:55:21    411s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  37.2 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 08:55:21    411s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:21    411s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.1
[05/27 08:55:21    411s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:03.1 /  0:00:03.2    1.0
[05/27 08:55:21    411s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   6.7 % )     0:00:00.6 /  0:00:00.5    1.0
[05/27 08:55:21    411s] [ PostCommitDelayCalc    ]      1   0:00:01.7  (  20.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/27 08:55:21    411s] [ MISC                   ]          0:00:02.7  (  32.7 % )     0:00:02.7 /  0:00:02.7    1.0
[05/27 08:55:21    411s] ---------------------------------------------------------------------------------------------
[05/27 08:55:21    411s]  SimplifyNetlist #1 TOTAL           0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:08.2    1.0
[05/27 08:55:21    411s] ---------------------------------------------------------------------------------------------
[05/27 08:55:21    411s] 
[05/27 08:55:22    413s] Deleting Lib Analyzer.
[05/27 08:55:22    413s] Begin: GigaOpt high fanout net optimization
[05/27 08:55:22    413s] GigaOpt HFN: use maxLocalDensity 1.2
[05/27 08:55:22    413s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/27 08:55:22    413s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:55:22    413s] Info: 30 io nets excluded
[05/27 08:55:22    413s] Info: 2 clock nets excluded from IPO operation.
[05/27 08:55:22    413s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:53.1/0:23:44.1 (0.3), mem = 1603.1M
[05/27 08:55:22    413s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.2
[05/27 08:55:22    413s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:22    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:53 mem=1603.1M
[05/27 08:55:22    413s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 08:55:22    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1603.1M
[05/27 08:55:22    413s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:22    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1603.1M
[05/27 08:55:22    413s] OPERPROF:     Starting CMU at level 3, MEM:1603.1M
[05/27 08:55:22    413s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1603.1M
[05/27 08:55:22    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1603.1M
[05/27 08:55:22    413s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1603.1MB).
[05/27 08:55:22    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:1603.1M
[05/27 08:55:22    413s] TotalInstCnt at PhyDesignMc Initialization: 17,670
[05/27 08:55:22    413s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=1603.1M
[05/27 08:55:22    413s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:22    413s] 
[05/27 08:55:22    413s] Creating Lib Analyzer ...
[05/27 08:55:22    413s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:22    413s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:55:22    413s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:55:22    413s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:55:22    413s] 
[05/27 08:55:22    413s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:55:25    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1603.1M
[05/27 08:55:25    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1603.1M
[05/27 08:55:25    416s] Creating Lib Analyzer, finished. 
[05/27 08:55:25    416s] 
[05/27 08:55:25    416s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 08:55:29    420s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/27 08:55:29    420s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1622.2M
[05/27 08:55:29    420s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1622.2M
[05/27 08:55:29    420s] +----------+---------+--------+----------+------------+--------+
[05/27 08:55:29    420s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/27 08:55:29    420s] +----------+---------+--------+----------+------------+--------+
[05/27 08:55:29    420s] |    64.97%|        -| -17.987|-24733.903|   0:00:00.0| 1622.2M|
[05/27 08:55:29    420s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/27 08:55:32    423s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 08:55:32    423s] |    65.26%|       63| -17.987|-24733.762|   0:00:03.0| 1689.4M|
[05/27 08:55:32    423s] +----------+---------+--------+----------+------------+--------+
[05/27 08:55:32    423s] 
[05/27 08:55:32    423s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1689.4M) ***
[05/27 08:55:32    423s] Bottom Preferred Layer:
[05/27 08:55:32    423s]     None
[05/27 08:55:32    423s] Via Pillar Rule:
[05/27 08:55:32    423s]     None
[05/27 08:55:32    423s] TotalInstCnt at PhyDesignMc Destruction: 17,733
[05/27 08:55:32    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.2
[05/27 08:55:32    423s] *** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:10.4 (1.0), totSession cpu/real = 0:07:03.5/0:23:54.4 (0.3), mem = 1670.3M
[05/27 08:55:32    423s] 
[05/27 08:55:32    423s] =============================================================================================
[05/27 08:55:32    423s]  Step TAT Report for DrvOpt #1
[05/27 08:55:32    423s] =============================================================================================
[05/27 08:55:32    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:55:32    423s] ---------------------------------------------------------------------------------------------
[05/27 08:55:32    423s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:55:32    423s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  29.0 % )     0:00:03.0 /  0:00:03.1    1.0
[05/27 08:55:32    423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:32    423s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:55:32    423s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 08:55:32    423s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:32    423s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 08:55:32    423s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:32    423s] [ OptEval                ]      1   0:00:00.4  (   3.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 08:55:32    423s] [ OptCommit              ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:55:32    423s] [ IncrTimingUpdate       ]      1   0:00:01.2  (  11.3 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 08:55:32    423s] [ PostCommitDelayCalc    ]      1   0:00:01.3  (  12.5 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 08:55:32    423s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[05/27 08:55:32    423s] [ MISC                   ]          0:00:03.9  (  37.1 % )     0:00:03.9 /  0:00:03.9    1.0
[05/27 08:55:32    423s] ---------------------------------------------------------------------------------------------
[05/27 08:55:32    423s]  DrvOpt #1 TOTAL                    0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:10.5    1.0
[05/27 08:55:32    423s] ---------------------------------------------------------------------------------------------
[05/27 08:55:32    423s] 
[05/27 08:55:32    423s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/27 08:55:32    423s] End: GigaOpt high fanout net optimization
[05/27 08:55:32    423s] Begin: GigaOpt DRV Optimization
[05/27 08:55:32    423s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/27 08:55:32    423s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:55:32    423s] Info: 30 io nets excluded
[05/27 08:55:32    423s] Info: 2 clock nets excluded from IPO operation.
[05/27 08:55:32    423s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:03.6/0:23:54.5 (0.3), mem = 1670.3M
[05/27 08:55:32    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.3
[05/27 08:55:32    423s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:32    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1670.3M
[05/27 08:55:32    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1670.3M
[05/27 08:55:32    423s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:32    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1670.3M
[05/27 08:55:32    423s] OPERPROF:     Starting CMU at level 3, MEM:1670.3M
[05/27 08:55:33    423s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1670.3M
[05/27 08:55:33    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1670.3M
[05/27 08:55:33    423s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1670.3MB).
[05/27 08:55:33    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1670.3M
[05/27 08:55:33    423s] TotalInstCnt at PhyDesignMc Initialization: 17,733
[05/27 08:55:33    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1670.3M
[05/27 08:55:33    423s] 
[05/27 08:55:33    423s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 08:55:36    427s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1689.4M
[05/27 08:55:36    427s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1689.4M
[05/27 08:55:37    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 08:55:37    427s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 08:55:37    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 08:55:37    427s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 08:55:37    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 08:55:37    427s] Info: violation cost 40036.417969 (cap = 163.619736, tran = 39830.800781, len = 0.000000, fanout load = 0.000000, fanout count = 42.000000, glitch 0.000000)
[05/27 08:55:37    428s] |  1090| 11350|   -18.32|   116|   116|    -1.92|  1139|  1139|     0|     0|   -17.99|-24733.76|       0|       0|       0|  65.26|          |         |
[05/27 08:55:50    441s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 08:55:50    441s] |     0|     0|     0.00|     0|     0|     0.00|  1234|  1234|     0|     0|   -15.76| -7365.12|     102|      12|      79|  65.51| 0:00:13.0|  1689.4M|
[05/27 08:55:50    441s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 08:55:50    441s] |     0|     0|     0.00|     0|     0|     0.00|  1234|  1234|     0|     0|   -15.76| -7365.12|       0|       0|       0|  65.51| 0:00:00.0|  1689.4M|
[05/27 08:55:50    441s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 08:55:50    441s] Bottom Preferred Layer:
[05/27 08:55:50    441s]     None
[05/27 08:55:50    441s] Via Pillar Rule:
[05/27 08:55:50    441s]     None
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] *** Finish DRV Fixing (cpu=0:00:13.7 real=0:00:14.0 mem=1689.4M) ***
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] TotalInstCnt at PhyDesignMc Destruction: 17,847
[05/27 08:55:50    441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.3
[05/27 08:55:50    441s] *** DrvOpt [finish] : cpu/real = 0:00:17.7/0:00:17.7 (1.0), totSession cpu/real = 0:07:21.3/0:24:12.2 (0.3), mem = 1670.3M
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] =============================================================================================
[05/27 08:55:50    441s]  Step TAT Report for DrvOpt #2
[05/27 08:55:50    441s] =============================================================================================
[05/27 08:55:50    441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:55:50    441s] ---------------------------------------------------------------------------------------------
[05/27 08:55:50    441s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:55:50    441s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:50    441s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:55:50    441s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 08:55:50    441s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:50    441s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:13.0 /  0:00:13.0    1.0
[05/27 08:55:50    441s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:55:50    441s] [ OptEval                ]      3   0:00:02.0  (  11.4 % )     0:00:02.0 /  0:00:02.0    1.0
[05/27 08:55:50    441s] [ OptCommit              ]      3   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 08:55:50    441s] [ IncrTimingUpdate       ]      3   0:00:02.0  (  11.5 % )     0:00:02.0 /  0:00:02.0    1.0
[05/27 08:55:50    441s] [ PostCommitDelayCalc    ]      3   0:00:08.5  (  48.0 % )     0:00:08.5 /  0:00:08.5    1.0
[05/27 08:55:50    441s] [ DrvFindVioNets         ]      3   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 08:55:50    441s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 08:55:50    441s] [ MISC                   ]          0:00:03.9  (  21.8 % )     0:00:03.9 /  0:00:03.9    1.0
[05/27 08:55:50    441s] ---------------------------------------------------------------------------------------------
[05/27 08:55:50    441s]  DrvOpt #2 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:17.8    1.0
[05/27 08:55:50    441s] ---------------------------------------------------------------------------------------------
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] End: GigaOpt DRV Optimization
[05/27 08:55:50    441s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/27 08:55:50    441s] **optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1317.9M, totSessionCpu=0:07:21 **
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] Active setup views:
[05/27 08:55:50    441s]  av_scan_mode_max
[05/27 08:55:50    441s]   Dominating endpoints: 0
[05/27 08:55:50    441s]   Dominating TNS: -0.000
[05/27 08:55:50    441s] 
[05/27 08:55:50    441s] Deleting Lib Analyzer.
[05/27 08:55:50    441s] Begin: GigaOpt Global Optimization
[05/27 08:55:50    441s] *info: use new DP (enabled)
[05/27 08:55:50    441s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 08:55:51    441s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:55:51    441s] Info: 30 io nets excluded
[05/27 08:55:51    441s] Info: 2 clock nets excluded from IPO operation.
[05/27 08:55:51    441s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:21.7/0:24:12.6 (0.3), mem = 1625.3M
[05/27 08:55:51    441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.4
[05/27 08:55:51    441s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:55:51    441s] ### Creating PhyDesignMc. totSessionCpu=0:07:22 mem=1625.3M
[05/27 08:55:51    441s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 08:55:51    441s] OPERPROF: Starting DPlace-Init at level 1, MEM:1625.3M
[05/27 08:55:51    441s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:55:51    441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1625.3M
[05/27 08:55:51    441s] OPERPROF:     Starting CMU at level 3, MEM:1625.3M
[05/27 08:55:51    441s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1625.3M
[05/27 08:55:51    441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1625.3M
[05/27 08:55:51    441s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1625.3MB).
[05/27 08:55:51    441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:1625.3M
[05/27 08:55:51    441s] TotalInstCnt at PhyDesignMc Initialization: 17,847
[05/27 08:55:51    441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:22 mem=1625.3M
[05/27 08:55:51    441s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:51    441s] 
[05/27 08:55:51    441s] Creating Lib Analyzer ...
[05/27 08:55:51    441s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:55:51    442s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:55:51    442s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:55:51    442s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:55:51    442s] 
[05/27 08:55:51    442s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:55:54    445s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:25 mem=1625.3M
[05/27 08:55:54    445s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:25 mem=1625.3M
[05/27 08:55:54    445s] Creating Lib Analyzer, finished. 
[05/27 08:55:54    445s] 
[05/27 08:55:54    445s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 08:56:02    453s] *info: 30 io nets excluded
[05/27 08:56:02    453s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:56:02    453s] *info: 2 clock nets excluded
[05/27 08:56:02    453s] *info: 2 special nets excluded.
[05/27 08:56:02    453s] *info: 4319 no-driver nets excluded.
[05/27 08:56:05    455s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1644.4M
[05/27 08:56:05    455s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1644.4M
[05/27 08:56:05    456s] ** GigaOpt Global Opt WNS Slack -15.759  TNS Slack -7365.125 
[05/27 08:56:05    456s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 08:56:05    456s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 08:56:05    456s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 08:56:05    456s] | -15.759|-7365.125|    65.51%|   0:00:00.0| 1644.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:56:25    475s] | -14.786| -567.683|    65.70%|   0:00:20.0| 1708.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:56:34    485s] | -14.631| -514.425|    65.85%|   0:00:09.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:56:36    486s] | -14.631| -514.425|    65.85%|   0:00:02.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:56:55    506s] | -11.758| -298.004|    66.81%|   0:00:19.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:04    514s] | -11.739| -289.930|    66.85%|   0:00:09.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:08    519s] | -11.739| -287.103|    66.86%|   0:00:04.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:09    520s] | -11.739| -287.103|    66.86%|   0:00:01.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:14    525s] | -11.656| -263.290|    67.03%|   0:00:05.0| 1712.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:20    531s] | -11.656| -261.323|    67.07%|   0:00:06.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:23    533s] | -11.656| -260.479|    67.09%|   0:00:03.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:24    534s] | -11.656| -260.479|    67.09%|   0:00:01.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:26    537s] | -11.529| -257.269|    67.14%|   0:00:02.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:32    543s] | -11.529| -256.642|    67.17%|   0:00:06.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:35    545s] | -11.529| -256.643|    67.22%|   0:00:03.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:36    546s] | -11.529| -256.643|    67.22%|   0:00:01.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:38    549s] | -11.528| -256.604|    67.33%|   0:00:02.0| 1754.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:43    554s] | -11.528| -256.082|    67.35%|   0:00:05.0| 1773.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:45    556s] | -11.526| -256.044|    67.38%|   0:00:02.0| 1773.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:46    557s] | -11.526| -256.044|    67.38%|   0:00:01.0| 1773.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:48    559s] | -11.526| -256.007|    67.45%|   0:00:02.0| 1773.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:53    564s] | -11.526| -256.007|    67.45%|   0:00:05.0| 1773.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 08:57:53    564s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:48 real=0:01:48 mem=1773.1M) ***
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] *** Finish pre-CTS Setup Fixing (cpu=0:01:48 real=0:01:48 mem=1773.1M) ***
[05/27 08:57:53    564s] Bottom Preferred Layer:
[05/27 08:57:53    564s]     None
[05/27 08:57:53    564s] Via Pillar Rule:
[05/27 08:57:53    564s]     None
[05/27 08:57:53    564s] ** GigaOpt Global Opt End WNS Slack -11.526  TNS Slack -256.007 
[05/27 08:57:53    564s] TotalInstCnt at PhyDesignMc Destruction: 18,102
[05/27 08:57:53    564s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.4
[05/27 08:57:53    564s] *** SetupOpt [finish] : cpu/real = 0:02:02.6/0:02:02.5 (1.0), totSession cpu/real = 0:09:24.3/0:26:15.1 (0.4), mem = 1754.0M
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] =============================================================================================
[05/27 08:57:53    564s]  Step TAT Report for GlobalOpt #1
[05/27 08:57:53    564s] =============================================================================================
[05/27 08:57:53    564s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:57:53    564s] ---------------------------------------------------------------------------------------------
[05/27 08:57:53    564s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:57:53    564s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   2.5 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 08:57:53    564s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:57:53    564s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:57:53    564s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:03.1 /  0:00:03.2    1.0
[05/27 08:57:53    564s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:57:53    564s] [ TransformInit          ]      1   0:00:10.7  (   8.8 % )     0:00:10.7 /  0:00:10.8    1.0
[05/27 08:57:53    564s] [ OptSingleIteration     ]     21   0:00:00.2  (   0.1 % )     0:01:47.5 /  0:01:47.5    1.0
[05/27 08:57:53    564s] [ OptGetWeight           ]     21   0:00:12.2  (   9.9 % )     0:00:12.2 /  0:00:12.2    1.0
[05/27 08:57:53    564s] [ OptEval                ]     21   0:00:47.9  (  39.1 % )     0:00:47.9 /  0:00:47.8    1.0
[05/27 08:57:53    564s] [ OptCommit              ]     21   0:00:01.3  (   1.1 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 08:57:53    564s] [ IncrTimingUpdate       ]     16   0:00:06.2  (   5.1 % )     0:00:06.2 /  0:00:06.2    1.0
[05/27 08:57:53    564s] [ PostCommitDelayCalc    ]     21   0:00:16.4  (  13.4 % )     0:00:16.4 /  0:00:16.5    1.0
[05/27 08:57:53    564s] [ SetupOptGetWorkingSet  ]     21   0:00:09.9  (   8.1 % )     0:00:09.9 /  0:00:09.9    1.0
[05/27 08:57:53    564s] [ SetupOptGetActiveNode  ]     21   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 08:57:53    564s] [ SetupOptSlackGraph     ]     21   0:00:12.2  (  10.0 % )     0:00:12.2 /  0:00:12.2    1.0
[05/27 08:57:53    564s] [ MISC                   ]          0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 08:57:53    564s] ---------------------------------------------------------------------------------------------
[05/27 08:57:53    564s]  GlobalOpt #1 TOTAL                 0:02:02.5  ( 100.0 % )     0:02:02.5 /  0:02:02.6    1.0
[05/27 08:57:53    564s] ---------------------------------------------------------------------------------------------
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] End: GigaOpt Global Optimization
[05/27 08:57:53    564s] *** Timing NOT met, worst failing slack is -11.526
[05/27 08:57:53    564s] *** Check timing (0:00:00.0)
[05/27 08:57:53    564s] Deleting Lib Analyzer.
[05/27 08:57:53    564s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/27 08:57:53    564s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 08:57:53    564s] Info: 30 io nets excluded
[05/27 08:57:53    564s] Info: 2 clock nets excluded from IPO operation.
[05/27 08:57:53    564s] ### Creating LA Mngr. totSessionCpu=0:09:24 mem=1653.0M
[05/27 08:57:53    564s] ### Creating LA Mngr, finished. totSessionCpu=0:09:24 mem=1653.0M
[05/27 08:57:53    564s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/27 08:57:53    564s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 08:57:53    564s] ### Creating PhyDesignMc. totSessionCpu=0:09:24 mem=1672.1M
[05/27 08:57:53    564s] OPERPROF: Starting DPlace-Init at level 1, MEM:1672.1M
[05/27 08:57:53    564s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 08:57:53    564s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.1M
[05/27 08:57:53    564s] OPERPROF:     Starting CMU at level 3, MEM:1672.1M
[05/27 08:57:53    564s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1672.1M
[05/27 08:57:53    564s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1672.1M
[05/27 08:57:53    564s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1672.1MB).
[05/27 08:57:53    564s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.055, MEM:1672.1M
[05/27 08:57:53    564s] TotalInstCnt at PhyDesignMc Initialization: 18,102
[05/27 08:57:53    564s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:25 mem=1672.1M
[05/27 08:57:53    564s] Begin: Area Reclaim Optimization
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] Creating Lib Analyzer ...
[05/27 08:57:53    564s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 08:57:53    564s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 08:57:53    564s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 08:57:53    564s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 08:57:53    564s] 
[05/27 08:57:53    564s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 08:57:56    567s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:28 mem=1676.1M
[05/27 08:57:56    567s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:28 mem=1676.1M
[05/27 08:57:56    567s] Creating Lib Analyzer, finished. 
[05/27 08:57:56    567s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:27.7/0:26:18.5 (0.4), mem = 1676.1M
[05/27 08:57:56    567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.5
[05/27 08:57:57    567s] 
[05/27 08:57:57    567s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 08:57:58    568s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1676.1M
[05/27 08:57:58    568s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1676.1M
[05/27 08:57:58    569s] Reclaim Optimization WNS Slack -11.526  TNS Slack -256.007 Density 67.45
[05/27 08:57:58    569s] +----------+---------+--------+--------+------------+--------+
[05/27 08:57:58    569s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 08:57:58    569s] +----------+---------+--------+--------+------------+--------+
[05/27 08:57:58    569s] |    67.45%|        -| -11.526|-256.007|   0:00:00.0| 1676.1M|
[05/27 08:58:06    577s] |    67.43%|       31| -11.526|-255.983|   0:00:08.0| 1716.7M|
[05/27 08:58:07    577s] |    67.42%|        3| -11.526|-255.957|   0:00:01.0| 1716.7M|
[05/27 08:58:07    578s] |    67.41%|        3| -11.526|-255.935|   0:00:00.0| 1716.7M|
[05/27 08:58:07    578s] |    67.41%|        1| -11.526|-255.935|   0:00:00.0| 1716.7M|
[05/27 08:58:08    579s] |    67.41%|        1| -11.526|-255.935|   0:00:01.0| 1716.7M|
[05/27 08:58:08    579s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 08:58:08    579s] |    67.41%|        0| -11.526|-255.935|   0:00:00.0| 1716.7M|
[05/27 08:58:11    582s] |    67.35%|       30| -11.526|-255.935|   0:00:03.0| 1716.7M|
[05/27 08:58:30    601s] |    66.97%|      381| -11.506|-255.535|   0:00:19.0| 1722.7M|
[05/27 08:58:32    603s] |    66.97%|       16| -11.506|-255.535|   0:00:02.0| 1722.7M|
[05/27 08:58:33    603s] |    66.97%|        0| -11.506|-255.535|   0:00:01.0| 1722.7M|
[05/27 08:58:33    603s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 08:58:33    603s] |    66.97%|        0| -11.506|-255.535|   0:00:00.0| 1722.7M|
[05/27 08:58:33    603s] +----------+---------+--------+--------+------------+--------+
[05/27 08:58:33    603s] Reclaim Optimization End WNS Slack -11.506  TNS Slack -255.535 Density 66.97
[05/27 08:58:33    603s] 
[05/27 08:58:33    603s] ** Summary: Restruct = 39 Buffer Deletion = 14 Declone = 18 Resize = 355 **
[05/27 08:58:33    603s] --------------------------------------------------------------
[05/27 08:58:33    603s] |                                   | Total     | Sequential |
[05/27 08:58:33    603s] --------------------------------------------------------------
[05/27 08:58:33    603s] | Num insts resized                 |     342  |       6    |
[05/27 08:58:33    603s] | Num insts undone                  |      42  |       1    |
[05/27 08:58:33    603s] | Num insts Downsized               |     342  |       6    |
[05/27 08:58:33    603s] | Num insts Samesized               |       0  |       0    |
[05/27 08:58:33    603s] | Num insts Upsized                 |       0  |       0    |
[05/27 08:58:33    603s] | Num multiple commits+uncommits    |      13  |       -    |
[05/27 08:58:33    603s] --------------------------------------------------------------
[05/27 08:58:33    603s] Bottom Preferred Layer:
[05/27 08:58:33    603s]     None
[05/27 08:58:33    603s] Via Pillar Rule:
[05/27 08:58:33    603s]     None
[05/27 08:58:33    603s] End: Core Area Reclaim Optimization (cpu = 0:00:39.3) (real = 0:00:40.0) **
[05/27 08:58:33    603s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.5
[05/27 08:58:33    603s] *** AreaOpt [finish] : cpu/real = 0:00:36.2/0:00:36.2 (1.0), totSession cpu/real = 0:10:03.9/0:26:54.7 (0.4), mem = 1722.7M
[05/27 08:58:33    603s] 
[05/27 08:58:33    603s] =============================================================================================
[05/27 08:58:33    603s]  Step TAT Report for AreaOpt #1
[05/27 08:58:33    603s] =============================================================================================
[05/27 08:58:33    603s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 08:58:33    603s] ---------------------------------------------------------------------------------------------
[05/27 08:58:33    603s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 08:58:33    603s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   7.9 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 08:58:33    603s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:58:33    603s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 08:58:33    603s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 08:58:33    603s] [ OptSingleIteration     ]     11   0:00:00.6  (   1.4 % )     0:00:34.0 /  0:00:33.9    1.0
[05/27 08:58:33    603s] [ OptGetWeight           ]    596   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[05/27 08:58:33    603s] [ OptEval                ]    596   0:00:11.9  (  30.3 % )     0:00:11.9 /  0:00:11.9    1.0
[05/27 08:58:33    603s] [ OptCommit              ]    596   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[05/27 08:58:33    603s] [ IncrTimingUpdate       ]     74   0:00:09.0  (  22.9 % )     0:00:09.0 /  0:00:09.0    1.0
[05/27 08:58:33    603s] [ PostCommitDelayCalc    ]    604   0:00:12.1  (  30.8 % )     0:00:12.1 /  0:00:12.0    1.0
[05/27 08:58:33    603s] [ MISC                   ]          0:00:02.0  (   5.1 % )     0:00:02.0 /  0:00:02.0    1.0
[05/27 08:58:33    603s] ---------------------------------------------------------------------------------------------
[05/27 08:58:33    603s]  AreaOpt #1 TOTAL                   0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:39.3    1.0
[05/27 08:58:33    603s] ---------------------------------------------------------------------------------------------
[05/27 08:58:33    603s] 
[05/27 08:58:33    603s] Executing incremental physical updates
[05/27 08:58:33    603s] Executing incremental physical updates
[05/27 08:58:33    603s] TotalInstCnt at PhyDesignMc Destruction: 18,044
[05/27 08:58:33    603s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:40, mem=1657.67M, totSessionCpu=0:10:04).
[05/27 08:58:33    604s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1657.7M
[05/27 08:58:33    604s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.030, MEM:1657.7M
[05/27 08:58:33    604s] **INFO: Flow update: Design is easy to close.
[05/27 08:58:33    604s] 
[05/27 08:58:33    604s] *** Start incrementalPlace ***
[05/27 08:58:33    604s] User Input Parameters:
[05/27 08:58:33    604s] - Congestion Driven    : On
[05/27 08:58:33    604s] - Timing Driven        : On
[05/27 08:58:33    604s] - Area-Violation Based : On
[05/27 08:58:33    604s] - Start Rollback Level : -5
[05/27 08:58:33    604s] - Legalized            : On
[05/27 08:58:33    604s] - Window Based         : Off
[05/27 08:58:33    604s] - eDen incr mode       : Off
[05/27 08:58:33    604s] - Small incr mode      : Off
[05/27 08:58:33    604s] 
[05/27 08:58:33    604s] no activity file in design. spp won't run.
[05/27 08:58:33    604s] Effort level <high> specified for reg2reg path_group
[05/27 08:58:34    605s] Collecting buffer chain nets ...
[05/27 08:58:34    605s] No Views given, use default active views for adaptive view pruning
[05/27 08:58:34    605s] SKP will enable view:
[05/27 08:58:34    605s]   av_scan_mode_max
[05/27 08:58:34    605s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1659.7M
[05/27 08:58:34    605s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.016, MEM:1659.7M
[05/27 08:58:34    605s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1659.7M
[05/27 08:58:34    605s] Starting Early Global Route congestion estimation: mem = 1659.7M
[05/27 08:58:34    605s] (I)       Started Loading and Dumping File ( Curr Mem: 1659.67 MB )
[05/27 08:58:34    605s] (I)       Reading DB...
[05/27 08:58:34    605s] (I)       Read data from FE... (mem=1659.7M)
[05/27 08:58:34    605s] (I)       Read nodes and places... (mem=1659.7M)
[05/27 08:58:34    605s] (I)       Done Read nodes and places (cpu=0.030s, mem=1667.1M)
[05/27 08:58:34    605s] (I)       Read nets... (mem=1667.1M)
[05/27 08:58:34    605s] (I)       Done Read nets (cpu=0.070s, mem=1674.9M)
[05/27 08:58:34    605s] (I)       Done Read data from FE (cpu=0.100s, mem=1674.9M)
[05/27 08:58:34    605s] (I)       before initializing RouteDB syMemory usage = 1674.9 MB
[05/27 08:58:34    605s] (I)       == Non-default Options ==
[05/27 08:58:34    605s] (I)       Maximum routing layer                              : 6
[05/27 08:58:34    605s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 08:58:34    605s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 08:58:34    605s] (I)       Use row-based GCell size
[05/27 08:58:34    605s] (I)       GCell unit size  : 5040
[05/27 08:58:34    605s] (I)       GCell multiplier : 1
[05/27 08:58:34    605s] (I)       build grid graph
[05/27 08:58:34    605s] (I)       build grid graph start
[05/27 08:58:34    605s] [NR-eGR] Track table information for default rule: 
[05/27 08:58:34    605s] [NR-eGR] metal1 has no routable track
[05/27 08:58:34    605s] [NR-eGR] metal2 has single uniform track structure
[05/27 08:58:34    605s] [NR-eGR] metal3 has single uniform track structure
[05/27 08:58:34    605s] [NR-eGR] metal4 has single uniform track structure
[05/27 08:58:34    605s] [NR-eGR] metal5 has single uniform track structure
[05/27 08:58:34    605s] [NR-eGR] metal6 has single uniform track structure
[05/27 08:58:34    605s] (I)       build grid graph end
[05/27 08:58:34    605s] (I)       ===========================================================================
[05/27 08:58:34    605s] (I)       == Report All Rule Vias ==
[05/27 08:58:34    605s] (I)       ===========================================================================
[05/27 08:58:34    605s] (I)        Via Rule : (Default)
[05/27 08:58:34    605s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 08:58:34    605s] (I)       ---------------------------------------------------------------------------
[05/27 08:58:34    605s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 08:58:34    605s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 08:58:34    605s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 08:58:34    605s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 08:58:34    605s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 08:58:34    605s] (I)       ===========================================================================
[05/27 08:58:34    605s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1674.86 MB )
[05/27 08:58:34    605s] (I)       Num PG vias on layer 2 : 0
[05/27 08:58:34    605s] (I)       Num PG vias on layer 3 : 0
[05/27 08:58:34    605s] (I)       Num PG vias on layer 4 : 0
[05/27 08:58:34    605s] (I)       Num PG vias on layer 5 : 0
[05/27 08:58:34    605s] (I)       Num PG vias on layer 6 : 0
[05/27 08:58:34    605s] [NR-eGR] Read 32960 PG shapes
[05/27 08:58:34    605s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1674.86 MB )
[05/27 08:58:34    605s] [NR-eGR] #Routing Blockages  : 0
[05/27 08:58:34    605s] [NR-eGR] #Instance Blockages : 2061
[05/27 08:58:34    605s] [NR-eGR] #PG Blockages       : 32960
[05/27 08:58:34    605s] [NR-eGR] #Halo Blockages     : 0
[05/27 08:58:34    605s] [NR-eGR] #Boundary Blockages : 0
[05/27 08:58:34    605s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 08:58:34    605s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 08:58:34    605s] (I)       readDataFromPlaceDB
[05/27 08:58:34    605s] (I)       Read net information..
[05/27 08:58:34    605s] [NR-eGR] Read numTotalNets=20165  numIgnoredNets=0
[05/27 08:58:34    605s] (I)       Read testcase time = 0.010 seconds
[05/27 08:58:34    605s] 
[05/27 08:58:34    605s] (I)       early_global_route_priority property id does not exist.
[05/27 08:58:34    605s] (I)       Start initializing grid graph
[05/27 08:58:34    605s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 08:58:34    605s] (I)       End initializing grid graph
[05/27 08:58:34    605s] (I)       Model blockages into capacity
[05/27 08:58:34    605s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 08:58:34    605s] (I)       Started Modeling ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 08:58:34    605s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 08:58:34    605s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 08:58:34    605s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 08:58:34    605s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 08:58:34    605s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       -- layer congestion ratio --
[05/27 08:58:34    605s] (I)       Layer 1 : 0.100000
[05/27 08:58:34    605s] (I)       Layer 2 : 0.700000
[05/27 08:58:34    605s] (I)       Layer 3 : 0.700000
[05/27 08:58:34    605s] (I)       Layer 4 : 0.700000
[05/27 08:58:34    605s] (I)       Layer 5 : 0.700000
[05/27 08:58:34    605s] (I)       Layer 6 : 0.700000
[05/27 08:58:34    605s] (I)       ----------------------------
[05/27 08:58:34    605s] (I)       Number of ignored nets = 0
[05/27 08:58:34    605s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 08:58:34    605s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 08:58:34    605s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 08:58:34    605s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 08:58:34    605s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 08:58:34    605s] (I)       Before initializing Early Global Route syMemory usage = 1679.3 MB
[05/27 08:58:34    605s] (I)       Ndr track 0 does not exist
[05/27 08:58:34    605s] (I)       ---------------------Grid Graph Info--------------------
[05/27 08:58:34    605s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 08:58:34    605s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 08:58:34    605s] (I)       Site width          :   620  (dbu)
[05/27 08:58:34    605s] (I)       Row height          :  5040  (dbu)
[05/27 08:58:34    605s] (I)       GCell width         :  5040  (dbu)
[05/27 08:58:34    605s] (I)       GCell height        :  5040  (dbu)
[05/27 08:58:34    605s] (I)       Grid                :   268   268     6
[05/27 08:58:34    605s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 08:58:34    605s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 08:58:34    605s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 08:58:34    605s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 08:58:34    605s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 08:58:34    605s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 08:58:34    605s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 08:58:34    605s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 08:58:34    605s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 08:58:34    605s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 08:58:34    605s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 08:58:34    605s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 08:58:34    605s] (I)       --------------------------------------------------------
[05/27 08:58:34    605s] 
[05/27 08:58:34    605s] [NR-eGR] ============ Routing rule table ============
[05/27 08:58:34    605s] [NR-eGR] Rule id: 0  Nets: 20134 
[05/27 08:58:34    605s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 08:58:34    605s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 08:58:34    605s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:58:34    605s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 08:58:34    605s] [NR-eGR] ========================================
[05/27 08:58:34    605s] [NR-eGR] 
[05/27 08:58:34    605s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 08:58:34    605s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 08:58:34    605s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 08:58:34    605s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 08:58:34    605s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 08:58:34    605s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 08:58:34    605s] (I)       After initializing Early Global Route syMemory usage = 1679.3 MB
[05/27 08:58:34    605s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Reset routing kernel
[05/27 08:58:34    605s] (I)       Started Global Routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       ============= Initialization =============
[05/27 08:58:34    605s] (I)       totalPins=73884  totalGlobalPin=70203 (95.02%)
[05/27 08:58:34    605s] (I)       Started Net group 1 ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Build MST ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Generate topology with single threads
[05/27 08:58:34    605s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 08:58:34    605s] [NR-eGR] Layer group 1: route 20134 net(s) in layer range [2, 6]
[05/27 08:58:34    605s] (I)       
[05/27 08:58:34    605s] (I)       ============  Phase 1a Route ============
[05/27 08:58:34    605s] (I)       Started Phase 1a ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Pattern routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 08:58:34    605s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Usage: 178071 = (94242 H, 83829 V) = (12.62% H, 11.20% V) = (4.750e+05um H, 4.225e+05um V)
[05/27 08:58:34    605s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       
[05/27 08:58:34    605s] (I)       ============  Phase 1b Route ============
[05/27 08:58:34    605s] (I)       Started Phase 1b ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Monotonic routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Usage: 178073 = (94244 H, 83829 V) = (12.62% H, 11.20% V) = (4.750e+05um H, 4.225e+05um V)
[05/27 08:58:34    605s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.974879e+05um
[05/27 08:58:34    605s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       
[05/27 08:58:34    605s] (I)       ============  Phase 1c Route ============
[05/27 08:58:34    605s] (I)       Started Phase 1c ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Two level routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Level2 Grid: 54 x 54
[05/27 08:58:34    605s] (I)       Started Two Level Routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Usage: 178073 = (94244 H, 83829 V) = (12.62% H, 11.20% V) = (4.750e+05um H, 4.225e+05um V)
[05/27 08:58:34    605s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       
[05/27 08:58:34    605s] (I)       ============  Phase 1d Route ============
[05/27 08:58:34    605s] (I)       Started Phase 1d ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Detoured routing ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Usage: 178073 = (94244 H, 83829 V) = (12.62% H, 11.20% V) = (4.750e+05um H, 4.225e+05um V)
[05/27 08:58:34    605s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       
[05/27 08:58:34    605s] (I)       ============  Phase 1e Route ============
[05/27 08:58:34    605s] (I)       Started Phase 1e ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Route legalization ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Usage: 178073 = (94244 H, 83829 V) = (12.62% H, 11.20% V) = (4.750e+05um H, 4.225e+05um V)
[05/27 08:58:34    605s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.974879e+05um
[05/27 08:58:34    605s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Started Layer assignment ( Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:34    605s] (I)       Running layer assignment with 1 threads
[05/27 08:58:35    605s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:35    605s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:35    605s] (I)       
[05/27 08:58:35    605s] (I)       ============  Phase 1l Route ============
[05/27 08:58:35    605s] (I)       Started Phase 1l ( Curr Mem: 1679.32 MB )
[05/27 08:58:35    605s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:35    605s] (I)       
[05/27 08:58:35    605s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 08:58:35    605s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/27 08:58:35    605s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/27 08:58:35    605s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/27 08:58:35    605s] [NR-eGR] --------------------------------------------------------------------------------
[05/27 08:58:35    605s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:58:35    605s] [NR-eGR]  metal2  (2)        31( 0.07%)         8( 0.02%)         2( 0.00%)   ( 0.09%) 
[05/27 08:58:35    605s] [NR-eGR]  metal3  (3)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/27 08:58:35    605s] [NR-eGR]  metal4  (4)         2( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/27 08:58:35    605s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:58:35    605s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 08:58:35    605s] [NR-eGR] --------------------------------------------------------------------------------
[05/27 08:58:35    605s] [NR-eGR] Total               39( 0.02%)         8( 0.00%)         2( 0.00%)   ( 0.02%) 
[05/27 08:58:35    605s] [NR-eGR] 
[05/27 08:58:35    605s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1679.32 MB )
[05/27 08:58:35    605s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 08:58:35    605s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 08:58:35    605s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 08:58:35    605s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1679.3M
[05/27 08:58:35    605s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.530, REAL:0.536, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF: Starting HotSpotCal at level 1, MEM:1679.3M
[05/27 08:58:35    605s] [hotspot] +------------+---------------+---------------+
[05/27 08:58:35    605s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 08:58:35    605s] [hotspot] +------------+---------------+---------------+
[05/27 08:58:35    605s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 08:58:35    605s] [hotspot] +------------+---------------+---------------+
[05/27 08:58:35    605s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 08:58:35    605s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 08:58:35    605s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1679.3M
[05/27 08:58:35    605s] 
[05/27 08:58:35    605s] === incrementalPlace Internal Loop 1 ===
[05/27 08:58:35    605s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 08:58:35    605s] OPERPROF: Starting IPInitSPData at level 1, MEM:1679.3M
[05/27 08:58:35    605s] #spOpts: minPadR=1.1 
[05/27 08:58:35    605s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:   Starting post-place ADS at level 2, MEM:1679.3M
[05/27 08:58:35    605s] ADSU 0.837 -> 0.837. GS 40.320
[05/27 08:58:35    605s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.056, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:   Starting spMPad at level 2, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:     Starting spContextMPad at level 3, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.008, MEM:1679.3M
[05/27 08:58:35    605s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1679.3M
[05/27 08:58:35    605s] no activity file in design. spp won't run.
[05/27 08:58:35    605s] [spp] 0
[05/27 08:58:35    605s] [adp] 0:1:1:3
[05/27 08:58:35    605s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.007, MEM:1679.3M
[05/27 08:58:35    606s] SP #FI/SF FL/PI 0/0 18044/0
[05/27 08:58:35    606s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.183, MEM:1679.3M
[05/27 08:58:35    606s] PP off. flexM 0
[05/27 08:58:35    606s] OPERPROF: Starting CDPad at level 1, MEM:1679.3M
[05/27 08:58:35    606s] 3DP is on.
[05/27 08:58:35    606s] 3DP OF M2 0.004, M4 0.000. Diff 0
[05/27 08:58:35    606s] design sh 0.106.
[05/27 08:58:35    606s] design sh 0.106.
[05/27 08:58:35    606s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/27 08:58:35    606s] design sh 0.104.
[05/27 08:58:35    606s] CDPadU 0.957 -> 0.860. R=0.837, N=18044, GS=5.040
[05/27 08:58:35    606s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.286, MEM:1679.3M
[05/27 08:58:35    606s] OPERPROF: Starting InitSKP at level 1, MEM:1679.3M
[05/27 08:58:35    606s] no activity file in design. spp won't run.
[05/27 08:58:37    608s] no activity file in design. spp won't run.
[05/27 08:58:40    611s] *** Finished SKP initialization (cpu=0:00:05.1, real=0:00:05.0)***
[05/27 08:58:40    611s] OPERPROF: Finished InitSKP at level 1, CPU:5.110, REAL:5.113, MEM:1712.8M
[05/27 08:58:40    611s] NP #FI/FS/SF FL/PI: 0/303/0 18044/0
[05/27 08:58:40    611s] no activity file in design. spp won't run.
[05/27 08:58:40    611s] 
[05/27 08:58:40    611s] AB Est...
[05/27 08:58:40    611s] OPERPROF: Starting npPlace at level 1, MEM:1713.9M
[05/27 08:58:40    611s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.100, MEM:1773.8M
[05/27 08:58:40    611s] Iteration  4: Skipped, with CDP Off
[05/27 08:58:40    611s] 
[05/27 08:58:40    611s] AB Est...
[05/27 08:58:40    611s] OPERPROF: Starting npPlace at level 1, MEM:1773.8M
[05/27 08:58:41    611s] OPERPROF: Finished npPlace at level 1, CPU:0.080, REAL:0.087, MEM:1773.8M
[05/27 08:58:41    611s] Iteration  5: Skipped, with CDP Off
[05/27 08:58:41    611s] 
[05/27 08:58:41    611s] AB Est...
[05/27 08:58:41    611s] OPERPROF: Starting npPlace at level 1, MEM:1773.8M
[05/27 08:58:41    611s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.091, MEM:1773.8M
[05/27 08:58:41    611s] Iteration  6: Skipped, with CDP Off
[05/27 08:58:41    612s] OPERPROF: Starting npPlace at level 1, MEM:1773.8M
[05/27 08:58:41    612s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/27 08:58:41    612s] No instances found in the vector
[05/27 08:58:41    612s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1773.8M, DRC: 0)
[05/27 08:58:41    612s] 0 (out of 0) MH cells were successfully legalized.
[05/27 08:59:28    658s] Iteration  7: Total net bbox = 6.057e+05 (3.29e+05 2.77e+05)
[05/27 08:59:28    658s]               Est.  stn bbox = 8.271e+05 (4.51e+05 3.76e+05)
[05/27 08:59:28    658s]               cpu = 0:00:46.5 real = 0:00:47.0 mem = 1854.6M
[05/27 08:59:28    658s] OPERPROF: Finished npPlace at level 1, CPU:46.560, REAL:46.915, MEM:1854.6M
[05/27 08:59:28    658s] no activity file in design. spp won't run.
[05/27 08:59:28    658s] NP #FI/FS/SF FL/PI: 0/303/0 18044/0
[05/27 08:59:28    658s] no activity file in design. spp won't run.
[05/27 08:59:28    658s] OPERPROF: Starting npPlace at level 1, MEM:1854.6M
[05/27 08:59:28    658s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/27 08:59:28    658s] No instances found in the vector
[05/27 08:59:28    658s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1854.6M, DRC: 0)
[05/27 08:59:28    658s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:00:19    709s] Iteration  8: Total net bbox = 6.368e+05 (3.44e+05 2.93e+05)
[05/27 09:00:19    709s]               Est.  stn bbox = 8.667e+05 (4.70e+05 3.97e+05)
[05/27 09:00:19    709s]               cpu = 0:00:50.4 real = 0:00:51.0 mem = 1831.6M
[05/27 09:00:19    709s] OPERPROF: Finished npPlace at level 1, CPU:50.440, REAL:50.897, MEM:1831.6M
[05/27 09:00:19    709s] no activity file in design. spp won't run.
[05/27 09:00:19    709s] NP #FI/FS/SF FL/PI: 0/303/0 18044/0
[05/27 09:00:19    709s] no activity file in design. spp won't run.
[05/27 09:00:19    709s] OPERPROF: Starting npPlace at level 1, MEM:1831.6M
[05/27 09:00:19    709s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:00:19    709s] No instances found in the vector
[05/27 09:00:19    709s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1831.6M, DRC: 0)
[05/27 09:00:19    709s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:01:50    800s] Iteration  9: Total net bbox = 6.641e+05 (3.58e+05 3.06e+05)
[05/27 09:01:50    800s]               Est.  stn bbox = 8.943e+05 (4.84e+05 4.10e+05)
[05/27 09:01:50    800s]               cpu = 0:01:30 real = 0:01:31 mem = 1831.6M
[05/27 09:01:50    800s] OPERPROF: Finished npPlace at level 1, CPU:90.510, REAL:91.245, MEM:1831.6M
[05/27 09:01:51    800s] no activity file in design. spp won't run.
[05/27 09:01:51    800s] NP #FI/FS/SF FL/PI: 0/303/0 18044/0
[05/27 09:01:51    800s] no activity file in design. spp won't run.
[05/27 09:01:51    800s] OPERPROF: Starting npPlace at level 1, MEM:1831.6M
[05/27 09:01:51    800s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:01:51    800s] No instances found in the vector
[05/27 09:01:51    800s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1831.6M, DRC: 0)
[05/27 09:01:51    800s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:01:51    800s] Starting Early Global Route supply map. mem = 1831.6M
[05/27 09:01:51    800s] Finished Early Global Route supply map. mem = 1847.4M
[05/27 09:02:59    868s] Iteration 10: Total net bbox = 7.085e+05 (3.79e+05 3.29e+05)
[05/27 09:02:59    868s]               Est.  stn bbox = 9.347e+05 (5.03e+05 4.31e+05)
[05/27 09:02:59    868s]               cpu = 0:01:08 real = 0:01:08 mem = 1830.4M
[05/27 09:02:59    868s] OPERPROF: Finished npPlace at level 1, CPU:67.990, REAL:68.064, MEM:1830.4M
[05/27 09:02:59    868s] no activity file in design. spp won't run.
[05/27 09:02:59    868s] NP #FI/FS/SF FL/PI: 0/303/0 18044/0
[05/27 09:02:59    868s] no activity file in design. spp won't run.
[05/27 09:02:59    868s] OPERPROF: Starting npPlace at level 1, MEM:1830.4M
[05/27 09:02:59    868s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:02:59    868s] No instances found in the vector
[05/27 09:02:59    868s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1830.4M, DRC: 0)
[05/27 09:02:59    868s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:03:34    903s] Iteration 11: Total net bbox = 7.315e+05 (3.92e+05 3.39e+05)
[05/27 09:03:34    903s]               Est.  stn bbox = 9.582e+05 (5.17e+05 4.42e+05)
[05/27 09:03:34    903s]               cpu = 0:00:34.8 real = 0:00:35.0 mem = 1828.4M
[05/27 09:03:34    903s] OPERPROF: Finished npPlace at level 1, CPU:34.840, REAL:34.936, MEM:1828.4M
[05/27 09:03:34    903s] Move report: Timing Driven Placement moves 18044 insts, mean move: 79.46 um, max move: 466.25 um
[05/27 09:03:34    903s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_386/FE_DBTC708_x0_r_4): (649.14, 361.32) --> (308.34, 235.87)
[05/27 09:03:34    903s] no activity file in design. spp won't run.
[05/27 09:03:34    903s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.005, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.024, MEM:1828.4M
[05/27 09:03:34    903s] 
[05/27 09:03:34    903s] Finished Incremental Placement (cpu=0:04:58, real=0:04:59, mem=1828.4M)
[05/27 09:03:34    903s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 09:03:34    903s] Type 'man IMPSP-9025' for more detail.
[05/27 09:03:34    903s] CongRepair sets shifter mode to gplace
[05/27 09:03:34    903s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1828.4M
[05/27 09:03:34    903s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:03:34    903s] All LLGs are deleted
[05/27 09:03:34    903s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1828.4M
[05/27 09:03:34    903s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1828.4M
[05/27 09:03:34    903s] Core basic site is core_5040
[05/27 09:03:34    903s] Fast DP-INIT is on for default
[05/27 09:03:34    903s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:03:34    903s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.036, MEM:1829.1M
[05/27 09:03:34    903s] OPERPROF:         Starting CMU at level 5, MEM:1829.1M
[05/27 09:03:34    903s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1829.1M
[05/27 09:03:34    903s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.046, MEM:1829.1M
[05/27 09:03:34    903s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1829.1MB).
[05/27 09:03:34    903s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.072, MEM:1829.1M
[05/27 09:03:34    903s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.073, MEM:1829.1M
[05/27 09:03:34    903s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.2
[05/27 09:03:34    903s] OPERPROF:   Starting RefinePlace at level 2, MEM:1829.1M
[05/27 09:03:34    903s] *** Starting refinePlace (0:15:04 mem=1829.1M) ***
[05/27 09:03:34    903s] Total net bbox length = 7.605e+05 (4.196e+05 3.408e+05) (ext = 2.194e+04)
[05/27 09:03:34    903s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:03:34    903s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1829.1M
[05/27 09:03:34    903s] Starting refinePlace ...
[05/27 09:03:34    903s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:03:34    903s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:03:35    904s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1829.1MB) @(0:15:04 - 0:15:04).
[05/27 09:03:35    904s] Move report: preRPlace moves 18044 insts, mean move: 1.44 um, max move: 5.13 um
[05/27 09:03:35    904s] 	Max move on inst (top_in/path_gen0/fp12_mult_out1_r_x_mux/mult_19/U306): (997.25, 459.76) --> (994.48, 462.12)
[05/27 09:03:35    904s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/27 09:03:35    904s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 09:03:35    904s] Placement tweakage begins.
[05/27 09:03:35    904s] wire length = 9.837e+05
[05/27 09:03:36    906s] wire length = 9.334e+05
[05/27 09:03:36    906s] Placement tweakage ends.
[05/27 09:03:36    906s] Move report: tweak moves 3387 insts, mean move: 5.92 um, max move: 45.88 um
[05/27 09:03:36    906s] 	Max move on inst (top_in/pricing0/mc_core0/xty0/mult_165/FE_OFC379_1_net__8): (460.66, 618.36) --> (414.78, 618.36)
[05/27 09:03:36    906s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=1829.1MB) @(0:15:04 - 0:15:06).
[05/27 09:03:37    906s] 
[05/27 09:03:37    906s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:03:37    906s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:03:37    906s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1829.1MB) @(0:15:06 - 0:15:06).
[05/27 09:03:37    906s] Move report: Detail placement moves 18044 insts, mean move: 2.51 um, max move: 47.91 um
[05/27 09:03:37    906s] 	Max move on inst (top_in/pricing0/mc_core0/xty0/mult_165/FE_OFC379_1_net__8): (460.82, 620.24) --> (414.78, 618.36)
[05/27 09:03:37    906s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1829.1MB
[05/27 09:03:37    906s] Statistics of distance of Instance movement in refine placement:
[05/27 09:03:37    906s]   maximum (X+Y) =        47.91 um
[05/27 09:03:37    906s]   inst (top_in/pricing0/mc_core0/xty0/mult_165/FE_OFC379_1_net__8) with max move: (460.816, 620.236) -> (414.78, 618.36)
[05/27 09:03:37    906s]   mean    (X+Y) =         2.51 um
[05/27 09:03:37    906s] Summary Report:
[05/27 09:03:37    906s] Instances move: 18044 (out of 18044 movable)
[05/27 09:03:37    906s] Instances flipped: 0
[05/27 09:03:37    906s] Mean displacement: 2.51 um
[05/27 09:03:37    906s] Max displacement: 47.91 um (Instance: top_in/pricing0/mc_core0/xty0/mult_165/FE_OFC379_1_net__8) (460.816, 620.236) -> (414.78, 618.36)
[05/27 09:03:37    906s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:03:37    906s] Total instances moved : 18044
[05/27 09:03:37    906s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.620, REAL:2.621, MEM:1829.1M
[05/27 09:03:37    906s] Total net bbox length = 7.205e+05 (3.761e+05 3.444e+05) (ext = 2.191e+04)
[05/27 09:03:37    906s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1829.1MB
[05/27 09:03:37    906s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=1829.1MB) @(0:15:04 - 0:15:06).
[05/27 09:03:37    906s] *** Finished refinePlace (0:15:06 mem=1829.1M) ***
[05/27 09:03:37    906s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.2
[05/27 09:03:37    906s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.670, REAL:2.672, MEM:1829.1M
[05/27 09:03:37    906s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.860, REAL:2.793, MEM:1829.1M
[05/27 09:03:37    906s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1829.1M
[05/27 09:03:37    906s] Starting Early Global Route congestion estimation: mem = 1829.1M
[05/27 09:03:37    906s] (I)       Started Loading and Dumping File ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Reading DB...
[05/27 09:03:37    906s] (I)       Read data from FE... (mem=1829.1M)
[05/27 09:03:37    906s] (I)       Read nodes and places... (mem=1829.1M)
[05/27 09:03:37    906s] (I)       Done Read nodes and places (cpu=0.020s, mem=1829.1M)
[05/27 09:03:37    906s] (I)       Read nets... (mem=1829.1M)
[05/27 09:03:37    906s] (I)       Done Read nets (cpu=0.060s, mem=1829.1M)
[05/27 09:03:37    906s] (I)       Done Read data from FE (cpu=0.080s, mem=1829.1M)
[05/27 09:03:37    906s] (I)       before initializing RouteDB syMemory usage = 1829.1 MB
[05/27 09:03:37    906s] (I)       == Non-default Options ==
[05/27 09:03:37    906s] (I)       Maximum routing layer                              : 6
[05/27 09:03:37    906s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 09:03:37    906s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 09:03:37    906s] (I)       Use row-based GCell size
[05/27 09:03:37    906s] (I)       GCell unit size  : 5040
[05/27 09:03:37    906s] (I)       GCell multiplier : 1
[05/27 09:03:37    906s] (I)       build grid graph
[05/27 09:03:37    906s] (I)       build grid graph start
[05/27 09:03:37    906s] [NR-eGR] Track table information for default rule: 
[05/27 09:03:37    906s] [NR-eGR] metal1 has no routable track
[05/27 09:03:37    906s] [NR-eGR] metal2 has single uniform track structure
[05/27 09:03:37    906s] [NR-eGR] metal3 has single uniform track structure
[05/27 09:03:37    906s] [NR-eGR] metal4 has single uniform track structure
[05/27 09:03:37    906s] [NR-eGR] metal5 has single uniform track structure
[05/27 09:03:37    906s] [NR-eGR] metal6 has single uniform track structure
[05/27 09:03:37    906s] (I)       build grid graph end
[05/27 09:03:37    906s] (I)       ===========================================================================
[05/27 09:03:37    906s] (I)       == Report All Rule Vias ==
[05/27 09:03:37    906s] (I)       ===========================================================================
[05/27 09:03:37    906s] (I)        Via Rule : (Default)
[05/27 09:03:37    906s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 09:03:37    906s] (I)       ---------------------------------------------------------------------------
[05/27 09:03:37    906s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 09:03:37    906s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 09:03:37    906s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 09:03:37    906s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 09:03:37    906s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 09:03:37    906s] (I)       ===========================================================================
[05/27 09:03:37    906s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Num PG vias on layer 2 : 0
[05/27 09:03:37    906s] (I)       Num PG vias on layer 3 : 0
[05/27 09:03:37    906s] (I)       Num PG vias on layer 4 : 0
[05/27 09:03:37    906s] (I)       Num PG vias on layer 5 : 0
[05/27 09:03:37    906s] (I)       Num PG vias on layer 6 : 0
[05/27 09:03:37    906s] [NR-eGR] Read 32960 PG shapes
[05/27 09:03:37    906s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] [NR-eGR] #Routing Blockages  : 0
[05/27 09:03:37    906s] [NR-eGR] #Instance Blockages : 2061
[05/27 09:03:37    906s] [NR-eGR] #PG Blockages       : 32960
[05/27 09:03:37    906s] [NR-eGR] #Halo Blockages     : 0
[05/27 09:03:37    906s] [NR-eGR] #Boundary Blockages : 0
[05/27 09:03:37    906s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 09:03:37    906s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 09:03:37    906s] (I)       readDataFromPlaceDB
[05/27 09:03:37    906s] (I)       Read net information..
[05/27 09:03:37    906s] [NR-eGR] Read numTotalNets=20165  numIgnoredNets=0
[05/27 09:03:37    906s] (I)       Read testcase time = 0.010 seconds
[05/27 09:03:37    906s] 
[05/27 09:03:37    906s] (I)       early_global_route_priority property id does not exist.
[05/27 09:03:37    906s] (I)       Start initializing grid graph
[05/27 09:03:37    906s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 09:03:37    906s] (I)       End initializing grid graph
[05/27 09:03:37    906s] (I)       Model blockages into capacity
[05/27 09:03:37    906s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 09:03:37    906s] (I)       Started Modeling ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 09:03:37    906s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 09:03:37    906s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 09:03:37    906s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 09:03:37    906s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 09:03:37    906s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       -- layer congestion ratio --
[05/27 09:03:37    906s] (I)       Layer 1 : 0.100000
[05/27 09:03:37    906s] (I)       Layer 2 : 0.700000
[05/27 09:03:37    906s] (I)       Layer 3 : 0.700000
[05/27 09:03:37    906s] (I)       Layer 4 : 0.700000
[05/27 09:03:37    906s] (I)       Layer 5 : 0.700000
[05/27 09:03:37    906s] (I)       Layer 6 : 0.700000
[05/27 09:03:37    906s] (I)       ----------------------------
[05/27 09:03:37    906s] (I)       Number of ignored nets = 0
[05/27 09:03:37    906s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 09:03:37    906s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 09:03:37    906s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 09:03:37    906s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 09:03:37    906s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 09:03:37    906s] (I)       Before initializing Early Global Route syMemory usage = 1829.1 MB
[05/27 09:03:37    906s] (I)       Ndr track 0 does not exist
[05/27 09:03:37    906s] (I)       ---------------------Grid Graph Info--------------------
[05/27 09:03:37    906s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 09:03:37    906s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 09:03:37    906s] (I)       Site width          :   620  (dbu)
[05/27 09:03:37    906s] (I)       Row height          :  5040  (dbu)
[05/27 09:03:37    906s] (I)       GCell width         :  5040  (dbu)
[05/27 09:03:37    906s] (I)       GCell height        :  5040  (dbu)
[05/27 09:03:37    906s] (I)       Grid                :   268   268     6
[05/27 09:03:37    906s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 09:03:37    906s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 09:03:37    906s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 09:03:37    906s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 09:03:37    906s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 09:03:37    906s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 09:03:37    906s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 09:03:37    906s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 09:03:37    906s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 09:03:37    906s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 09:03:37    906s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 09:03:37    906s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 09:03:37    906s] (I)       --------------------------------------------------------
[05/27 09:03:37    906s] 
[05/27 09:03:37    906s] [NR-eGR] ============ Routing rule table ============
[05/27 09:03:37    906s] [NR-eGR] Rule id: 0  Nets: 20135 
[05/27 09:03:37    906s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 09:03:37    906s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 09:03:37    906s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:03:37    906s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:03:37    906s] [NR-eGR] ========================================
[05/27 09:03:37    906s] [NR-eGR] 
[05/27 09:03:37    906s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 09:03:37    906s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 09:03:37    906s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 09:03:37    906s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 09:03:37    906s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 09:03:37    906s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 09:03:37    906s] (I)       After initializing Early Global Route syMemory usage = 1829.1 MB
[05/27 09:03:37    906s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Reset routing kernel
[05/27 09:03:37    906s] (I)       Started Global Routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       ============= Initialization =============
[05/27 09:03:37    906s] (I)       totalPins=73886  totalGlobalPin=71487 (96.75%)
[05/27 09:03:37    906s] (I)       Started Net group 1 ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Build MST ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Generate topology with single threads
[05/27 09:03:37    906s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 09:03:37    906s] [NR-eGR] Layer group 1: route 20135 net(s) in layer range [2, 6]
[05/27 09:03:37    906s] (I)       
[05/27 09:03:37    906s] (I)       ============  Phase 1a Route ============
[05/27 09:03:37    906s] (I)       Started Phase 1a ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Pattern routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 09:03:37    906s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Usage: 179046 = (91924 H, 87122 V) = (12.31% H, 11.64% V) = (4.633e+05um H, 4.391e+05um V)
[05/27 09:03:37    906s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       
[05/27 09:03:37    906s] (I)       ============  Phase 1b Route ============
[05/27 09:03:37    906s] (I)       Started Phase 1b ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Monotonic routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Usage: 179046 = (91924 H, 87122 V) = (12.31% H, 11.64% V) = (4.633e+05um H, 4.391e+05um V)
[05/27 09:03:37    906s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.023918e+05um
[05/27 09:03:37    906s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       
[05/27 09:03:37    906s] (I)       ============  Phase 1c Route ============
[05/27 09:03:37    906s] (I)       Started Phase 1c ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Two level routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Level2 Grid: 54 x 54
[05/27 09:03:37    906s] (I)       Started Two Level Routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Usage: 179046 = (91924 H, 87122 V) = (12.31% H, 11.64% V) = (4.633e+05um H, 4.391e+05um V)
[05/27 09:03:37    906s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       
[05/27 09:03:37    906s] (I)       ============  Phase 1d Route ============
[05/27 09:03:37    906s] (I)       Started Phase 1d ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Detoured routing ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Usage: 179046 = (91924 H, 87122 V) = (12.31% H, 11.64% V) = (4.633e+05um H, 4.391e+05um V)
[05/27 09:03:37    906s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       
[05/27 09:03:37    906s] (I)       ============  Phase 1e Route ============
[05/27 09:03:37    906s] (I)       Started Phase 1e ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Route legalization ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Usage: 179046 = (91924 H, 87122 V) = (12.31% H, 11.64% V) = (4.633e+05um H, 4.391e+05um V)
[05/27 09:03:37    906s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.023918e+05um
[05/27 09:03:37    906s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Started Layer assignment ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    906s] (I)       Running layer assignment with 1 threads
[05/27 09:03:37    907s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    907s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    907s] (I)       
[05/27 09:03:37    907s] (I)       ============  Phase 1l Route ============
[05/27 09:03:37    907s] (I)       Started Phase 1l ( Curr Mem: 1829.09 MB )
[05/27 09:03:37    907s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    907s] (I)       
[05/27 09:03:37    907s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 09:03:37    907s] [NR-eGR]                        OverCon            
[05/27 09:03:37    907s] [NR-eGR]                         #Gcell     %Gcell
[05/27 09:03:37    907s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 09:03:37    907s] [NR-eGR] ----------------------------------------------
[05/27 09:03:37    907s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR]  metal2  (2)         5( 0.01%)   ( 0.01%) 
[05/27 09:03:37    907s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR] ----------------------------------------------
[05/27 09:03:37    907s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/27 09:03:37    907s] [NR-eGR] 
[05/27 09:03:37    907s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:37    907s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 09:03:37    907s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 09:03:37    907s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 09:03:37    907s] Early Global Route congestion estimation runtime: 0.54 seconds, mem = 1829.1M
[05/27 09:03:37    907s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.540, REAL:0.544, MEM:1829.1M
[05/27 09:03:37    907s] OPERPROF: Starting HotSpotCal at level 1, MEM:1829.1M
[05/27 09:03:37    907s] [hotspot] +------------+---------------+---------------+
[05/27 09:03:37    907s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 09:03:37    907s] [hotspot] +------------+---------------+---------------+
[05/27 09:03:38    907s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 09:03:38    907s] [hotspot] +------------+---------------+---------------+
[05/27 09:03:38    907s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 09:03:38    907s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 09:03:38    907s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1829.1M
[05/27 09:03:38    907s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1829.1M
[05/27 09:03:38    907s] Starting Early Global Route wiring: mem = 1829.1M
[05/27 09:03:38    907s] (I)       ============= track Assignment ============
[05/27 09:03:38    907s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] (I)       Started Track Assignment ( Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 09:03:38    907s] (I)       Running track assignment with 1 threads
[05/27 09:03:38    907s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] (I)       Run Multi-thread track assignment
[05/27 09:03:38    907s] (I)       Finished Track Assignment ( CPU: 0.40 sec, Real: 0.39 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Started Export DB wires ( Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Started Export all nets ( Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Started Set wire vias ( Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1829.09 MB )
[05/27 09:03:38    907s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:03:38    907s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 74036
[05/27 09:03:38    907s] [NR-eGR] metal2  (2V) length: 3.379481e+05um, number of vias: 105524
[05/27 09:03:38    907s] [NR-eGR] metal3  (3H) length: 4.256558e+05um, number of vias: 7730
[05/27 09:03:38    907s] [NR-eGR] metal4  (4V) length: 1.258202e+05um, number of vias: 1367
[05/27 09:03:38    907s] [NR-eGR] metal5  (5H) length: 4.943552e+04um, number of vias: 37
[05/27 09:03:38    907s] [NR-eGR] metal6  (6V) length: 1.509200e+03um, number of vias: 0
[05/27 09:03:38    907s] [NR-eGR] Total length: 9.403688e+05um, number of vias: 188694
[05/27 09:03:38    907s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:03:38    907s] [NR-eGR] Total eGR-routed clock nets wire length: 3.737551e+04um 
[05/27 09:03:38    907s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:03:38    907s] Early Global Route wiring runtime: 0.70 seconds, mem = 1802.1M
[05/27 09:03:38    907s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.700, REAL:0.696, MEM:1802.1M
[05/27 09:03:38    907s] 0 delay mode for cte disabled.
[05/27 09:03:38    907s] SKP cleared!
[05/27 09:03:38    907s] 
[05/27 09:03:38    907s] *** Finished incrementalPlace (cpu=0:05:03, real=0:05:05)***
[05/27 09:03:38    907s] All LLGs are deleted
[05/27 09:03:38    907s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1786.1M
[05/27 09:03:38    907s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.005, MEM:1786.1M
[05/27 09:03:38    907s] Start to check current routing status for nets...
[05/27 09:03:38    907s] All nets are already routed correctly.
[05/27 09:03:38    907s] End to check current routing status for nets (mem=1786.1M)
[05/27 09:03:38    907s] Extraction called for design 'CHIP' of instances=18347 and nets=24558 using extraction engine 'preRoute' .
[05/27 09:03:38    907s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 09:03:38    907s] Type 'man IMPEXT-3530' for more detail.
[05/27 09:03:38    907s] PreRoute RC Extraction called for design CHIP.
[05/27 09:03:38    907s] RC Extraction called in multi-corner(2) mode.
[05/27 09:03:38    907s] RCMode: PreRoute
[05/27 09:03:38    907s]       RC Corner Indexes            0       1   
[05/27 09:03:38    907s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 09:03:38    907s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 09:03:38    907s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 09:03:38    907s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 09:03:38    907s] Shrink Factor                : 1.00000
[05/27 09:03:38    907s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 09:03:38    907s] Using capacitance table file ...
[05/27 09:03:38    907s] LayerId::1 widthSet size::4
[05/27 09:03:38    907s] LayerId::2 widthSet size::4
[05/27 09:03:38    907s] LayerId::3 widthSet size::4
[05/27 09:03:38    907s] LayerId::4 widthSet size::4
[05/27 09:03:38    907s] LayerId::5 widthSet size::4
[05/27 09:03:38    907s] LayerId::6 widthSet size::2
[05/27 09:03:38    907s] Updating RC grid for preRoute extraction ...
[05/27 09:03:38    907s] Initializing multi-corner capacitance tables ... 
[05/27 09:03:38    907s] Initializing multi-corner resistance tables ...
[05/27 09:03:39    908s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:03:39    908s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248066 ; uaWl: 1.000000 ; uaWlH: 0.187974 ; aWlH: 0.000000 ; Pmax: 0.830800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 09:03:39    908s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1786.086M)
[05/27 09:03:40    909s] Compute RC Scale Done ...
[05/27 09:03:40    909s] **optDesign ... cpu = 0:08:58, real = 0:09:00, mem = 1298.9M, totSessionCpu=0:15:09 **
[05/27 09:03:40    909s] #################################################################################
[05/27 09:03:40    909s] # Design Stage: PreRoute
[05/27 09:03:40    909s] # Design Name: CHIP
[05/27 09:03:40    909s] # Design Mode: 90nm
[05/27 09:03:40    909s] # Analysis Mode: MMMC Non-OCV 
[05/27 09:03:40    909s] # Parasitics Mode: No SPEF/RCDB
[05/27 09:03:40    909s] # Signoff Settings: SI Off 
[05/27 09:03:40    909s] #################################################################################
[05/27 09:03:41    910s] Calculate delays in BcWc mode...
[05/27 09:03:41    910s] Topological Sorting (REAL = 0:00:00.0, MEM = 1689.9M, InitMEM = 1687.1M)
[05/27 09:03:41    910s] Start delay calculation (fullDC) (1 T). (MEM=1689.89)
[05/27 09:03:42    911s] End AAE Lib Interpolated Model. (MEM=1706.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 09:03:49    918s] Total number of fetched objects 20281
[05/27 09:03:49    918s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/27 09:03:49    918s] End delay calculation. (MEM=1730.21 CPU=0:00:06.5 REAL=0:00:06.0)
[05/27 09:03:49    918s] End delay calculation (fullDC). (MEM=1730.21 CPU=0:00:07.8 REAL=0:00:08.0)
[05/27 09:03:49    918s] *** CDM Built up (cpu=0:00:09.6  real=0:00:09.0  mem= 1730.2M) ***
[05/27 09:03:52    921s] *** Timing NOT met, worst failing slack is -11.534
[05/27 09:03:52    921s] *** Check timing (0:00:00.0)
[05/27 09:03:52    921s] Deleting Lib Analyzer.
[05/27 09:03:52    921s] Begin: GigaOpt Optimization in WNS mode
[05/27 09:03:52    921s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/27 09:03:52    921s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:03:52    921s] Info: 30 io nets excluded
[05/27 09:03:52    921s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:03:52    921s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:21.5/0:32:14.0 (0.5), mem = 1746.2M
[05/27 09:03:52    921s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.6
[05/27 09:03:52    921s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:03:52    921s] ### Creating PhyDesignMc. totSessionCpu=0:15:22 mem=1746.2M
[05/27 09:03:52    921s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 09:03:52    921s] OPERPROF: Starting DPlace-Init at level 1, MEM:1746.2M
[05/27 09:03:52    921s] #spOpts: minPadR=1.1 
[05/27 09:03:52    921s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1746.2M
[05/27 09:03:52    921s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1746.2M
[05/27 09:03:52    921s] Core basic site is core_5040
[05/27 09:03:52    921s] Fast DP-INIT is on for default
[05/27 09:03:52    921s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:03:52    921s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.038, MEM:1762.2M
[05/27 09:03:52    921s] OPERPROF:     Starting CMU at level 3, MEM:1762.2M
[05/27 09:03:52    921s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1762.2M
[05/27 09:03:52    921s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.048, MEM:1762.2M
[05/27 09:03:52    921s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1762.2MB).
[05/27 09:03:52    921s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.160, REAL:0.076, MEM:1762.2M
[05/27 09:03:52    921s] TotalInstCnt at PhyDesignMc Initialization: 18,044
[05/27 09:03:52    921s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:22 mem=1762.2M
[05/27 09:03:52    921s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:03:52    921s] 
[05/27 09:03:52    921s] Creating Lib Analyzer ...
[05/27 09:03:52    921s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:03:52    921s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:03:52    921s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:03:52    921s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:03:52    921s] 
[05/27 09:03:52    922s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:03:56    925s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:26 mem=1762.2M
[05/27 09:03:56    925s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:26 mem=1762.2M
[05/27 09:03:56    925s] Creating Lib Analyzer, finished. 
[05/27 09:03:56    925s] 
[05/27 09:03:56    925s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 09:03:56    925s] ### Creating LA Mngr. totSessionCpu=0:15:26 mem=1762.2M
[05/27 09:03:56    925s] ### Creating LA Mngr, finished. totSessionCpu=0:15:26 mem=1762.2M
[05/27 09:04:05    934s] *info: 30 io nets excluded
[05/27 09:04:05    934s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:04:05    934s] *info: 2 clock nets excluded
[05/27 09:04:05    934s] *info: 2 special nets excluded.
[05/27 09:04:05    934s] *info: 4321 no-driver nets excluded.
[05/27 09:04:07    936s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.1
[05/27 09:04:09    938s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 09:04:10    939s] ** GigaOpt Optimizer WNS Slack -11.534 TNS Slack -305.740 Density 66.97
[05/27 09:04:10    939s] Optimizer WNS Pass 0
[05/27 09:04:10    939s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.219 TNS -0.219; reg2reg* WNS -11.534 TNS -305.521; HEPG WNS -11.534 TNS -305.521; all paths WNS -11.534 TNS -305.740
[05/27 09:04:10    939s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1781.3M
[05/27 09:04:10    939s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1781.3M
[05/27 09:04:10    940s] Active Path Group: reg2reg  
[05/27 09:04:10    940s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:04:10    940s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:04:10    940s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:04:10    940s] | -11.534|  -11.534|-305.521| -305.740|    66.97%|   0:00:00.0| 1781.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:11    941s] | -11.419|  -11.419|-303.678| -303.897|    66.98%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:12    941s] | -11.363|  -11.363|-302.790| -303.009|    66.98%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:12    941s] | -11.322|  -11.322|-302.120| -302.339|    66.98%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:12    941s] | -11.268|  -11.268|-301.268| -301.487|    66.98%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:12    941s] | -11.231|  -11.231|-300.677| -300.896|    66.98%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:12    942s] | -11.189|  -11.189|-300.001| -300.220|    66.99%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:13    942s] | -11.147|  -11.147|-299.328| -299.547|    66.99%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:13    942s] | -11.104|  -11.104|-298.632| -298.851|    66.99%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:13    942s] | -11.068|  -11.068|-298.060| -298.280|    66.99%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:13    943s] | -11.019|  -11.019|-297.273| -297.492|    66.99%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:14    943s] | -10.977|  -10.977|-296.603| -296.822|    66.99%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:14    943s] | -10.892|  -10.892|-295.252| -295.471|    67.00%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:14    944s] | -10.818|  -10.818|-294.062| -294.281|    67.00%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:15    944s] | -10.739|  -10.739|-292.800| -293.019|    67.00%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:15    944s] | -10.670|  -10.670|-291.699| -291.918|    67.01%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:15    944s] | -10.632|  -10.632|-291.091| -291.310|    67.01%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:15    945s] | -10.594|  -10.594|-290.480| -290.699|    67.01%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:16    945s] | -10.509|  -10.509|-289.305| -289.524|    67.01%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:16    945s] | -10.458|  -10.458|-288.550| -288.769|    67.01%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:16    946s] | -10.423|  -10.423|-287.988| -288.207|    67.02%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:17    946s] | -10.379|  -10.379|-287.283| -287.501|    67.02%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:17    946s] | -10.314|  -10.314|-286.246| -286.465|    67.02%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:18    947s] | -10.239|  -10.239|-285.031| -285.250|    67.03%|   0:00:01.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:18    947s] | -10.163|  -10.163|-283.822| -284.041|    67.03%|   0:00:00.0| 1789.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:18    947s] | -10.062|  -10.062|-282.211| -282.430|    67.03%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:19    948s] | -10.024|  -10.024|-281.591| -281.810|    67.03%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:19    948s] |  -9.955|   -9.955|-280.500| -280.719|    67.04%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:19    948s] |  -9.920|   -9.920|-279.931| -280.150|    67.04%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:20    949s] |  -9.880|   -9.880|-279.292| -279.511|    67.05%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:20    949s] |  -9.840|   -9.840|-278.649| -278.868|    67.07%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:21    950s] |  -9.803|   -9.803|-278.068| -278.287|    67.08%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:22    951s] |  -9.791|   -9.791|-277.876| -278.095|    67.14%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:22    951s] |  -9.764|   -9.764|-277.438| -277.657|    67.15%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:22    951s] |  -9.732|   -9.732|-276.925| -277.144|    67.16%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:23    952s] |  -9.705|   -9.705|-276.492| -276.711|    67.20%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:04:24    953s] |  -9.682|   -9.682|-276.405| -276.624|    67.23%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:24    953s] |  -9.651|   -9.651|-275.908| -276.127|    67.24%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:25    954s] |  -9.622|   -9.622|-275.517| -275.737|    67.25%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:25    954s] |  -9.607|   -9.607|-275.277| -275.496|    67.25%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:25    955s] |  -9.588|   -9.588|-274.932| -275.151|    67.26%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:26    955s] |  -9.545|   -9.545|-274.277| -274.496|    67.26%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:26    955s] |  -9.519|   -9.519|-273.863| -274.082|    67.27%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:26    956s] |  -9.474|   -9.474|-273.233| -273.452|    67.27%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:27    956s] |  -9.456|   -9.456|-272.958| -273.177|    67.28%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:27    957s] |  -9.412|   -9.412|-272.174| -272.393|    67.29%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:28    957s] |  -9.385|   -9.385|-271.734| -271.953|    67.29%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:29    958s] |  -9.369|   -9.369|-271.484| -271.703|    67.29%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:29    958s] |  -9.337|   -9.337|-270.961| -271.180|    67.30%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:29    959s] |  -9.317|   -9.317|-270.651| -270.870|    67.31%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:30    959s] |  -9.293|   -9.293|-270.244| -270.463|    67.32%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:30    959s] |  -9.269|   -9.269|-269.868| -270.087|    67.33%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:30    960s] |  -9.240|   -9.240|-269.402| -269.621|    67.32%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:31    960s] |  -9.207|   -9.207|-268.865| -269.084|    67.33%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:31    960s] |  -9.170|   -9.170|-268.287| -268.506|    67.34%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:31    961s] |  -9.142|   -9.142|-267.826| -268.045|    67.35%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:32    961s] |  -9.112|   -9.112|-267.358| -267.577|    67.36%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:32    961s] |  -9.084|   -9.084|-266.909| -267.129|    67.36%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:32    961s] |  -9.046|   -9.046|-266.298| -266.517|    67.37%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:32    962s] |  -8.986|   -8.986|-265.329| -265.548|    67.38%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:33    962s] |  -8.919|   -8.919|-264.263| -264.482|    67.39%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:33    962s] |  -8.891|   -8.891|-263.810| -264.029|    67.40%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:33    962s] |  -8.836|   -8.836|-263.105| -263.324|    67.41%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:33    963s] |  -8.781|   -8.781|-262.222| -262.441|    67.42%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:34    963s] |  -8.706|   -8.706|-261.032| -261.251|    67.45%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:35    964s] |  -8.669|   -8.669|-260.429| -260.648|    67.46%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:35    964s] |  -8.636|   -8.636|-259.906| -260.125|    67.47%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:35    964s] |  -8.581|   -8.581|-259.022| -259.241|    67.48%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:04:35    965s] |  -8.540|   -8.540|-258.462| -258.681|    67.49%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:04:36    965s] |  -8.505|   -8.505|-257.527| -257.746|    67.51%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 09:04:36    965s] |  -8.451|   -8.451|-257.054| -257.273|    67.51%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 09:04:37    966s] |  -8.373|   -8.373|-255.926| -256.145|    67.54%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:37    967s] |  -8.304|   -8.304|-254.860| -255.079|    67.58%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:38    968s] |  -8.299|   -8.299|-254.781| -255.000|    67.62%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:39    968s] |  -8.284|   -8.284|-254.541| -254.760|    67.66%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:39    969s] |  -8.253|   -8.253|-254.047| -254.266|    67.67%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:40    969s] |  -8.214|   -8.214|-253.423| -253.642|    67.70%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:40    970s] |  -8.197|   -8.197|-253.156| -253.375|    67.72%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:41    970s] |  -8.182|   -8.182|-252.917| -253.136|    67.75%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:42    971s] |  -8.178|   -8.178|-252.848| -253.068|    67.77%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:42    971s] |  -8.151|   -8.151|-252.421| -252.640|    67.79%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:43    972s] |  -8.130|   -8.130|-252.084| -252.303|    67.83%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:43    972s] |  -8.093|   -8.093|-251.480| -251.699|    67.85%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:44    973s] |  -8.087|   -8.087|-251.388| -251.607|    67.88%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:44    974s] |  -8.087|   -8.087|-251.386| -251.605|    67.90%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:45    974s] |  -8.073|   -8.073|-251.165| -251.384|    67.90%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:45    975s] |  -8.058|   -8.058|-250.932| -251.151|    67.92%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:46    975s] |  -8.052|   -8.052|-250.823| -251.042|    67.95%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:46    976s] |  -8.017|   -8.017|-250.261| -250.480|    67.95%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:47    976s] |  -7.941|   -7.941|-249.088| -249.307|    67.94%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:47    976s] |  -7.859|   -7.859|-247.764| -247.983|    67.94%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:47    977s] |  -7.777|   -7.777|-246.457| -246.676|    67.95%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:48    977s] |  -7.718|   -7.718|-245.513| -245.732|    67.95%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:48    977s] |  -7.653|   -7.653|-244.476| -244.695|    67.95%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:48    978s] |  -7.490|   -7.490|-241.857| -242.077|    67.97%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:49    978s] |  -7.455|   -7.455|-241.301| -241.520|    67.97%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:49    978s] |  -7.404|   -7.404|-240.552| -240.771|    67.98%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:49    979s] |  -7.387|   -7.387|-240.282| -240.501|    67.99%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:04:50    979s] |  -7.343|   -7.343|-239.497| -239.717|    68.01%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:50    979s] |  -7.218|   -7.218|-237.611| -237.830|    68.01%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:04:51    980s] |  -7.181|   -7.181|-236.799| -237.018|    68.03%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:04:51    980s] |  -7.051|   -7.051|-234.729| -234.947|    68.04%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:04:51    980s] |  -6.991|   -6.991|-233.767| -233.986|    68.04%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:04:52    981s] |  -6.949|   -6.949|-233.122| -233.341|    68.04%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:04:52    981s] |  -6.847|   -6.847|-231.493| -231.712|    68.05%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:04:52    981s] |  -6.711|   -6.711|-229.411| -229.630|    68.05%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:04:52    981s] |  -6.668|   -6.668|-228.624| -228.843|    68.06%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:04:52    981s] |  -6.624|   -6.624|-228.086| -228.305|    68.06%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:04:53    982s] |  -6.587|   -6.587|-225.584| -225.803|    68.08%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:24   1013s] |  -6.549|   -6.549|-222.166| -222.385|    68.15%|   0:00:31.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:29   1018s] |  -6.474|   -6.474|-218.940| -219.159|    68.22%|   0:00:05.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:05:30   1019s] |  -6.435|   -6.435|-218.468| -218.687|    68.22%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:30   1019s] |  -6.396|   -6.396|-217.846| -218.065|    68.24%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:05:30   1019s] |  -6.360|   -6.360|-217.010| -217.230|    68.25%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:31   1020s] |  -6.349|   -6.349|-215.643| -215.862|    68.27%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:41   1030s] |  -6.319|   -6.319|-214.588| -214.807|    68.38%|   0:00:10.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:42   1031s] |  -6.311|   -6.311|-213.947| -214.167|    68.38%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:42   1032s] |  -6.299|   -6.299|-213.714| -213.933|    68.41%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:44   1033s] |  -6.244|   -6.244|-209.994| -210.213|    68.42%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:05:45   1034s] |  -6.154|   -6.154|-208.497| -208.716|    68.45%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:05:45   1034s] |  -6.092|   -6.092|-207.089| -207.308|    68.46%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:46   1035s] |  -6.063|   -6.063|-205.996| -206.215|    68.47%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:05:46   1035s] |  -6.003|   -6.003|-204.396| -204.615|    68.47%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:46   1035s] |  -5.974|   -5.974|-204.361| -204.581|    68.49%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:05:48   1037s] |  -5.945|   -5.945|-203.426| -203.645|    68.53%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:50   1039s] |  -5.893|   -5.893|-201.846| -202.065|    68.56%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:51   1040s] |  -5.877|   -5.877|-200.596| -200.815|    68.57%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:05:51   1040s] |  -5.830|   -5.830|-200.539| -200.758|    68.60%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:52   1041s] |  -5.793|   -5.793|-196.894| -197.113|    68.66%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:05:53   1042s] |  -5.764|   -5.764|-195.661| -195.880|    68.68%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:53   1043s] |  -5.761|   -5.761|-195.329| -195.548|    68.71%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:55   1044s] |  -5.736|   -5.736|-194.876| -195.095|    68.72%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:56   1046s] |  -5.692|   -5.692|-194.066| -194.285|    68.74%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:05:58   1047s] |  -5.674|   -5.674|-193.146| -193.365|    68.81%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:05:59   1048s] |  -5.647|   -5.647|-192.070| -192.289|    68.83%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:05:59   1049s] |  -5.615|   -5.615|-191.878| -192.097|    68.85%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[17]/D    |
[05/27 09:06:01   1050s] |  -5.609|   -5.609|-191.523| -191.742|    68.88%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:02   1052s] |  -5.581|   -5.581|-191.030| -191.249|    68.89%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:06:04   1054s] |  -5.552|   -5.552|-190.313| -190.532|    68.91%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:06   1055s] |  -5.541|   -5.541|-189.273| -189.492|    68.98%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:07   1056s] |  -5.543|   -5.543|-188.758| -188.977|    69.00%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:07   1056s] |  -5.508|   -5.508|-188.201| -188.420|    69.00%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:08   1057s] |  -5.488|   -5.488|-186.543| -186.762|    69.03%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:06:08   1057s] |  -5.448|   -5.448|-186.007| -186.226|    69.03%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:06:09   1058s] |  -5.420|   -5.420|-185.312| -185.531|    69.05%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:06:10   1060s] |  -5.391|   -5.391|-183.198| -183.417|    69.14%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:06:12   1061s] |  -5.350|   -5.350|-182.375| -182.594|    69.19%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 09:06:13   1062s] |  -5.326|   -5.326|-181.867| -182.086|    69.22%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 09:06:13   1063s] |  -5.279|   -5.279|-181.015| -181.234|    69.25%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:15   1065s] |  -5.233|   -5.233|-178.814| -179.033|    69.33%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/27 09:06:17   1066s] |  -5.189|   -5.189|-177.896| -178.115|    69.36%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:19   1068s] |  -5.162|   -5.162|-177.027| -177.246|    69.45%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/27 09:06:19   1069s] |  -5.147|   -5.147|-176.868| -177.087|    69.47%|   0:00:00.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 09:06:20   1069s] |  -5.117|   -5.117|-175.418| -175.637|    69.47%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/27 09:06:23   1072s] |  -5.086|   -5.086|-175.024| -175.243|    69.50%|   0:00:03.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:25   1074s] |  -5.057|   -5.057|-173.874| -174.093|    69.55%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[12]/D    |
[05/27 09:06:27   1076s] |  -5.024|   -5.024|-171.640| -171.859|    69.63%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:30   1079s] |  -4.997|   -4.997|-170.960| -171.179|    69.73%|   0:00:03.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:32   1081s] |  -4.965|   -4.965|-170.803| -171.022|    69.77%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:34   1084s] |  -4.943|   -4.943|-169.962| -170.182|    69.84%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:35   1084s] |  -4.923|   -4.923|-168.662| -168.881|    69.86%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:36   1085s] |  -4.889|   -4.889|-168.457| -168.676|    69.87%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:37   1087s] |  -4.851|   -4.851|-166.833| -167.052|    69.96%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:43   1093s] |  -4.845|   -4.845|-166.553| -166.772|    69.98%|   0:00:06.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:06:46   1095s] |  -4.803|   -4.803|-166.150| -166.369|    70.03%|   0:00:03.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:06:48   1097s] |  -4.767|   -4.767|-163.633| -163.852|    70.12%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:06:49   1098s] |  -4.725|   -4.725|-162.486| -162.705|    70.15%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:06:53   1103s] |  -4.686|   -4.686|-162.389| -162.608|    70.19%|   0:00:04.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:06:57   1107s] |  -4.673|   -4.673|-161.994| -162.213|    70.33%|   0:00:04.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:06:59   1109s] |  -4.663|   -4.663|-159.804| -160.023|    70.38%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:07:01   1110s] |  -4.657|   -4.657|-159.546| -159.765|    70.43%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:07:02   1112s] |  -4.650|   -4.650|-159.601| -159.820|    70.48%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:07:04   1113s] |  -4.639|   -4.639|-159.408| -159.627|    70.50%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:07:05   1114s] |  -4.608|   -4.608|-159.195| -159.414|    70.53%|   0:00:01.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:07:07   1116s] |  -4.583|   -4.583|-159.207| -159.426|    70.56%|   0:00:02.0| 1789.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:12   1121s] |  -4.534|   -4.534|-158.311| -158.530|    70.59%|   0:00:05.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:15   1125s] |  -4.519|   -4.519|-158.081| -158.300|    70.61%|   0:00:03.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:16   1125s] |  -4.523|   -4.523|-157.538| -157.757|    70.63%|   0:00:01.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:17   1126s] |  -4.488|   -4.488|-157.171| -157.389|    70.64%|   0:00:01.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:18   1127s] |  -4.451|   -4.451|-155.840| -156.059|    70.64%|   0:00:01.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:18   1127s] |  -4.404|   -4.404|-155.221| -155.440|    70.64%|   0:00:00.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:20   1129s] |  -4.366|   -4.366|-154.323| -154.542|    70.65%|   0:00:02.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:20   1130s] |  -4.328|   -4.328|-153.793| -154.012|    70.67%|   0:00:00.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:22   1131s] |  -4.318|   -4.318|-153.581| -153.800|    70.69%|   0:00:02.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:07:23   1132s] |  -4.290|   -4.290|-153.165| -153.384|    70.70%|   0:00:01.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:07:25   1135s] |  -4.262|   -4.262|-152.258| -152.477|    70.72%|   0:00:02.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:26   1135s] |  -4.244|   -4.244|-151.774| -151.993|    70.73%|   0:00:01.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:07:28   1137s] |  -4.209|   -4.209|-150.953| -151.172|    70.76%|   0:00:02.0| 1798.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:33   1142s] |  -4.182|   -4.182|-150.413| -150.632|    70.79%|   0:00:05.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:35   1144s] |  -4.173|   -4.173|-150.145| -150.364|    70.80%|   0:00:02.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:36   1145s] |  -4.133|   -4.133|-149.545| -149.764|    70.81%|   0:00:01.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:07:37   1146s] |  -4.105|   -4.105|-148.764| -148.983|    70.83%|   0:00:01.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:38   1147s] |  -4.088|   -4.088|-148.574| -148.794|    70.85%|   0:00:01.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:41   1151s] |  -4.069|   -4.069|-148.040| -148.259|    70.87%|   0:00:03.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:46   1155s] |  -4.052|   -4.052|-147.353| -147.572|    70.88%|   0:00:05.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:46   1156s] |  -4.022|   -4.022|-146.567| -146.786|    70.89%|   0:00:00.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:07:48   1157s] |  -3.995|   -3.995|-146.107| -146.326|    70.90%|   0:00:02.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:52   1161s] |  -3.990|   -3.990|-145.608| -145.827|    70.93%|   0:00:04.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:07:52   1162s] |  -3.984|   -3.984|-145.558| -145.777|    70.94%|   0:00:00.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:07:54   1163s] |  -3.969|   -3.969|-145.240| -145.459|    70.94%|   0:00:02.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:07:55   1164s] |  -3.956|   -3.956|-144.946| -145.165|    70.95%|   0:00:01.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:07:56   1165s] |  -3.926|   -3.926|-144.363| -144.581|    71.00%|   0:00:01.0| 1795.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:08:08   1178s] |  -3.910|   -3.910|-143.723| -143.942|    71.02%|   0:00:12.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:08:10   1179s] |  -3.885|   -3.885|-143.076| -143.295|    71.04%|   0:00:02.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:08:14   1184s] |  -3.869|   -3.869|-142.549| -142.768|    71.05%|   0:00:04.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:08:21   1191s] |  -3.849|   -3.849|-141.628| -141.847|    71.09%|   0:00:07.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:08:27   1196s] |  -3.819|   -3.819|-139.025| -139.243|    71.19%|   0:00:06.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:08:39   1208s] |  -3.799|   -3.799|-138.186| -138.405|    71.25%|   0:00:12.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:08:40   1209s] |  -3.780|   -3.780|-137.886| -138.105|    71.26%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:08:45   1214s] |  -3.767|   -3.767|-137.583| -137.802|    71.29%|   0:00:05.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:09:00   1229s] |  -3.746|   -3.746|-137.126| -137.345|    71.30%|   0:00:15.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:04   1233s] |  -3.744|   -3.744|-136.708| -136.926|    71.31%|   0:00:04.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:05   1234s] |  -3.736|   -3.736|-136.505| -136.724|    71.31%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:06   1235s] |  -3.737|   -3.737|-136.499| -136.718|    71.32%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:16   1246s] |  -3.728|   -3.728|-136.218| -136.437|    71.39%|   0:00:10.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:19   1248s] |  -3.718|   -3.718|-136.061| -136.280|    71.39%|   0:00:03.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:20   1249s] |  -3.711|   -3.711|-136.195| -136.414|    71.40%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:22   1251s] |  -3.705|   -3.705|-136.017| -136.236|    71.40%|   0:00:02.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:23   1252s] |  -3.699|   -3.699|-135.971| -136.190|    71.42%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:26   1255s] |  -3.696|   -3.696|-135.870| -136.089|    71.42%|   0:00:03.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:28   1258s] |  -3.693|   -3.693|-135.977| -136.196|    71.42%|   0:00:02.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:29   1258s] |  -3.693|   -3.693|-135.974| -136.193|    71.43%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:32   1261s] |  -3.688|   -3.688|-135.892| -136.111|    71.48%|   0:00:03.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:32   1262s] |  -3.681|   -3.681|-135.868| -136.087|    71.49%|   0:00:00.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:35   1264s] |  -3.670|   -3.670|-135.753| -135.972|    71.51%|   0:00:03.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:35   1265s] |  -3.670|   -3.670|-135.751| -135.970|    71.51%|   0:00:00.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:38   1267s] |  -3.669|   -3.669|-135.740| -135.959|    71.54%|   0:00:03.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:39   1269s] |  -3.669|   -3.669|-135.734| -135.953|    71.54%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:40   1269s] |  -3.669|   -3.669|-135.734| -135.953|    71.54%|   0:00:01.0| 1815.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:09:40   1269s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:09:40   1269s] 
[05/27 09:09:40   1269s] *** Finish Core Optimize Step (cpu=0:05:30 real=0:05:30 mem=1815.0M) ***
[05/27 09:09:40   1269s] Active Path Group: default 
[05/27 09:09:40   1269s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:09:40   1269s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:09:40   1269s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:09:40   1269s] |  -0.219|   -3.669|  -0.219| -135.953|    71.54%|   0:00:00.0| 1815.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/27 09:09:40   1269s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/27 09:09:40   1269s] |   0.080|   -3.669|   0.000| -135.734|    71.55%|   0:00:00.0| 1815.0M|              NA|       NA| NA                                                 |
[05/27 09:09:40   1269s] |   0.080|   -3.669|   0.000| -135.734|    71.55%|   0:00:00.0| 1815.0M|av_scan_mode_max|       NA| NA                                                 |
[05/27 09:09:40   1269s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:09:40   1269s] 
[05/27 09:09:40   1269s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1815.0M) ***
[05/27 09:09:40   1270s] 
[05/27 09:09:40   1270s] *** Finished Optimize Step Cumulative (cpu=0:05:30 real=0:05:30 mem=1815.0M) ***
[05/27 09:09:40   1270s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.082 TNS 0.000; reg2reg* WNS -3.669 TNS -135.734; HEPG WNS -3.669 TNS -135.734; all paths WNS -3.669 TNS -135.734
[05/27 09:09:40   1270s] ** GigaOpt Optimizer WNS Slack -3.669 TNS Slack -135.734 Density 71.55
[05/27 09:09:40   1270s] Placement Snapshot: Density distribution:
[05/27 09:09:40   1270s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:09:40   1270s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:09:40   1270s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:09:40   1270s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:09:40   1270s] [0.55 - 0.60]: 2 (0.62%)
[05/27 09:09:40   1270s] [0.50 - 0.55]: 5 (1.54%)
[05/27 09:09:40   1270s] [0.45 - 0.50]: 15 (4.63%)
[05/27 09:09:40   1270s] [0.40 - 0.45]: 54 (16.67%)
[05/27 09:09:40   1270s] [0.35 - 0.40]: 107 (33.02%)
[05/27 09:09:40   1270s] [0.30 - 0.35]: 89 (27.47%)
[05/27 09:09:40   1270s] [0.25 - 0.30]: 13 (4.01%)
[05/27 09:09:40   1270s] [0.20 - 0.25]: 3 (0.93%)
[05/27 09:09:40   1270s] [0.15 - 0.20]: 3 (0.93%)
[05/27 09:09:40   1270s] [0.10 - 0.15]: 4 (1.23%)
[05/27 09:09:40   1270s] [0.05 - 0.10]: 3 (0.93%)
[05/27 09:09:40   1270s] [0.00 - 0.05]: 20 (6.17%)
[05/27 09:09:40   1270s] Begin: Area Reclaim Optimization
[05/27 09:09:40   1270s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:10.0/0:38:02.3 (0.6), mem = 1815.0M
[05/27 09:09:41   1271s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1815.0M
[05/27 09:09:41   1271s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1815.0M
[05/27 09:09:42   1271s] Reclaim Optimization WNS Slack -3.669  TNS Slack -135.734 Density 71.55
[05/27 09:09:42   1271s] +----------+---------+--------+--------+------------+--------+
[05/27 09:09:42   1271s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:09:42   1271s] +----------+---------+--------+--------+------------+--------+
[05/27 09:09:42   1271s] |    71.55%|        -|  -3.669|-135.734|   0:00:00.0| 1815.0M|
[05/27 09:09:42   1271s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:09:43   1273s] |    71.52%|       20|  -3.669|-135.729|   0:00:01.0| 1815.0M|
[05/27 09:09:58   1287s] |    70.95%|      565|  -3.607|-133.296|   0:00:15.0| 1815.0M|
[05/27 09:09:58   1288s] |    70.95%|        1|  -3.607|-133.296|   0:00:00.0| 1815.0M|
[05/27 09:09:58   1288s] |    70.95%|        0|  -3.607|-133.296|   0:00:00.0| 1815.0M|
[05/27 09:09:58   1288s] +----------+---------+--------+--------+------------+--------+
[05/27 09:09:58   1288s] Reclaim Optimization End WNS Slack -3.607  TNS Slack -133.296 Density 70.95
[05/27 09:09:58   1288s] 
[05/27 09:09:58   1288s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 14 Resize = 465 **
[05/27 09:09:58   1288s] --------------------------------------------------------------
[05/27 09:09:58   1288s] |                                   | Total     | Sequential |
[05/27 09:09:58   1288s] --------------------------------------------------------------
[05/27 09:09:58   1288s] | Num insts resized                 |     464  |       5    |
[05/27 09:09:58   1288s] | Num insts undone                  |     101  |       0    |
[05/27 09:09:58   1288s] | Num insts Downsized               |     464  |       5    |
[05/27 09:09:58   1288s] | Num insts Samesized               |       0  |       0    |
[05/27 09:09:58   1288s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:09:58   1288s] | Num multiple commits+uncommits    |       1  |       -    |
[05/27 09:09:58   1288s] --------------------------------------------------------------
[05/27 09:09:58   1288s] Bottom Preferred Layer:
[05/27 09:09:58   1288s]     None
[05/27 09:09:58   1288s] Via Pillar Rule:
[05/27 09:09:58   1288s]     None
[05/27 09:09:58   1288s] End: Core Area Reclaim Optimization (cpu = 0:00:18.2) (real = 0:00:18.0) **
[05/27 09:09:58   1288s] *** AreaOpt [finish] : cpu/real = 0:00:18.2/0:00:18.2 (1.0), totSession cpu/real = 0:21:28.2/0:38:20.5 (0.6), mem = 1815.0M
[05/27 09:09:58   1288s] 
[05/27 09:09:58   1288s] =============================================================================================
[05/27 09:09:58   1288s]  Step TAT Report for AreaOpt #2
[05/27 09:09:58   1288s] =============================================================================================
[05/27 09:09:58   1288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:09:58   1288s] ---------------------------------------------------------------------------------------------
[05/27 09:09:58   1288s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:09:58   1288s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:09:58   1288s] [ OptSingleIteration     ]      4   0:00:00.4  (   2.0 % )     0:00:16.4 /  0:00:16.4    1.0
[05/27 09:09:58   1288s] [ OptGetWeight           ]    445   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/27 09:09:58   1288s] [ OptEval                ]    445   0:00:04.9  (  27.1 % )     0:00:04.9 /  0:00:05.0    1.0
[05/27 09:09:58   1288s] [ OptCommit              ]    445   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 09:09:58   1288s] [ IncrTimingUpdate       ]    153   0:00:06.1  (  33.6 % )     0:00:06.1 /  0:00:06.1    1.0
[05/27 09:09:58   1288s] [ PostCommitDelayCalc    ]    495   0:00:04.7  (  25.9 % )     0:00:04.7 /  0:00:04.7    1.0
[05/27 09:09:58   1288s] [ MISC                   ]          0:00:01.6  (   8.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:09:58   1288s] ---------------------------------------------------------------------------------------------
[05/27 09:09:58   1288s]  AreaOpt #2 TOTAL                   0:00:18.2  ( 100.0 % )     0:00:18.2 /  0:00:18.2    1.0
[05/27 09:09:58   1288s] ---------------------------------------------------------------------------------------------
[05/27 09:09:58   1288s] 
[05/27 09:09:58   1288s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=1794.98M, totSessionCpu=0:21:28).
[05/27 09:09:58   1288s] Placement Snapshot: Density distribution:
[05/27 09:09:58   1288s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:09:58   1288s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:09:58   1288s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:09:58   1288s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:09:58   1288s] [0.55 - 0.60]: 2 (0.62%)
[05/27 09:09:58   1288s] [0.50 - 0.55]: 5 (1.54%)
[05/27 09:09:58   1288s] [0.45 - 0.50]: 15 (4.63%)
[05/27 09:09:58   1288s] [0.40 - 0.45]: 57 (17.59%)
[05/27 09:09:58   1288s] [0.35 - 0.40]: 105 (32.41%)
[05/27 09:09:58   1288s] [0.30 - 0.35]: 89 (27.47%)
[05/27 09:09:58   1288s] [0.25 - 0.30]: 15 (4.63%)
[05/27 09:09:58   1288s] [0.20 - 0.25]: 1 (0.31%)
[05/27 09:09:58   1288s] [0.15 - 0.20]: 6 (1.85%)
[05/27 09:09:58   1288s] [0.10 - 0.15]: 2 (0.62%)
[05/27 09:09:58   1288s] [0.05 - 0.10]: 2 (0.62%)
[05/27 09:09:58   1288s] [0.00 - 0.05]: 19 (5.86%)
[05/27 09:09:58   1288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.1
[05/27 09:09:59   1288s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:       Starting CMU at level 4, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.034, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.065, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.065, MEM:1795.0M
[05/27 09:09:59   1288s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.3
[05/27 09:09:59   1288s] OPERPROF: Starting RefinePlace at level 1, MEM:1795.0M
[05/27 09:09:59   1288s] *** Starting refinePlace (0:21:28 mem=1795.0M) ***
[05/27 09:09:59   1288s] Total net bbox length = 7.573e+05 (3.973e+05 3.600e+05) (ext = 2.191e+04)
[05/27 09:09:59   1288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:09:59   1288s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1795.0M
[05/27 09:09:59   1288s] default core: bins with density > 0.750 = 13.45 % ( 46 / 342 )
[05/27 09:09:59   1288s] Density distribution unevenness ratio = 5.725%
[05/27 09:09:59   1288s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:09:59   1288s] RPlace: Density =1.632099, incremental np is triggered.
[05/27 09:09:59   1288s] OPERPROF:     Starting spMPad at level 3, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:       Starting spContextMPad at level 4, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1795.0M
[05/27 09:09:59   1288s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1795.0M
[05/27 09:09:59   1288s] nrCritNet: 1.99% ( 443 / 22207 ) cutoffSlk: -3623.0ps stdDelay: 53.6ps
[05/27 09:09:59   1288s] OPERPROF:     Starting npMain at level 3, MEM:1795.0M
[05/27 09:09:59   1288s] incrNP th 1.000, 0.100
[05/27 09:09:59   1288s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:09:59   1288s] SP #FI/SF FL/PI 0/14591 5396/214
[05/27 09:09:59   1288s] OPERPROF:       Starting npPlace at level 4, MEM:1808.6M
[05/27 09:09:59   1288s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:09:59   1288s] No instances found in the vector
[05/27 09:09:59   1288s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1812.6M, DRC: 0)
[05/27 09:09:59   1288s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:10:02   1291s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:10:02   1291s] No instances found in the vector
[05/27 09:10:02   1291s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.7M, DRC: 0)
[05/27 09:10:02   1291s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:10:04   1293s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:10:04   1293s] No instances found in the vector
[05/27 09:10:04   1293s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1814.7M, DRC: 0)
[05/27 09:10:04   1293s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:10:05   1294s] OPERPROF:       Finished npPlace at level 4, CPU:6.170, REAL:6.248, MEM:1814.7M
[05/27 09:10:05   1294s] OPERPROF:     Finished npMain at level 3, CPU:6.400, REAL:6.476, MEM:1814.7M
[05/27 09:10:05   1294s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1814.7M
[05/27 09:10:05   1294s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.012, MEM:1814.7M
[05/27 09:10:05   1294s] default core: bins with density > 0.750 = 20.76 % ( 71 / 342 )
[05/27 09:10:05   1294s] Density distribution unevenness ratio = 4.791%
[05/27 09:10:05   1294s] RPlace postIncrNP: Density = 1.632099 -> 0.958025.
[05/27 09:10:05   1294s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:10:05   1294s] [1.10+      ] :	 14 (4.09%) -> 0 (0.00%)
[05/27 09:10:05   1294s] [1.05 - 1.10] :	 2 (0.58%) -> 0 (0.00%)
[05/27 09:10:05   1294s] [1.00 - 1.05] :	 3 (0.88%) -> 0 (0.00%)
[05/27 09:10:05   1294s] [0.95 - 1.00] :	 1 (0.29%) -> 1 (0.29%)
[05/27 09:10:05   1294s] [0.90 - 0.95] :	 5 (1.46%) -> 11 (3.22%)
[05/27 09:10:05   1294s] [0.85 - 0.90] :	 3 (0.88%) -> 26 (7.60%)
[05/27 09:10:05   1294s] [0.80 - 0.85] :	 4 (1.17%) -> 17 (4.97%)
[05/27 09:10:05   1294s] [CPU] RefinePlace/IncrNP (cpu=0:00:06.6, real=0:00:06.0, mem=1814.7MB) @(0:21:28 - 0:21:35).
[05/27 09:10:05   1294s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:6.610, REAL:6.691, MEM:1814.7M
[05/27 09:10:05   1294s] Move report: incrNP moves 5573 insts, mean move: 20.57 um, max move: 196.30 um
[05/27 09:10:05   1294s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_RC_2453_0): (895.90, 411.72) --> (840.72, 270.60)
[05/27 09:10:05   1294s] Move report: Timing Driven Placement moves 5573 insts, mean move: 20.57 um, max move: 196.30 um
[05/27 09:10:05   1294s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_RC_2453_0): (895.90, 411.72) --> (840.72, 270.60)
[05/27 09:10:05   1294s] 	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 1814.7MB
[05/27 09:10:05   1294s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1814.7M
[05/27 09:10:05   1294s] Starting refinePlace ...
[05/27 09:10:05   1295s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:10:05   1295s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:10:06   1295s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1814.7MB) @(0:21:35 - 0:21:35).
[05/27 09:10:06   1295s] Move report: preRPlace moves 2606 insts, mean move: 1.38 um, max move: 12.48 um
[05/27 09:10:06   1295s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291/U898): (660.92, 562.92) --> (668.36, 557.88)
[05/27 09:10:06   1295s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: XNR2HS
[05/27 09:10:06   1295s] Move report: Detail placement moves 2606 insts, mean move: 1.38 um, max move: 12.48 um
[05/27 09:10:06   1295s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291/U898): (660.92, 562.92) --> (668.36, 557.88)
[05/27 09:10:06   1295s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1814.7MB
[05/27 09:10:06   1295s] Statistics of distance of Instance movement in refine placement:
[05/27 09:10:06   1295s]   maximum (X+Y) =       195.68 um
[05/27 09:10:06   1295s]   inst (top_in/pricing0/mc_core0/inv0/FE_RC_2453_0) with max move: (895.9, 411.72) -> (841.34, 270.6)
[05/27 09:10:06   1295s]   mean    (X+Y) =        19.98 um
[05/27 09:10:06   1295s] Total instances flipped for legalization: 21
[05/27 09:10:06   1295s] Summary Report:
[05/27 09:10:06   1295s] Instances move: 5772 (out of 20201 movable)
[05/27 09:10:06   1295s] Instances flipped: 21
[05/27 09:10:06   1295s] Mean displacement: 19.98 um
[05/27 09:10:06   1295s] Max displacement: 195.68 um (Instance: top_in/pricing0/mc_core0/inv0/FE_RC_2453_0) (895.9, 411.72) -> (841.34, 270.6)
[05/27 09:10:06   1295s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:10:06   1295s] Total instances moved : 5772
[05/27 09:10:06   1295s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.404, MEM:1814.7M
[05/27 09:10:06   1295s] Total net bbox length = 7.478e+05 (3.945e+05 3.533e+05) (ext = 2.192e+04)
[05/27 09:10:06   1295s] Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 1814.7MB
[05/27 09:10:06   1295s] [CPU] RefinePlace/total (cpu=0:00:07.1, real=0:00:07.0, mem=1814.7MB) @(0:21:28 - 0:21:35).
[05/27 09:10:06   1295s] *** Finished refinePlace (0:21:35 mem=1814.7M) ***
[05/27 09:10:06   1295s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.3
[05/27 09:10:06   1295s] OPERPROF: Finished RefinePlace at level 1, CPU:7.070, REAL:7.150, MEM:1814.7M
[05/27 09:10:06   1295s] *** maximum move = 195.68 um ***
[05/27 09:10:06   1295s] *** Finished re-routing un-routed nets (1814.7M) ***
[05/27 09:10:07   1297s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.7M
[05/27 09:10:07   1297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.7M
[05/27 09:10:07   1297s] OPERPROF:     Starting CMU at level 3, MEM:1814.7M
[05/27 09:10:07   1297s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1814.7M
[05/27 09:10:07   1297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1814.7M
[05/27 09:10:07   1297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1814.7M
[05/27 09:10:08   1297s] 
[05/27 09:10:08   1297s] *** Finish Physical Update (cpu=0:00:09.0 real=0:00:10.0 mem=1814.7M) ***
[05/27 09:10:08   1297s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.1
[05/27 09:10:08   1297s] ** GigaOpt Optimizer WNS Slack -3.597 TNS Slack -133.506 Density 70.95
[05/27 09:10:08   1297s] Optimizer WNS Pass 1
[05/27 09:10:08   1297s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.082 TNS 0.000; reg2reg* WNS -3.597 TNS -133.506; HEPG WNS -3.597 TNS -133.506; all paths WNS -3.597 TNS -133.506
[05/27 09:10:08   1297s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1814.7M
[05/27 09:10:08   1297s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1814.7M
[05/27 09:10:08   1297s] Active Path Group: reg2reg  
[05/27 09:10:08   1298s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:10:08   1298s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:10:08   1298s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:10:08   1298s] |  -3.597|   -3.597|-133.506| -133.506|    70.95%|   0:00:00.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:10:12   1301s] |  -3.549|   -3.549|-132.874| -132.874|    70.97%|   0:00:04.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:10:14   1303s] |  -3.523|   -3.523|-131.904| -131.904|    71.03%|   0:00:02.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:15   1304s] |  -3.504|   -3.504|-131.920| -131.920|    71.04%|   0:00:01.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:16   1305s] |  -3.494|   -3.494|-131.613| -131.613|    71.08%|   0:00:01.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:17   1306s] |  -3.491|   -3.491|-131.571| -131.571|    71.11%|   0:00:01.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:17   1306s] |  -3.469|   -3.469|-131.481| -131.481|    71.12%|   0:00:00.0| 1814.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:19   1308s] |  -3.441|   -3.441|-130.780| -130.780|    71.18%|   0:00:02.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:24   1313s] |  -3.431|   -3.431|-130.369| -130.369|    71.22%|   0:00:05.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:25   1314s] |  -3.407|   -3.407|-130.294| -130.294|    71.24%|   0:00:01.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:28   1317s] |  -3.395|   -3.395|-130.223| -130.223|    71.31%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:31   1320s] |  -3.377|   -3.377|-129.714| -129.714|    71.37%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:38   1327s] |  -3.371|   -3.371|-129.149| -129.149|    71.42%|   0:00:07.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:44   1333s] |  -3.353|   -3.353|-128.604| -128.604|    71.49%|   0:00:06.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:48   1337s] |  -3.336|   -3.336|-128.439| -128.439|    71.57%|   0:00:04.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:54   1343s] |  -3.334|   -3.334|-128.136| -128.136|    71.73%|   0:00:06.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:55   1344s] |  -3.323|   -3.323|-128.240| -128.240|    71.75%|   0:00:01.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:10:59   1348s] |  -3.309|   -3.309|-126.737| -126.737|    71.81%|   0:00:04.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:01   1350s] |  -3.305|   -3.305|-126.849| -126.849|    71.87%|   0:00:02.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:01   1350s] |  -3.277|   -3.277|-126.394| -126.394|    71.88%|   0:00:00.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:19   1369s] |  -3.259|   -3.259|-124.720| -124.720|    72.00%|   0:00:18.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:21   1370s] |  -3.241|   -3.241|-124.310| -124.310|    72.01%|   0:00:02.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:30   1380s] |  -3.227|   -3.227|-124.218| -124.218|    72.00%|   0:00:09.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:43   1392s] |  -3.224|   -3.224|-123.742| -123.742|    72.08%|   0:00:13.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:46   1395s] |  -3.205|   -3.205|-123.688| -123.688|    72.08%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:52   1401s] |  -3.201|   -3.201|-123.619| -123.619|    72.09%|   0:00:06.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:56   1405s] |  -3.193|   -3.193|-123.595| -123.595|    72.11%|   0:00:04.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:11:59   1409s] |  -3.187|   -3.187|-123.417| -123.417|    72.15%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:04   1413s] |  -3.178|   -3.178|-123.423| -123.423|    72.15%|   0:00:05.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:15   1424s] |  -3.168|   -3.168|-123.203| -123.203|    72.16%|   0:00:11.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:18   1428s] |  -3.161|   -3.161|-123.055| -123.055|    72.17%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:20   1429s] |  -3.152|   -3.152|-123.017| -123.017|    72.17%|   0:00:02.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:23   1432s] |  -3.140|   -3.140|-122.825| -122.825|    72.18%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:26   1436s] |  -3.136|   -3.136|-122.701| -122.701|    72.18%|   0:00:03.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:31   1440s] |  -3.136|   -3.136|-122.697| -122.697|    72.19%|   0:00:05.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:31   1441s] |  -3.127|   -3.127|-122.551| -122.551|    72.19%|   0:00:00.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:36   1446s] |  -3.127|   -3.127|-122.407| -122.407|    72.19%|   0:00:05.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:37   1446s] |  -3.125|   -3.125|-122.382| -122.382|    72.19%|   0:00:01.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:12:59   1469s] |  -3.121|   -3.121|-122.303| -122.303|    72.21%|   0:00:22.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:13:04   1473s] |  -3.121|   -3.121|-122.317| -122.317|    72.24%|   0:00:05.0| 1833.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:13:04   1473s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:13:04   1473s] 
[05/27 09:13:04   1473s] *** Finish Core Optimize Step (cpu=0:02:56 real=0:02:56 mem=1833.8M) ***
[05/27 09:13:04   1473s] 
[05/27 09:13:04   1473s] *** Finished Optimize Step Cumulative (cpu=0:02:56 real=0:02:56 mem=1833.8M) ***
[05/27 09:13:04   1473s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.082 TNS 0.000; reg2reg* WNS -3.121 TNS -122.317; HEPG WNS -3.121 TNS -122.317; all paths WNS -3.121 TNS -122.317
[05/27 09:13:04   1473s] ** GigaOpt Optimizer WNS Slack -3.121 TNS Slack -122.317 Density 72.24
[05/27 09:13:04   1473s] Placement Snapshot: Density distribution:
[05/27 09:13:04   1473s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:13:04   1473s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:13:04   1473s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:13:04   1473s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:13:04   1473s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:13:04   1473s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:13:04   1473s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:13:04   1473s] [0.40 - 0.45]: 46 (14.20%)
[05/27 09:13:04   1473s] [0.35 - 0.40]: 92 (28.40%)
[05/27 09:13:04   1473s] [0.30 - 0.35]: 93 (28.70%)
[05/27 09:13:04   1473s] [0.25 - 0.30]: 17 (5.25%)
[05/27 09:13:04   1473s] [0.20 - 0.25]: 5 (1.54%)
[05/27 09:13:04   1473s] [0.15 - 0.20]: 17 (5.25%)
[05/27 09:13:04   1473s] [0.10 - 0.15]: 15 (4.63%)
[05/27 09:13:04   1473s] [0.05 - 0.10]: 6 (1.85%)
[05/27 09:13:04   1473s] [0.00 - 0.05]: 11 (3.40%)
[05/27 09:13:04   1473s] Begin: Area Reclaim Optimization
[05/27 09:13:04   1473s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:33.7/0:41:25.9 (0.6), mem = 1833.8M
[05/27 09:13:05   1474s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1833.8M
[05/27 09:13:05   1474s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1833.8M
[05/27 09:13:05   1475s] Reclaim Optimization WNS Slack -3.121  TNS Slack -122.317 Density 72.24
[05/27 09:13:05   1475s] +----------+---------+--------+--------+------------+--------+
[05/27 09:13:05   1475s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:13:05   1475s] +----------+---------+--------+--------+------------+--------+
[05/27 09:13:05   1475s] |    72.24%|        -|  -3.121|-122.317|   0:00:00.0| 1833.8M|
[05/27 09:13:05   1475s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:13:07   1477s] |    72.22%|       18|  -3.118|-122.265|   0:00:02.0| 1833.8M|
[05/27 09:13:21   1491s] |    71.87%|      495|  -3.049|-120.604|   0:00:14.0| 1833.8M|
[05/27 09:13:21   1491s] |    71.87%|        0|  -3.049|-120.604|   0:00:00.0| 1833.8M|
[05/27 09:13:21   1491s] +----------+---------+--------+--------+------------+--------+
[05/27 09:13:21   1491s] Reclaim Optimization End WNS Slack -3.049  TNS Slack -120.603 Density 71.87
[05/27 09:13:21   1491s] 
[05/27 09:13:21   1491s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 20 Resize = 372 **
[05/27 09:13:21   1491s] --------------------------------------------------------------
[05/27 09:13:21   1491s] |                                   | Total     | Sequential |
[05/27 09:13:21   1491s] --------------------------------------------------------------
[05/27 09:13:21   1491s] | Num insts resized                 |     372  |       1    |
[05/27 09:13:21   1491s] | Num insts undone                  |     123  |       0    |
[05/27 09:13:21   1491s] | Num insts Downsized               |     372  |       1    |
[05/27 09:13:21   1491s] | Num insts Samesized               |       0  |       0    |
[05/27 09:13:21   1491s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:13:21   1491s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 09:13:21   1491s] --------------------------------------------------------------
[05/27 09:13:21   1491s] Bottom Preferred Layer:
[05/27 09:13:21   1491s]     None
[05/27 09:13:21   1491s] Via Pillar Rule:
[05/27 09:13:21   1491s]     None
[05/27 09:13:21   1491s] End: Core Area Reclaim Optimization (cpu = 0:00:17.6) (real = 0:00:17.0) **
[05/27 09:13:21   1491s] *** AreaOpt [finish] : cpu/real = 0:00:17.6/0:00:17.5 (1.0), totSession cpu/real = 0:24:51.2/0:41:43.5 (0.6), mem = 1833.8M
[05/27 09:13:21   1491s] 
[05/27 09:13:21   1491s] =============================================================================================
[05/27 09:13:21   1491s]  Step TAT Report for AreaOpt #3
[05/27 09:13:21   1491s] =============================================================================================
[05/27 09:13:21   1491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:13:21   1491s] ---------------------------------------------------------------------------------------------
[05/27 09:13:21   1491s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:13:21   1491s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:13:21   1491s] [ OptSingleIteration     ]      3   0:00:00.3  (   1.6 % )     0:00:15.8 /  0:00:15.8    1.0
[05/27 09:13:21   1491s] [ OptGetWeight           ]    334   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/27 09:13:21   1491s] [ OptEval                ]    334   0:00:05.5  (  31.1 % )     0:00:05.5 /  0:00:05.5    1.0
[05/27 09:13:21   1491s] [ OptCommit              ]    334   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:13:21   1491s] [ IncrTimingUpdate       ]    156   0:00:05.4  (  30.9 % )     0:00:05.4 /  0:00:05.5    1.0
[05/27 09:13:21   1491s] [ PostCommitDelayCalc    ]    390   0:00:04.4  (  25.3 % )     0:00:04.4 /  0:00:04.4    1.0
[05/27 09:13:21   1491s] [ MISC                   ]          0:00:01.5  (   8.7 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 09:13:21   1491s] ---------------------------------------------------------------------------------------------
[05/27 09:13:21   1491s]  AreaOpt #3 TOTAL                   0:00:17.5  ( 100.0 % )     0:00:17.5 /  0:00:17.6    1.0
[05/27 09:13:21   1491s] ---------------------------------------------------------------------------------------------
[05/27 09:13:21   1491s] 
[05/27 09:13:21   1491s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:17, mem=1798.77M, totSessionCpu=0:24:51).
[05/27 09:13:21   1491s] Placement Snapshot: Density distribution:
[05/27 09:13:21   1491s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:13:21   1491s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:13:21   1491s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:13:21   1491s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:13:21   1491s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:13:21   1491s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:13:21   1491s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:13:21   1491s] [0.40 - 0.45]: 47 (14.51%)
[05/27 09:13:21   1491s] [0.35 - 0.40]: 92 (28.40%)
[05/27 09:13:21   1491s] [0.30 - 0.35]: 92 (28.40%)
[05/27 09:13:21   1491s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:13:21   1491s] [0.20 - 0.25]: 10 (3.09%)
[05/27 09:13:21   1491s] [0.15 - 0.20]: 14 (4.32%)
[05/27 09:13:21   1491s] [0.10 - 0.15]: 16 (4.94%)
[05/27 09:13:21   1491s] [0.05 - 0.10]: 4 (1.23%)
[05/27 09:13:21   1491s] [0.00 - 0.05]: 9 (2.78%)
[05/27 09:13:21   1491s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.2
[05/27 09:13:22   1491s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:       Starting CMU at level 4, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1798.8M
[05/27 09:13:22   1491s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.4
[05/27 09:13:22   1491s] OPERPROF: Starting RefinePlace at level 1, MEM:1798.8M
[05/27 09:13:22   1491s] *** Starting refinePlace (0:24:51 mem=1798.8M) ***
[05/27 09:13:22   1491s] Total net bbox length = 7.596e+05 (4.022e+05 3.574e+05) (ext = 2.192e+04)
[05/27 09:13:22   1491s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:13:22   1491s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1798.8M
[05/27 09:13:22   1491s] default core: bins with density > 0.750 = 21.05 % ( 72 / 342 )
[05/27 09:13:22   1491s] Density distribution unevenness ratio = 5.497%
[05/27 09:13:22   1491s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:13:22   1491s] RPlace: Density =1.292593, incremental np is triggered.
[05/27 09:13:22   1491s] OPERPROF:     Starting spMPad at level 3, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:       Starting spContextMPad at level 4, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1798.8M
[05/27 09:13:22   1491s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1798.8M
[05/27 09:13:22   1491s] nrCritNet: 2.00% ( 453 / 22659 ) cutoffSlk: -3099.9ps stdDelay: 53.6ps
[05/27 09:13:22   1491s] OPERPROF:     Starting npMain at level 3, MEM:1798.8M
[05/27 09:13:22   1491s] incrNP th 1.000, 0.100
[05/27 09:13:22   1491s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:13:22   1491s] SP #FI/SF FL/PI 0/15850 4664/182
[05/27 09:13:22   1491s] OPERPROF:       Starting npPlace at level 4, MEM:1812.7M
[05/27 09:13:22   1491s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:13:22   1491s] No instances found in the vector
[05/27 09:13:22   1491s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1816.7M, DRC: 0)
[05/27 09:13:22   1491s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:13:25   1494s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:13:25   1494s] No instances found in the vector
[05/27 09:13:25   1494s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1818.5M, DRC: 0)
[05/27 09:13:25   1494s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:13:26   1495s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:13:26   1495s] No instances found in the vector
[05/27 09:13:26   1495s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1818.5M, DRC: 0)
[05/27 09:13:26   1495s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:13:27   1497s] OPERPROF:       Finished npPlace at level 4, CPU:5.450, REAL:5.491, MEM:1818.5M
[05/27 09:13:28   1497s] OPERPROF:     Finished npMain at level 3, CPU:5.670, REAL:5.710, MEM:1818.5M
[05/27 09:13:28   1497s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1818.5M
[05/27 09:13:28   1497s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1818.5M
[05/27 09:13:28   1497s] default core: bins with density > 0.750 = 24.27 % ( 83 / 342 )
[05/27 09:13:28   1497s] Density distribution unevenness ratio = 5.293%
[05/27 09:13:28   1497s] RPlace postIncrNP: Density = 1.292593 -> 0.987654.
[05/27 09:13:28   1497s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:13:28   1497s] [1.10+      ] :	 5 (1.46%) -> 0 (0.00%)
[05/27 09:13:28   1497s] [1.05 - 1.10] :	 3 (0.88%) -> 0 (0.00%)
[05/27 09:13:28   1497s] [1.00 - 1.05] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:13:28   1497s] [0.95 - 1.00] :	 5 (1.46%) -> 5 (1.46%)
[05/27 09:13:28   1497s] [0.90 - 0.95] :	 15 (4.39%) -> 22 (6.43%)
[05/27 09:13:28   1497s] [0.85 - 0.90] :	 14 (4.09%) -> 21 (6.14%)
[05/27 09:13:28   1497s] [0.80 - 0.85] :	 11 (3.22%) -> 18 (5.26%)
[05/27 09:13:28   1497s] [CPU] RefinePlace/IncrNP (cpu=0:00:05.9, real=0:00:06.0, mem=1818.5MB) @(0:24:51 - 0:24:57).
[05/27 09:13:28   1497s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:5.890, REAL:5.924, MEM:1818.5M
[05/27 09:13:28   1497s] Move report: incrNP moves 4747 insts, mean move: 13.53 um, max move: 261.72 um
[05/27 09:13:28   1497s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_3268_0): (672.70, 502.44) --> (929.38, 507.48)
[05/27 09:13:28   1497s] Move report: Timing Driven Placement moves 4747 insts, mean move: 13.53 um, max move: 261.72 um
[05/27 09:13:28   1497s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_3268_0): (672.70, 502.44) --> (929.38, 507.48)
[05/27 09:13:28   1497s] 	Runtime: CPU: 0:00:05.9 REAL: 0:00:06.0 MEM: 1818.5MB
[05/27 09:13:28   1497s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1818.5M
[05/27 09:13:28   1497s] Starting refinePlace ...
[05/27 09:13:28   1497s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:13:28   1497s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:13:28   1497s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1818.5MB) @(0:24:57 - 0:24:58).
[05/27 09:13:28   1497s] Move report: preRPlace moves 3110 insts, mean move: 1.82 um, max move: 16.82 um
[05/27 09:13:28   1497s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/U246): (797.94, 532.68) --> (786.16, 537.72)
[05/27 09:13:28   1497s] 	Length: 25 sites, height: 1 rows, site name: core_5040, cell type: FA1
[05/27 09:13:28   1497s] Move report: Detail placement moves 3110 insts, mean move: 1.82 um, max move: 16.82 um
[05/27 09:13:28   1497s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/U246): (797.94, 532.68) --> (786.16, 537.72)
[05/27 09:13:28   1497s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1818.5MB
[05/27 09:13:28   1497s] Statistics of distance of Instance movement in refine placement:
[05/27 09:13:28   1497s]   maximum (X+Y) =       261.72 um
[05/27 09:13:28   1497s]   inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_3268_0) with max move: (672.7, 502.44) -> (929.38, 507.48)
[05/27 09:13:28   1497s]   mean    (X+Y) =        12.49 um
[05/27 09:13:28   1497s] Total instances flipped for legalization: 6
[05/27 09:13:28   1497s] Summary Report:
[05/27 09:13:28   1497s] Instances move: 5320 (out of 20696 movable)
[05/27 09:13:28   1497s] Instances flipped: 6
[05/27 09:13:28   1497s] Mean displacement: 12.49 um
[05/27 09:13:28   1497s] Max displacement: 261.72 um (Instance: top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_3268_0) (672.7, 502.44) -> (929.38, 507.48)
[05/27 09:13:28   1497s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:13:28   1497s] Total instances moved : 5320
[05/27 09:13:28   1497s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.409, MEM:1818.5M
[05/27 09:13:28   1497s] Total net bbox length = 7.577e+05 (4.008e+05 3.569e+05) (ext = 2.206e+04)
[05/27 09:13:28   1497s] Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 1818.5MB
[05/27 09:13:28   1497s] [CPU] RefinePlace/total (cpu=0:00:06.3, real=0:00:06.0, mem=1818.5MB) @(0:24:51 - 0:24:58).
[05/27 09:13:28   1497s] *** Finished refinePlace (0:24:58 mem=1818.5M) ***
[05/27 09:13:28   1497s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.4
[05/27 09:13:28   1497s] OPERPROF: Finished RefinePlace at level 1, CPU:6.360, REAL:6.392, MEM:1818.5M
[05/27 09:13:28   1497s] *** maximum move = 261.72 um ***
[05/27 09:13:28   1498s] *** Finished re-routing un-routed nets (1818.5M) ***
[05/27 09:13:29   1499s] OPERPROF: Starting DPlace-Init at level 1, MEM:1818.5M
[05/27 09:13:29   1499s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1818.5M
[05/27 09:13:29   1499s] OPERPROF:     Starting CMU at level 3, MEM:1818.5M
[05/27 09:13:29   1499s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1818.5M
[05/27 09:13:29   1499s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1818.5M
[05/27 09:13:29   1499s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1818.5M
[05/27 09:13:29   1499s] 
[05/27 09:13:29   1499s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:08.0 mem=1818.5M) ***
[05/27 09:13:29   1499s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.2
[05/27 09:13:30   1499s] ** GigaOpt Optimizer WNS Slack -3.101 TNS Slack -122.013 Density 71.87
[05/27 09:13:30   1499s] Optimizer WNS Pass 2
[05/27 09:13:30   1499s] OptDebug: Start of Optimizer WNS Pass 2: default* WNS 0.082 TNS 0.000; reg2reg* WNS -3.101 TNS -122.013; HEPG WNS -3.101 TNS -122.013; all paths WNS -3.101 TNS -122.013
[05/27 09:13:30   1499s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1818.5M
[05/27 09:13:30   1499s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1818.5M
[05/27 09:13:30   1500s] Active Path Group: reg2reg  
[05/27 09:13:30   1500s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:13:30   1500s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:13:30   1500s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:13:30   1500s] |  -3.101|   -3.101|-122.013| -122.013|    71.87%|   0:00:00.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:13:32   1501s] |  -3.091|   -3.091|-121.853| -121.853|    71.87%|   0:00:02.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:13:33   1502s] |  -3.076|   -3.076|-121.602| -121.602|    71.89%|   0:00:01.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:13:35   1504s] |  -3.061|   -3.061|-121.246| -121.246|    71.92%|   0:00:02.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:13:36   1505s] |  -3.035|   -3.035|-120.827| -120.827|    71.96%|   0:00:01.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:13:37   1507s] |  -3.022|   -3.022|-119.793| -119.793|    71.99%|   0:00:01.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:13:39   1509s] |  -2.997|   -2.997|-119.589| -119.589|    72.03%|   0:00:02.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:13:43   1513s] |  -2.972|   -2.972|-119.087| -119.087|    72.07%|   0:00:04.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:13:46   1515s] |  -2.946|   -2.946|-118.752| -118.752|    72.09%|   0:00:03.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:13:51   1520s] |  -2.928|   -2.928|-118.220| -118.220|    72.13%|   0:00:05.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:13:53   1523s] |  -2.923|   -2.923|-117.700| -117.700|    72.15%|   0:00:02.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:13:59   1528s] |  -2.913|   -2.913|-117.280| -117.280|    72.19%|   0:00:06.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:05   1535s] |  -2.902|   -2.902|-116.999| -116.999|    72.25%|   0:00:06.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:14:08   1538s] |  -2.892|   -2.892|-116.192| -116.192|    72.37%|   0:00:03.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:12   1541s] |  -2.880|   -2.880|-116.293| -116.293|    72.45%|   0:00:04.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:16   1545s] |  -2.886|   -2.886|-116.290| -116.290|    72.46%|   0:00:04.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:17   1546s] |  -2.868|   -2.868|-116.154| -116.154|    72.46%|   0:00:01.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:14:22   1551s] |  -2.856|   -2.856|-115.183| -115.183|    72.48%|   0:00:05.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:22   1552s] |  -2.837|   -2.837|-115.052| -115.052|    72.49%|   0:00:00.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:14:34   1564s] |  -2.825|   -2.825|-114.928| -114.928|    72.54%|   0:00:12.0| 1818.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:44   1574s] |  -2.840|   -2.840|-114.910| -114.910|    72.55%|   0:00:10.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:45   1574s] |  -2.807|   -2.807|-114.477| -114.477|    72.55%|   0:00:01.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:14:58   1587s] |  -2.799|   -2.799|-114.380| -114.380|    72.58%|   0:00:13.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:10   1599s] |  -2.786|   -2.786|-114.070| -114.070|    72.60%|   0:00:12.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:25   1614s] |  -2.781|   -2.781|-113.948| -113.948|    72.67%|   0:00:15.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:27   1616s] |  -2.778|   -2.778|-113.830| -113.830|    72.68%|   0:00:02.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:31   1620s] |  -2.775|   -2.775|-113.808| -113.808|    72.69%|   0:00:04.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:32   1621s] |  -2.759|   -2.759|-113.543| -113.543|    72.69%|   0:00:01.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:32   1622s] |  -2.746|   -2.746|-113.315| -113.315|    72.70%|   0:00:00.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:34   1623s] |  -2.741|   -2.741|-113.199| -113.199|    72.70%|   0:00:02.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:38   1628s] |  -2.730|   -2.730|-112.924| -112.924|    72.74%|   0:00:04.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:46   1636s] |  -2.714|   -2.714|-112.530| -112.530|    72.73%|   0:00:08.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:52   1641s] |  -2.705|   -2.705|-112.044| -112.044|    72.75%|   0:00:06.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:15:55   1644s] |  -2.703|   -2.703|-112.014| -112.014|    72.75%|   0:00:03.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:16:00   1650s] |  -2.701|   -2.701|-112.000| -112.000|    72.77%|   0:00:05.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:16:03   1652s] |  -2.701|   -2.701|-111.921| -111.921|    72.78%|   0:00:03.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:16:28   1677s] |  -2.697|   -2.697|-111.726| -111.726|    72.79%|   0:00:25.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:16:37   1686s] |  -2.697|   -2.697|-111.731| -111.731|    72.83%|   0:00:09.0| 1847.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:16:37   1686s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:16:37   1686s] 
[05/27 09:16:37   1686s] *** Finish Core Optimize Step (cpu=0:03:06 real=0:03:07 mem=1847.1M) ***
[05/27 09:16:37   1686s] 
[05/27 09:16:37   1686s] *** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=1847.1M) ***
[05/27 09:16:37   1686s] OptDebug: End of Optimizer WNS Pass 2: default* WNS 0.082 TNS 0.000; reg2reg* WNS -2.697 TNS -111.731; HEPG WNS -2.697 TNS -111.731; all paths WNS -2.697 TNS -111.731
[05/27 09:16:37   1686s] ** GigaOpt Optimizer WNS Slack -2.697 TNS Slack -111.731 Density 72.83
[05/27 09:16:37   1686s] Placement Snapshot: Density distribution:
[05/27 09:16:37   1686s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:16:37   1686s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:16:37   1686s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:16:37   1686s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:16:37   1686s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:16:37   1686s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:16:37   1686s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:16:37   1686s] [0.40 - 0.45]: 44 (13.58%)
[05/27 09:16:37   1686s] [0.35 - 0.40]: 89 (27.47%)
[05/27 09:16:37   1686s] [0.30 - 0.35]: 87 (26.85%)
[05/27 09:16:37   1686s] [0.25 - 0.30]: 17 (5.25%)
[05/27 09:16:37   1686s] [0.20 - 0.25]: 7 (2.16%)
[05/27 09:16:37   1686s] [0.15 - 0.20]: 20 (6.17%)
[05/27 09:16:37   1686s] [0.10 - 0.15]: 18 (5.56%)
[05/27 09:16:37   1686s] [0.05 - 0.10]: 5 (1.54%)
[05/27 09:16:37   1686s] [0.00 - 0.05]: 15 (4.63%)
[05/27 09:16:37   1686s] Begin: Area Reclaim Optimization
[05/27 09:16:37   1686s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:06.5/0:44:58.7 (0.6), mem = 1847.1M
[05/27 09:16:38   1687s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1847.1M
[05/27 09:16:38   1687s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1847.1M
[05/27 09:16:38   1688s] Reclaim Optimization WNS Slack -2.697  TNS Slack -111.731 Density 72.83
[05/27 09:16:38   1688s] +----------+---------+--------+--------+------------+--------+
[05/27 09:16:38   1688s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:16:38   1688s] +----------+---------+--------+--------+------------+--------+
[05/27 09:16:38   1688s] |    72.83%|        -|  -2.697|-111.731|   0:00:00.0| 1847.1M|
[05/27 09:16:38   1688s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:16:40   1690s] |    72.80%|       21|  -2.697|-111.708|   0:00:02.0| 1847.1M|
[05/27 09:16:54   1704s] |    72.57%|      387|  -2.667|-111.746|   0:00:14.0| 1847.1M|
[05/27 09:16:54   1704s] |    72.57%|        1|  -2.667|-111.746|   0:00:00.0| 1847.1M|
[05/27 09:16:54   1704s] |    72.57%|        0|  -2.667|-111.746|   0:00:00.0| 1847.1M|
[05/27 09:16:54   1704s] +----------+---------+--------+--------+------------+--------+
[05/27 09:16:54   1704s] Reclaim Optimization End WNS Slack -2.667  TNS Slack -111.746 Density 72.57
[05/27 09:16:54   1704s] 
[05/27 09:16:54   1704s] ** Summary: Restruct = 0 Buffer Deletion = 5 Declone = 18 Resize = 251 **
[05/27 09:16:54   1704s] --------------------------------------------------------------
[05/27 09:16:54   1704s] |                                   | Total     | Sequential |
[05/27 09:16:54   1704s] --------------------------------------------------------------
[05/27 09:16:54   1704s] | Num insts resized                 |     250  |       3    |
[05/27 09:16:54   1704s] | Num insts undone                  |     137  |       0    |
[05/27 09:16:54   1704s] | Num insts Downsized               |     250  |       3    |
[05/27 09:16:54   1704s] | Num insts Samesized               |       0  |       0    |
[05/27 09:16:54   1704s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:16:54   1704s] | Num multiple commits+uncommits    |       1  |       -    |
[05/27 09:16:54   1704s] --------------------------------------------------------------
[05/27 09:16:54   1704s] Bottom Preferred Layer:
[05/27 09:16:54   1704s]     None
[05/27 09:16:54   1704s] Via Pillar Rule:
[05/27 09:16:54   1704s]     None
[05/27 09:16:54   1704s] End: Core Area Reclaim Optimization (cpu = 0:00:17.9) (real = 0:00:17.0) **
[05/27 09:16:54   1704s] *** AreaOpt [finish] : cpu/real = 0:00:17.9/0:00:17.8 (1.0), totSession cpu/real = 0:28:24.4/0:45:16.5 (0.6), mem = 1847.1M
[05/27 09:16:54   1704s] 
[05/27 09:16:54   1704s] =============================================================================================
[05/27 09:16:54   1704s]  Step TAT Report for AreaOpt #4
[05/27 09:16:54   1704s] =============================================================================================
[05/27 09:16:54   1704s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:16:54   1704s] ---------------------------------------------------------------------------------------------
[05/27 09:16:54   1704s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:16:54   1704s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:16:54   1704s] [ OptSingleIteration     ]      4   0:00:00.3  (   1.7 % )     0:00:16.0 /  0:00:16.1    1.0
[05/27 09:16:54   1704s] [ OptGetWeight           ]    442   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    3.4
[05/27 09:16:54   1704s] [ OptEval                ]    442   0:00:05.5  (  30.7 % )     0:00:05.5 /  0:00:05.4    1.0
[05/27 09:16:54   1704s] [ OptCommit              ]    442   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:16:54   1704s] [ IncrTimingUpdate       ]    159   0:00:05.7  (  31.8 % )     0:00:05.7 /  0:00:05.6    1.0
[05/27 09:16:54   1704s] [ PostCommitDelayCalc    ]    502   0:00:04.4  (  24.8 % )     0:00:04.4 /  0:00:04.4    1.0
[05/27 09:16:54   1704s] [ MISC                   ]          0:00:01.6  (   8.8 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:16:54   1704s] ---------------------------------------------------------------------------------------------
[05/27 09:16:54   1704s]  AreaOpt #4 TOTAL                   0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:00:17.9    1.0
[05/27 09:16:54   1704s] ---------------------------------------------------------------------------------------------
[05/27 09:16:54   1704s] 
[05/27 09:16:54   1704s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:17, mem=1810.09M, totSessionCpu=0:28:24).
[05/27 09:16:54   1704s] Placement Snapshot: Density distribution:
[05/27 09:16:54   1704s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:16:54   1704s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:16:54   1704s] [0.65 - 0.70]: 2 (0.62%)
[05/27 09:16:54   1704s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:16:54   1704s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:16:54   1704s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:16:54   1704s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:16:54   1704s] [0.40 - 0.45]: 44 (13.58%)
[05/27 09:16:54   1704s] [0.35 - 0.40]: 89 (27.47%)
[05/27 09:16:54   1704s] [0.30 - 0.35]: 88 (27.16%)
[05/27 09:16:54   1704s] [0.25 - 0.30]: 17 (5.25%)
[05/27 09:16:54   1704s] [0.20 - 0.25]: 9 (2.78%)
[05/27 09:16:54   1704s] [0.15 - 0.20]: 19 (5.86%)
[05/27 09:16:54   1704s] [0.10 - 0.15]: 17 (5.25%)
[05/27 09:16:54   1704s] [0.05 - 0.10]: 6 (1.85%)
[05/27 09:16:54   1704s] [0.00 - 0.05]: 13 (4.01%)
[05/27 09:16:54   1704s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.3
[05/27 09:16:55   1704s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:       Starting CMU at level 4, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.062, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.063, MEM:1810.1M
[05/27 09:16:55   1704s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.5
[05/27 09:16:55   1704s] OPERPROF: Starting RefinePlace at level 1, MEM:1810.1M
[05/27 09:16:55   1704s] *** Starting refinePlace (0:28:25 mem=1810.1M) ***
[05/27 09:16:55   1704s] Total net bbox length = 7.664e+05 (4.062e+05 3.602e+05) (ext = 2.206e+04)
[05/27 09:16:55   1704s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:16:55   1704s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1810.1M
[05/27 09:16:55   1704s] default core: bins with density > 0.750 = 24.27 % ( 83 / 342 )
[05/27 09:16:55   1704s] Density distribution unevenness ratio = 5.855%
[05/27 09:16:55   1704s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:16:55   1704s] RPlace: Density =1.117284, incremental np is triggered.
[05/27 09:16:55   1704s] OPERPROF:     Starting spMPad at level 3, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:       Starting spContextMPad at level 4, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1810.1M
[05/27 09:16:55   1704s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1810.1M
[05/27 09:16:55   1704s] nrCritNet: 1.95% ( 447 / 22948 ) cutoffSlk: -2711.0ps stdDelay: 53.6ps
[05/27 09:16:55   1704s] OPERPROF:     Starting npMain at level 3, MEM:1810.1M
[05/27 09:16:55   1704s] incrNP th 1.000, 0.100
[05/27 09:16:55   1704s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:16:55   1704s] SP #FI/SF FL/PI 0/15196 5595/216
[05/27 09:16:55   1704s] OPERPROF:       Starting npPlace at level 4, MEM:1824.1M
[05/27 09:16:55   1704s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:16:55   1704s] No instances found in the vector
[05/27 09:16:55   1704s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1828.1M, DRC: 0)
[05/27 09:16:55   1704s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:16:59   1708s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:16:59   1708s] No instances found in the vector
[05/27 09:16:59   1708s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1830.3M, DRC: 0)
[05/27 09:16:59   1708s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:17:00   1710s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:17:00   1710s] No instances found in the vector
[05/27 09:17:00   1710s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1830.3M, DRC: 0)
[05/27 09:17:00   1710s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:17:02   1711s] OPERPROF:       Finished npPlace at level 4, CPU:6.760, REAL:6.862, MEM:1830.3M
[05/27 09:17:02   1711s] OPERPROF:     Finished npMain at level 3, CPU:6.980, REAL:7.084, MEM:1830.3M
[05/27 09:17:02   1711s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1830.3M
[05/27 09:17:02   1711s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1830.3M
[05/27 09:17:02   1711s] default core: bins with density > 0.750 = 26.32 % ( 90 / 342 )
[05/27 09:17:02   1711s] Density distribution unevenness ratio = 5.520%
[05/27 09:17:02   1711s] RPlace postIncrNP: Density = 1.117284 -> 1.006173.
[05/27 09:17:02   1711s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:17:02   1711s] [1.10+      ] :	 2 (0.58%) -> 0 (0.00%)
[05/27 09:17:02   1711s] [1.05 - 1.10] :	 3 (0.88%) -> 0 (0.00%)
[05/27 09:17:02   1711s] [1.00 - 1.05] :	 4 (1.17%) -> 1 (0.29%)
[05/27 09:17:02   1711s] [0.95 - 1.00] :	 10 (2.92%) -> 5 (1.46%)
[05/27 09:17:02   1711s] [0.90 - 0.95] :	 16 (4.68%) -> 24 (7.02%)
[05/27 09:17:02   1711s] [0.85 - 0.90] :	 20 (5.85%) -> 28 (8.19%)
[05/27 09:17:02   1711s] [0.80 - 0.85] :	 11 (3.22%) -> 16 (4.68%)
[05/27 09:17:02   1711s] [CPU] RefinePlace/IncrNP (cpu=0:00:07.2, real=0:00:07.0, mem=1830.3MB) @(0:28:25 - 0:28:32).
[05/27 09:17:02   1711s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:7.190, REAL:7.299, MEM:1830.3M
[05/27 09:17:02   1711s] Move report: incrNP moves 5730 insts, mean move: 17.44 um, max move: 228.18 um
[05/27 09:17:02   1711s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3970_0): (747.72, 366.36) --> (935.58, 326.04)
[05/27 09:17:02   1711s] Move report: Timing Driven Placement moves 5730 insts, mean move: 17.44 um, max move: 228.18 um
[05/27 09:17:02   1711s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3970_0): (747.72, 366.36) --> (935.58, 326.04)
[05/27 09:17:02   1711s] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:07.0 MEM: 1830.3MB
[05/27 09:17:02   1711s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1830.3M
[05/27 09:17:02   1711s] Starting refinePlace ...
[05/27 09:17:02   1711s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:17:02   1711s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:17:02   1712s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1830.3MB) @(0:28:32 - 0:28:32).
[05/27 09:17:02   1712s] Move report: preRPlace moves 3517 insts, mean move: 1.59 um, max move: 12.48 um
[05/27 09:17:02   1712s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_4145_0): (925.66, 552.84) --> (933.10, 557.88)
[05/27 09:17:02   1712s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: OAI22S
[05/27 09:17:02   1712s] Move report: Detail placement moves 3517 insts, mean move: 1.59 um, max move: 12.48 um
[05/27 09:17:02   1712s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_4145_0): (925.66, 552.84) --> (933.10, 557.88)
[05/27 09:17:02   1712s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1830.3MB
[05/27 09:17:02   1712s] Statistics of distance of Instance movement in refine placement:
[05/27 09:17:02   1712s]   maximum (X+Y) =       224.92 um
[05/27 09:17:02   1712s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3855_0) with max move: (747.72, 366.36) -> (942.4, 336.12)
[05/27 09:17:02   1712s]   mean    (X+Y) =        16.61 um
[05/27 09:17:02   1712s] Total instances flipped for legalization: 1
[05/27 09:17:02   1712s] Summary Report:
[05/27 09:17:02   1712s] Instances move: 6096 (out of 21007 movable)
[05/27 09:17:02   1712s] Instances flipped: 1
[05/27 09:17:02   1712s] Mean displacement: 16.61 um
[05/27 09:17:02   1712s] Max displacement: 224.92 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3855_0) (747.72, 366.36) -> (942.4, 336.12)
[05/27 09:17:02   1712s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 09:17:02   1712s] Total instances moved : 6096
[05/27 09:17:02   1712s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.400, REAL:0.412, MEM:1830.3M
[05/27 09:17:02   1712s] Total net bbox length = 7.621e+05 (4.040e+05 3.581e+05) (ext = 2.204e+04)
[05/27 09:17:02   1712s] Runtime: CPU: 0:00:07.6 REAL: 0:00:07.0 MEM: 1830.3MB
[05/27 09:17:02   1712s] [CPU] RefinePlace/total (cpu=0:00:07.6, real=0:00:07.0, mem=1830.3MB) @(0:28:25 - 0:28:32).
[05/27 09:17:02   1712s] *** Finished refinePlace (0:28:32 mem=1830.3M) ***
[05/27 09:17:02   1712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.5
[05/27 09:17:02   1712s] OPERPROF: Finished RefinePlace at level 1, CPU:7.650, REAL:7.772, MEM:1830.3M
[05/27 09:17:03   1712s] *** maximum move = 224.92 um ***
[05/27 09:17:03   1712s] *** Finished re-routing un-routed nets (1830.3M) ***
[05/27 09:17:04   1714s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.3M
[05/27 09:17:04   1714s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.3M
[05/27 09:17:05   1714s] OPERPROF:     Starting CMU at level 3, MEM:1830.3M
[05/27 09:17:05   1714s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1830.3M
[05/27 09:17:05   1714s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1830.3M
[05/27 09:17:05   1714s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1830.3M
[05/27 09:17:05   1714s] 
[05/27 09:17:05   1714s] *** Finish Physical Update (cpu=0:00:10.1 real=0:00:11.0 mem=1830.3M) ***
[05/27 09:17:05   1714s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.3
[05/27 09:17:05   1714s] ** GigaOpt Optimizer WNS Slack -2.697 TNS Slack -112.695 Density 72.57
[05/27 09:17:05   1714s] Optimizer WNS Pass 3
[05/27 09:17:05   1714s] OptDebug: Start of Optimizer WNS Pass 3: default* WNS 0.082 TNS 0.000; reg2reg* WNS -2.697 TNS -112.695; HEPG WNS -2.697 TNS -112.695; all paths WNS -2.697 TNS -112.695
[05/27 09:17:05   1714s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1830.3M
[05/27 09:17:05   1714s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1830.3M
[05/27 09:17:05   1715s] Active Path Group: reg2reg  
[05/27 09:17:06   1715s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:17:06   1715s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:17:06   1715s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:17:06   1715s] |  -2.697|   -2.697|-112.695| -112.695|    72.57%|   0:00:00.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:17:15   1724s] |  -2.656|   -2.656|-111.995| -111.995|    72.59%|   0:00:09.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:17:20   1729s] |  -2.638|   -2.638|-111.289| -111.289|    72.65%|   0:00:05.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:17:21   1730s] |  -2.629|   -2.629|-111.356| -111.356|    72.68%|   0:00:01.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:17:22   1731s] |  -2.608|   -2.608|-111.045| -111.045|    72.71%|   0:00:01.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[22]/D    |
[05/27 09:17:23   1733s] |  -2.592|   -2.592|-110.745| -110.745|    72.74%|   0:00:01.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:17:26   1736s] |  -2.587|   -2.587|-110.604| -110.604|    72.77%|   0:00:03.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:17:28   1737s] |  -2.566|   -2.566|-110.230| -110.230|    72.79%|   0:00:02.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:17:33   1742s] |  -2.557|   -2.557|-109.693| -109.693|    72.86%|   0:00:05.0| 1830.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:17:39   1748s] |  -2.546|   -2.546|-109.848| -109.848|    72.88%|   0:00:06.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:17:42   1751s] |  -2.538|   -2.538|-109.474| -109.474|    72.91%|   0:00:03.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:17:46   1755s] |  -2.522|   -2.522|-109.030| -109.030|    72.97%|   0:00:04.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:17:53   1762s] |  -2.509|   -2.509|-108.931| -108.931|    73.01%|   0:00:07.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:17:55   1764s] |  -2.498|   -2.498|-108.417| -108.417|    73.04%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:18:02   1772s] |  -2.490|   -2.490|-108.186| -108.186|    73.10%|   0:00:07.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:18:18   1788s] |  -2.471|   -2.471|-107.823| -107.823|    73.24%|   0:00:16.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:18:23   1792s] |  -2.441|   -2.441|-107.461| -107.461|    73.25%|   0:00:05.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:18:37   1807s] |  -2.422|   -2.422|-106.292| -106.292|    73.44%|   0:00:14.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:18:42   1812s] |  -2.411|   -2.411|-106.113| -106.113|    73.51%|   0:00:05.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:18:46   1816s] |  -2.397|   -2.397|-105.897| -105.897|    73.54%|   0:00:04.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:18:52   1821s] |  -2.380|   -2.380|-105.608| -105.608|    73.59%|   0:00:06.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:24   1853s] |  -2.378|   -2.378|-105.537| -105.537|    73.62%|   0:00:32.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:25   1855s] |  -2.375|   -2.375|-105.486| -105.486|    73.63%|   0:00:01.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:27   1856s] |  -2.372|   -2.372|-105.412| -105.412|    73.63%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:29   1858s] |  -2.372|   -2.372|-105.410| -105.410|    73.64%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:51   1881s] |  -2.371|   -2.371|-105.307| -105.307|    73.68%|   0:00:22.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:19:59   1888s] |  -2.365|   -2.365|-105.183| -105.183|    73.74%|   0:00:08.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:02   1891s] |  -2.359|   -2.359|-104.797| -104.797|    73.76%|   0:00:03.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:02   1892s] |  -2.349|   -2.349|-104.584| -104.584|    73.77%|   0:00:00.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:07   1896s] |  -2.343|   -2.343|-104.515| -104.515|    73.78%|   0:00:05.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:12   1901s] |  -2.336|   -2.336|-104.451| -104.451|    73.77%|   0:00:05.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:14   1903s] |  -2.334|   -2.334|-104.434| -104.434|    73.78%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:24   1913s] |  -2.334|   -2.334|-104.423| -104.423|    73.80%|   0:00:10.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:28   1918s] |  -2.334|   -2.334|-104.392| -104.392|    73.82%|   0:00:04.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:30   1920s] |  -2.334|   -2.334|-104.379| -104.379|    73.85%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:32   1921s] |  -2.334|   -2.334|-104.367| -104.367|    73.85%|   0:00:02.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:33   1922s] |  -2.334|   -2.334|-104.367| -104.367|    73.86%|   0:00:01.0| 1849.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:20:33   1922s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:20:33   1922s] 
[05/27 09:20:33   1922s] *** Finish Core Optimize Step (cpu=0:03:27 real=0:03:27 mem=1849.4M) ***
[05/27 09:20:33   1922s] 
[05/27 09:20:33   1922s] *** Finished Optimize Step Cumulative (cpu=0:03:27 real=0:03:28 mem=1849.4M) ***
[05/27 09:20:33   1922s] OptDebug: End of Optimizer WNS Pass 3: default* WNS 0.082 TNS 0.000; reg2reg* WNS -2.334 TNS -104.367; HEPG WNS -2.334 TNS -104.367; all paths WNS -2.334 TNS -104.367
[05/27 09:20:33   1922s] ** GigaOpt Optimizer WNS Slack -2.334 TNS Slack -104.367 Density 73.86
[05/27 09:20:33   1922s] Placement Snapshot: Density distribution:
[05/27 09:20:33   1922s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:20:33   1922s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:20:33   1922s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:20:33   1922s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:20:33   1922s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:20:33   1922s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:20:33   1922s] [0.45 - 0.50]: 12 (3.70%)
[05/27 09:20:33   1922s] [0.40 - 0.45]: 39 (12.04%)
[05/27 09:20:33   1922s] [0.35 - 0.40]: 85 (26.23%)
[05/27 09:20:33   1922s] [0.30 - 0.35]: 89 (27.47%)
[05/27 09:20:33   1922s] [0.25 - 0.30]: 15 (4.63%)
[05/27 09:20:33   1922s] [0.20 - 0.25]: 11 (3.40%)
[05/27 09:20:33   1922s] [0.15 - 0.20]: 18 (5.56%)
[05/27 09:20:33   1922s] [0.10 - 0.15]: 16 (4.94%)
[05/27 09:20:33   1922s] [0.05 - 0.10]: 10 (3.09%)
[05/27 09:20:33   1922s] [0.00 - 0.05]: 19 (5.86%)
[05/27 09:20:33   1922s] Begin: Area Reclaim Optimization
[05/27 09:20:33   1922s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:02.8/0:48:54.9 (0.7), mem = 1849.4M
[05/27 09:20:34   1923s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1849.4M
[05/27 09:20:34   1923s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1849.4M
[05/27 09:20:34   1924s] Reclaim Optimization WNS Slack -2.334  TNS Slack -104.367 Density 73.86
[05/27 09:20:34   1924s] +----------+---------+--------+--------+------------+--------+
[05/27 09:20:34   1924s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:20:34   1924s] +----------+---------+--------+--------+------------+--------+
[05/27 09:20:34   1924s] |    73.86%|        -|  -2.334|-104.367|   0:00:00.0| 1849.4M|
[05/27 09:20:34   1924s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:20:37   1926s] |    73.84%|       14|  -2.332|-104.350|   0:00:03.0| 1849.4M|
[05/27 09:20:51   1941s] |    73.56%|      440|  -2.289|-102.347|   0:00:14.0| 1849.4M|
[05/27 09:20:52   1941s] |    73.56%|        0|  -2.289|-102.347|   0:00:01.0| 1849.4M|
[05/27 09:20:52   1941s] +----------+---------+--------+--------+------------+--------+
[05/27 09:20:52   1941s] Reclaim Optimization End WNS Slack -2.289  TNS Slack -102.347 Density 73.56
[05/27 09:20:52   1941s] 
[05/27 09:20:52   1941s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 13 Resize = 299 **
[05/27 09:20:52   1941s] --------------------------------------------------------------
[05/27 09:20:52   1941s] |                                   | Total     | Sequential |
[05/27 09:20:52   1941s] --------------------------------------------------------------
[05/27 09:20:52   1941s] | Num insts resized                 |     299  |       1    |
[05/27 09:20:52   1941s] | Num insts undone                  |     141  |       0    |
[05/27 09:20:52   1941s] | Num insts Downsized               |     299  |       1    |
[05/27 09:20:52   1941s] | Num insts Samesized               |       0  |       0    |
[05/27 09:20:52   1941s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:20:52   1941s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 09:20:52   1941s] --------------------------------------------------------------
[05/27 09:20:52   1941s] Bottom Preferred Layer:
[05/27 09:20:52   1941s]     None
[05/27 09:20:52   1941s] Via Pillar Rule:
[05/27 09:20:52   1941s]     None
[05/27 09:20:52   1941s] End: Core Area Reclaim Optimization (cpu = 0:00:18.7) (real = 0:00:19.0) **
[05/27 09:20:52   1941s] *** AreaOpt [finish] : cpu/real = 0:00:18.7/0:00:18.7 (1.0), totSession cpu/real = 0:32:21.5/0:49:13.6 (0.7), mem = 1849.4M
[05/27 09:20:52   1941s] 
[05/27 09:20:52   1941s] =============================================================================================
[05/27 09:20:52   1941s]  Step TAT Report for AreaOpt #5
[05/27 09:20:52   1941s] =============================================================================================
[05/27 09:20:52   1941s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:20:52   1941s] ---------------------------------------------------------------------------------------------
[05/27 09:20:52   1941s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:20:52   1941s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:20:52   1941s] [ OptSingleIteration     ]      3   0:00:00.3  (   1.6 % )     0:00:17.0 /  0:00:17.0    1.0
[05/27 09:20:52   1941s] [ OptGetWeight           ]    330   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[05/27 09:20:52   1941s] [ OptEval                ]    330   0:00:05.9  (  31.6 % )     0:00:05.9 /  0:00:05.9    1.0
[05/27 09:20:52   1941s] [ OptCommit              ]    330   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.2
[05/27 09:20:52   1941s] [ IncrTimingUpdate       ]    152   0:00:06.1  (  32.5 % )     0:00:06.1 /  0:00:06.2    1.0
[05/27 09:20:52   1941s] [ PostCommitDelayCalc    ]    390   0:00:04.5  (  23.9 % )     0:00:04.5 /  0:00:04.3    1.0
[05/27 09:20:52   1941s] [ MISC                   ]          0:00:01.5  (   8.2 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 09:20:52   1941s] ---------------------------------------------------------------------------------------------
[05/27 09:20:52   1941s]  AreaOpt #5 TOTAL                   0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:18.7    1.0
[05/27 09:20:52   1941s] ---------------------------------------------------------------------------------------------
[05/27 09:20:52   1941s] 
[05/27 09:20:52   1941s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=1809.35M, totSessionCpu=0:32:22).
[05/27 09:20:52   1941s] Placement Snapshot: Density distribution:
[05/27 09:20:52   1941s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:20:52   1941s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:20:52   1941s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:20:52   1941s] [0.60 - 0.65]: 3 (0.93%)
[05/27 09:20:52   1941s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:20:52   1941s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:20:52   1941s] [0.45 - 0.50]: 12 (3.70%)
[05/27 09:20:52   1941s] [0.40 - 0.45]: 39 (12.04%)
[05/27 09:20:52   1941s] [0.35 - 0.40]: 85 (26.23%)
[05/27 09:20:52   1941s] [0.30 - 0.35]: 89 (27.47%)
[05/27 09:20:52   1941s] [0.25 - 0.30]: 15 (4.63%)
[05/27 09:20:52   1941s] [0.20 - 0.25]: 13 (4.01%)
[05/27 09:20:52   1941s] [0.15 - 0.20]: 18 (5.56%)
[05/27 09:20:52   1941s] [0.10 - 0.15]: 17 (5.25%)
[05/27 09:20:52   1941s] [0.05 - 0.10]: 15 (4.63%)
[05/27 09:20:52   1941s] [0.00 - 0.05]: 11 (3.40%)
[05/27 09:20:52   1941s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.4
[05/27 09:20:52   1941s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:       Starting CMU at level 4, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:1809.4M
[05/27 09:20:52   1941s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.6
[05/27 09:20:52   1941s] OPERPROF: Starting RefinePlace at level 1, MEM:1809.4M
[05/27 09:20:52   1941s] *** Starting refinePlace (0:32:22 mem=1809.4M) ***
[05/27 09:20:52   1941s] Total net bbox length = 7.740e+05 (4.109e+05 3.631e+05) (ext = 2.204e+04)
[05/27 09:20:52   1941s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:20:52   1941s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1809.4M
[05/27 09:20:52   1941s] default core: bins with density > 0.750 = 26.61 % ( 91 / 342 )
[05/27 09:20:52   1941s] Density distribution unevenness ratio = 6.335%
[05/27 09:20:52   1941s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:20:52   1941s] RPlace: Density =1.450617, incremental np is triggered.
[05/27 09:20:52   1941s] OPERPROF:     Starting spMPad at level 3, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:       Starting spContextMPad at level 4, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1809.4M
[05/27 09:20:52   1941s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.003, MEM:1809.4M
[05/27 09:20:52   1941s] nrCritNet: 1.97% ( 459 / 23300 ) cutoffSlk: -2347.5ps stdDelay: 53.6ps
[05/27 09:20:52   1941s] OPERPROF:     Starting npMain at level 3, MEM:1809.4M
[05/27 09:20:52   1941s] incrNP th 1.000, 0.100
[05/27 09:20:52   1942s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:20:52   1942s] SP #FI/SF FL/PI 0/12795 8246/356
[05/27 09:20:52   1942s] OPERPROF:       Starting npPlace at level 4, MEM:1823.6M
[05/27 09:20:52   1942s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:20:52   1942s] No instances found in the vector
[05/27 09:20:52   1942s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1827.6M, DRC: 0)
[05/27 09:20:52   1942s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:20:57   1946s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:20:57   1946s] No instances found in the vector
[05/27 09:20:57   1946s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1835.2M, DRC: 0)
[05/27 09:20:57   1946s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:20:59   1948s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:20:59   1948s] No instances found in the vector
[05/27 09:20:59   1948s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1836.2M, DRC: 0)
[05/27 09:20:59   1948s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:21:01   1950s] OPERPROF:       Finished npPlace at level 4, CPU:8.460, REAL:8.573, MEM:1838.2M
[05/27 09:21:01   1950s] OPERPROF:     Finished npMain at level 3, CPU:8.700, REAL:8.808, MEM:1838.2M
[05/27 09:21:01   1950s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1838.2M
[05/27 09:21:01   1950s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1838.2M
[05/27 09:21:01   1950s] default core: bins with density > 0.750 = 31.29 % ( 107 / 342 )
[05/27 09:21:01   1950s] Density distribution unevenness ratio = 5.572%
[05/27 09:21:01   1950s] RPlace postIncrNP: Density = 1.450617 -> 0.975309.
[05/27 09:21:01   1950s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:21:01   1950s] [1.10+      ] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:21:01   1950s] [1.05 - 1.10] :	 2 (0.58%) -> 0 (0.00%)
[05/27 09:21:01   1950s] [1.00 - 1.05] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:21:01   1950s] [0.95 - 1.00] :	 16 (4.68%) -> 5 (1.46%)
[05/27 09:21:01   1950s] [0.90 - 0.95] :	 19 (5.56%) -> 19 (5.56%)
[05/27 09:21:01   1950s] [0.85 - 0.90] :	 16 (4.68%) -> 46 (13.45%)
[05/27 09:21:01   1950s] [0.80 - 0.85] :	 15 (4.39%) -> 22 (6.43%)
[05/27 09:21:01   1950s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.9, real=0:00:09.0, mem=1838.2MB) @(0:32:22 - 0:32:31).
[05/27 09:21:01   1950s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:8.920, REAL:9.026, MEM:1838.2M
[05/27 09:21:01   1950s] Move report: incrNP moves 8515 insts, mean move: 17.49 um, max move: 235.76 um
[05/27 09:21:01   1950s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4549_0): (788.02, 401.64) --> (1013.70, 391.56)
[05/27 09:21:01   1950s] Move report: Timing Driven Placement moves 8515 insts, mean move: 17.49 um, max move: 235.76 um
[05/27 09:21:01   1950s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4549_0): (788.02, 401.64) --> (1013.70, 391.56)
[05/27 09:21:01   1950s] 	Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 1838.2MB
[05/27 09:21:01   1950s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1838.2M
[05/27 09:21:01   1950s] Starting refinePlace ...
[05/27 09:21:01   1950s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:21:01   1950s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:21:01   1951s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1838.2MB) @(0:32:31 - 0:32:31).
[05/27 09:21:01   1951s] Move report: preRPlace moves 4309 insts, mean move: 1.45 um, max move: 11.86 um
[05/27 09:21:01   1951s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/U1459): (792.98, 396.60) --> (786.16, 391.56)
[05/27 09:21:01   1951s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: XOR2HS
[05/27 09:21:01   1951s] Move report: Detail placement moves 4309 insts, mean move: 1.45 um, max move: 11.86 um
[05/27 09:21:01   1951s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/U1459): (792.98, 396.60) --> (786.16, 391.56)
[05/27 09:21:01   1951s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1838.2MB
[05/27 09:21:01   1951s] Statistics of distance of Instance movement in refine placement:
[05/27 09:21:01   1951s]   maximum (X+Y) =       237.62 um
[05/27 09:21:01   1951s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4549_0) with max move: (788.02, 401.64) -> (1015.56, 391.56)
[05/27 09:21:01   1951s]   mean    (X+Y) =        17.30 um
[05/27 09:21:01   1951s] Total instances flipped for legalization: 11
[05/27 09:21:01   1951s] Summary Report:
[05/27 09:21:01   1951s] Instances move: 8674 (out of 21397 movable)
[05/27 09:21:01   1951s] Instances flipped: 11
[05/27 09:21:01   1951s] Mean displacement: 17.30 um
[05/27 09:21:01   1951s] Max displacement: 237.62 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4549_0) (788.02, 401.64) -> (1015.56, 391.56)
[05/27 09:21:01   1951s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 09:21:01   1951s] Total instances moved : 8674
[05/27 09:21:01   1951s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.410, REAL:0.414, MEM:1838.2M
[05/27 09:21:01   1951s] Total net bbox length = 7.695e+05 (4.091e+05 3.604e+05) (ext = 2.220e+04)
[05/27 09:21:01   1951s] Runtime: CPU: 0:00:09.4 REAL: 0:00:09.0 MEM: 1838.2MB
[05/27 09:21:01   1951s] [CPU] RefinePlace/total (cpu=0:00:09.4, real=0:00:09.0, mem=1838.2MB) @(0:32:22 - 0:32:31).
[05/27 09:21:01   1951s] *** Finished refinePlace (0:32:31 mem=1838.2M) ***
[05/27 09:21:01   1951s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.6
[05/27 09:21:01   1951s] OPERPROF: Finished RefinePlace at level 1, CPU:9.380, REAL:9.503, MEM:1838.2M
[05/27 09:21:01   1951s] *** maximum move = 237.62 um ***
[05/27 09:21:02   1951s] *** Finished re-routing un-routed nets (1838.2M) ***
[05/27 09:21:04   1953s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.2M
[05/27 09:21:04   1953s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.2M
[05/27 09:21:04   1953s] OPERPROF:     Starting CMU at level 3, MEM:1838.2M
[05/27 09:21:04   1954s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1838.2M
[05/27 09:21:04   1954s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1838.2M
[05/27 09:21:04   1954s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1838.2M
[05/27 09:21:04   1954s] 
[05/27 09:21:04   1954s] *** Finish Physical Update (cpu=0:00:12.6 real=0:00:12.0 mem=1838.2M) ***
[05/27 09:21:04   1954s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.4
[05/27 09:21:05   1954s] ** GigaOpt Optimizer WNS Slack -2.329 TNS Slack -103.321 Density 73.56
[05/27 09:21:05   1954s] Optimizer WNS Pass 4
[05/27 09:21:05   1954s] OptDebug: Start of Optimizer WNS Pass 4: default* WNS 0.082 TNS 0.000; reg2reg* WNS -2.329 TNS -103.321; HEPG WNS -2.329 TNS -103.321; all paths WNS -2.329 TNS -103.321
[05/27 09:21:05   1954s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1838.2M
[05/27 09:21:05   1954s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1838.2M
[05/27 09:21:05   1955s] Active Path Group: reg2reg  
[05/27 09:21:05   1955s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:21:05   1955s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:21:05   1955s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:21:05   1955s] |  -2.329|   -2.329|-103.321| -103.321|    73.56%|   0:00:00.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:21:12   1961s] |  -2.304|   -2.304|-102.909| -102.909|    73.59%|   0:00:07.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[26]/D    |
[05/27 09:21:14   1964s] |  -2.298|   -2.298|-102.787| -102.787|    73.61%|   0:00:02.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:21:16   1966s] |  -2.281|   -2.281|-102.584| -102.584|    73.66%|   0:00:02.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:21:21   1971s] |  -2.284|   -2.284|-102.491| -102.491|    73.70%|   0:00:05.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:21:23   1972s] |  -2.271|   -2.271|-102.535| -102.535|    73.70%|   0:00:02.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:21:24   1973s] |  -2.259|   -2.259|-102.234| -102.234|    73.72%|   0:00:01.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:21:31   1981s] |  -2.243|   -2.243|-102.033| -102.033|    73.78%|   0:00:07.0| 1838.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:21:58   2007s] |  -2.242|   -2.242|-102.029| -102.029|    73.89%|   0:00:27.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:22:12   2021s] |  -2.231|   -2.231|-101.958| -101.958|    74.04%|   0:00:14.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[12]/D    |
[05/27 09:22:17   2026s] |  -2.230|   -2.230|-101.761| -101.761|    74.05%|   0:00:05.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[12]/D    |
[05/27 09:22:20   2029s] |  -2.211|   -2.211|-101.372| -101.372|    74.06%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:22:23   2033s] |  -2.195|   -2.195|-101.201| -101.201|    74.08%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:22:27   2037s] |  -2.181|   -2.181|-100.909| -100.909|    74.13%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:22:49   2059s] |  -2.171|   -2.171|-100.810| -100.810|    74.19%|   0:00:22.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 09:23:05   2074s] |  -2.164|   -2.164|-100.688| -100.688|    74.22%|   0:00:16.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:23:15   2084s] |  -2.179|   -2.179| -99.994|  -99.994|    74.27%|   0:00:10.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:23:15   2084s] |  -2.154|   -2.154| -99.611|  -99.611|    74.27%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:21   2090s] |  -2.151|   -2.151| -99.587|  -99.587|    74.29%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:23:26   2095s] |  -2.144|   -2.144| -99.422|  -99.422|    74.30%|   0:00:05.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:35   2104s] |  -2.141|   -2.141| -99.402|  -99.402|    74.34%|   0:00:09.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:41   2111s] |  -2.139|   -2.139| -99.348|  -99.348|    74.36%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:43   2113s] |  -2.134|   -2.134| -99.310|  -99.310|    74.39%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:49   2118s] |  -2.132|   -2.132| -99.197|  -99.197|    74.46%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:51   2121s] |  -2.128|   -2.128| -99.138|  -99.138|    74.47%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:23:54   2123s] |  -2.128|   -2.128| -99.137|  -99.137|    74.50%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:05   2134s] |  -2.125|   -2.125| -99.152|  -99.152|    74.65%|   0:00:11.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:07   2137s] |  -2.125|   -2.125| -99.141|  -99.141|    74.65%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:13   2143s] |  -2.125|   -2.125| -99.113|  -99.113|    74.71%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:17   2146s] |  -2.123|   -2.123| -99.087|  -99.087|    74.74%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:25   2154s] |  -2.123|   -2.123| -99.037|  -99.037|    74.75%|   0:00:08.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:28   2157s] |  -2.122|   -2.122| -99.016|  -99.016|    74.78%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:31   2161s] |  -2.122|   -2.122| -99.016|  -99.016|    74.79%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:34   2163s] |  -2.122|   -2.122| -99.014|  -99.014|    74.80%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:34   2163s] Starting generalSmallTnsOpt
[05/27 09:24:34   2163s] Ending generalSmallTnsOpt End
[05/27 09:24:34   2163s] Analyzing useful skew in preCTS mode ...
[05/27 09:24:34   2163s] The view delay ratios are: (av_func_mode_max 1) (av_scan_mode_max 1) (av_func_mode_min 0.412845) (av_scan_mode_min 0.412845)
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[7]/CK
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[1]/CK
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/CK
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[2]/CK
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[1]/CK
[05/27 09:24:34   2163s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[3]/CK
[05/27 09:24:34   2164s] Finish useful skew analysis
[05/27 09:24:40   2170s] |  -2.008|   -2.008| -96.813|  -96.813|    74.82%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:43   2172s] |  -1.998|   -1.998| -96.531|  -96.531|    74.82%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:46   2175s] |  -1.987|   -1.987| -96.377|  -96.377|    74.83%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:46   2176s] |  -1.980|   -1.980| -96.252|  -96.252|    74.83%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:48   2177s] |  -1.967|   -1.967| -95.827|  -95.827|    74.83%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:49   2178s] |  -1.962|   -1.962| -95.700|  -95.700|    74.83%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:50   2179s] |  -1.960|   -1.960| -95.684|  -95.684|    74.84%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:53   2182s] |  -1.951|   -1.951| -95.537|  -95.537|    74.84%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:54   2183s] |  -1.951|   -1.951| -95.355|  -95.355|    74.84%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:54   2184s] |  -1.951|   -1.951| -95.344|  -95.344|    74.85%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:57   2186s] |  -1.947|   -1.947| -95.413|  -95.413|    74.86%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:57   2187s] |  -1.942|   -1.942| -95.345|  -95.345|    74.86%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:24:58   2187s] |  -1.925|   -1.925| -94.954|  -94.954|    74.87%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:00   2190s] |  -1.914|   -1.914| -94.794|  -94.794|    74.87%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:02   2191s] |  -1.903|   -1.903| -94.527|  -94.527|    74.88%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:09   2199s] |  -1.903|   -1.903| -94.502|  -94.502|    74.89%|   0:00:07.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:10   2200s] |  -1.900|   -1.900| -94.403|  -94.403|    74.90%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:13   2202s] |  -1.897|   -1.897| -94.370|  -94.370|    74.90%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:17   2206s] |  -1.891|   -1.891| -94.311|  -94.311|    74.90%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:22   2211s] |  -1.890|   -1.890| -94.269|  -94.269|    74.94%|   0:00:05.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:24   2213s] |  -1.888|   -1.888| -94.239|  -94.239|    74.96%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:24   2214s] |  -1.888|   -1.888| -94.189|  -94.189|    74.96%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:26   2216s] |  -1.879|   -1.879| -94.100|  -94.100|    74.99%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:30   2220s] |  -1.880|   -1.880| -94.008|  -94.008|    74.99%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:31   2221s] |  -1.879|   -1.879| -93.998|  -93.998|    74.99%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:34   2224s] Starting generalSmallTnsOpt
[05/27 09:25:34   2224s] Ending generalSmallTnsOpt End
[05/27 09:25:34   2224s] Analyzing useful skew in preCTS mode ...
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[12]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[3]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[4]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[10]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[7]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[2]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[6]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[9]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[5]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[8]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[11]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[10]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[3]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[0]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[0]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[2]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[5]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[2]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[5]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[1]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[4]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[4]/CK
[05/27 09:25:35   2224s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[1]/CK
[05/27 09:25:35   2224s] Finish useful skew analysis
[05/27 09:25:35   2225s] |  -1.733|   -1.733| -90.317|  -90.317|    75.02%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:25:36   2225s] |  -1.696|   -1.696| -89.662|  -89.662|    75.02%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:36   2226s] |  -1.685|   -1.685| -89.419|  -89.419|    75.02%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:37   2226s] |  -1.672|   -1.672| -89.044|  -89.044|    75.03%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:38   2227s] |  -1.651|   -1.651| -88.693|  -88.693|    75.04%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:39   2228s] |  -1.638|   -1.638| -88.445|  -88.445|    75.05%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:39   2229s] |  -1.629|   -1.629| -88.245|  -88.245|    75.05%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:40   2229s] |  -1.623|   -1.623| -88.138|  -88.138|    75.06%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:40   2230s] |  -1.614|   -1.614| -87.943|  -87.943|    75.06%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:41   2231s] |  -1.600|   -1.600| -87.748|  -87.748|    75.07%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:42   2232s] |  -1.584|   -1.584| -87.040|  -87.040|    75.09%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:44   2233s] |  -1.563|   -1.563| -86.685|  -86.685|    75.17%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:46   2235s] |  -1.547|   -1.547| -86.172|  -86.172|    75.19%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:47   2236s] |  -1.541|   -1.541| -86.062|  -86.062|    75.20%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:47   2237s] |  -1.537|   -1.537| -85.988|  -85.988|    75.20%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:48   2238s] |  -1.508|   -1.508| -85.500|  -85.500|    75.22%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:25:51   2241s] |  -1.501|   -1.501| -85.292|  -85.292|    75.28%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:52   2242s] |  -1.485|   -1.485| -85.074|  -85.074|    75.29%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:56   2246s] |  -1.481|   -1.481| -84.921|  -84.921|    75.31%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:25:57   2247s] |  -1.464|   -1.464| -84.674|  -84.674|    75.32%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:04   2254s] |  -1.464|   -1.464| -84.645|  -84.645|    75.38%|   0:00:07.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:07   2257s] |  -1.455|   -1.455| -83.596|  -83.596|    75.52%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:09   2258s] |  -1.441|   -1.441| -83.507|  -83.507|    75.55%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:12   2262s] |  -1.432|   -1.432| -83.365|  -83.365|    75.58%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:16   2266s] |  -1.431|   -1.431| -83.254|  -83.254|    75.59%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:18   2267s] |  -1.408|   -1.408| -82.966|  -82.966|    75.59%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:22   2272s] |  -1.405|   -1.405| -82.825|  -82.825|    75.67%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:25   2274s] |  -1.403|   -1.403| -82.822|  -82.822|    75.67%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:25   2274s] |  -1.390|   -1.390| -82.574|  -82.574|    75.67%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:29   2278s] |  -1.375|   -1.375| -82.142|  -82.142|    75.71%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:32   2281s] |  -1.360|   -1.360| -81.908|  -81.908|    75.72%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:35   2284s] |  -1.355|   -1.355| -81.826|  -81.826|    75.72%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:36   2285s] |  -1.344|   -1.344| -81.658|  -81.658|    75.72%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:39   2289s] |  -1.342|   -1.342| -81.630|  -81.630|    75.73%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:43   2292s] |  -1.331|   -1.331| -81.487|  -81.487|    75.75%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:53   2303s] |  -1.316|   -1.316| -81.189|  -81.189|    75.76%|   0:00:10.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:59   2308s] |  -1.316|   -1.316| -81.160|  -81.160|    75.77%|   0:00:06.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:26:59   2309s] |  -1.312|   -1.312| -81.117|  -81.117|    75.77%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:08   2318s] |  -1.311|   -1.311| -81.090|  -81.090|    75.78%|   0:00:09.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:27   2336s] |  -1.310|   -1.310| -81.084|  -81.084|    75.84%|   0:00:19.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:30   2339s] Starting generalSmallTnsOpt
[05/27 09:27:30   2340s] Ending generalSmallTnsOpt End
[05/27 09:27:30   2340s] Analyzing useful skew in preCTS mode ...
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[13]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[12]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[11]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[5]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[15]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[6]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[4]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/x0_r_reg[14]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[3]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[8]/CK
[05/27 09:27:30   2340s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[0]/CK
[05/27 09:27:30   2340s] Finish useful skew analysis
[05/27 09:27:31   2341s] |  -1.237|   -1.237| -79.499|  -79.499|    75.87%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:32   2342s] |  -1.229|   -1.229| -79.420|  -79.420|    75.87%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:33   2342s] |  -1.210|   -1.210| -78.930|  -78.930|    75.89%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:33   2343s] |  -1.202|   -1.202| -78.670|  -78.670|    75.88%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:35   2344s] |  -1.192|   -1.192| -78.511|  -78.511|    75.89%|   0:00:02.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:35   2345s] |  -1.163|   -1.163| -78.098|  -78.098|    75.90%|   0:00:00.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/27 09:27:54   2364s] |  -1.153|   -1.153| -77.093|  -77.093|    75.99%|   0:00:19.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:27:55   2364s] |  -1.133|   -1.133| -76.849|  -76.849|    76.00%|   0:00:01.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:00   2370s] |  -1.119|   -1.119| -76.389|  -76.389|    76.02%|   0:00:05.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:07   2377s] |  -1.118|   -1.118| -76.280|  -76.280|    76.03%|   0:00:07.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:12   2382s] |  -1.118|   -1.118| -76.273|  -76.273|    76.04%|   0:00:05.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:14   2383s] Starting generalSmallTnsOpt
[05/27 09:28:14   2383s] Ending generalSmallTnsOpt End
[05/27 09:28:14   2383s] Analyzing useful skew in preCTS mode ...
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[2]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/path_r_reg[1]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[8]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/path_r_reg[0]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[7]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[3]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/path_r_reg[2]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[9]/CK
[05/27 09:28:14   2384s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[6]/CK
[05/27 09:28:14   2384s] Finish useful skew analysis
[05/27 09:28:15   2385s] |  -1.118|   -1.118| -25.554|  -25.554|    76.06%|   0:00:03.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:23   2392s] |  -1.117|   -1.117| -25.553|  -25.553|    76.06%|   0:00:08.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:27   2396s] |  -1.118|   -1.118| -25.554|  -25.554|    76.07%|   0:00:04.0| 1857.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:28:27   2396s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:28:27   2396s] 
[05/27 09:28:27   2396s] *** Finish Core Optimize Step (cpu=0:07:22 real=0:07:22 mem=1857.3M) ***
[05/27 09:28:27   2396s] 
[05/27 09:28:27   2396s] *** Finished Optimize Step Cumulative (cpu=0:07:22 real=0:07:22 mem=1857.3M) ***
[05/27 09:28:27   2396s] OptDebug: End of Optimizer WNS Pass 4: default* WNS 0.082 TNS 0.000; reg2reg* WNS -1.118 TNS -25.554; HEPG WNS -1.118 TNS -25.554; all paths WNS -1.118 TNS -25.554
[05/27 09:28:27   2396s] ** GigaOpt Optimizer WNS Slack -1.118 TNS Slack -25.554 Density 76.07
[05/27 09:28:27   2396s] Placement Snapshot: Density distribution:
[05/27 09:28:27   2396s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:28:27   2396s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:28:27   2396s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:28:27   2396s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:28:27   2396s] [0.55 - 0.60]: 2 (0.62%)
[05/27 09:28:27   2396s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:28:27   2396s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:28:27   2396s] [0.40 - 0.45]: 32 (9.88%)
[05/27 09:28:27   2396s] [0.35 - 0.40]: 80 (24.69%)
[05/27 09:28:27   2396s] [0.30 - 0.35]: 85 (26.23%)
[05/27 09:28:27   2396s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:28:27   2396s] [0.20 - 0.25]: 13 (4.01%)
[05/27 09:28:27   2396s] [0.15 - 0.20]: 24 (7.41%)
[05/27 09:28:27   2396s] [0.10 - 0.15]: 12 (3.70%)
[05/27 09:28:27   2396s] [0.05 - 0.10]: 10 (3.09%)
[05/27 09:28:27   2396s] [0.00 - 0.05]: 31 (9.57%)
[05/27 09:28:27   2396s] Begin: Area Reclaim Optimization
[05/27 09:28:27   2396s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:39:56.9/0:56:48.9 (0.7), mem = 1857.3M
[05/27 09:28:28   2398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1857.3M
[05/27 09:28:28   2398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1857.3M
[05/27 09:28:28   2398s] Reclaim Optimization WNS Slack -1.118  TNS Slack -25.554 Density 76.07
[05/27 09:28:28   2398s] +----------+---------+--------+--------+------------+--------+
[05/27 09:28:28   2398s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:28:28   2398s] +----------+---------+--------+--------+------------+--------+
[05/27 09:28:28   2398s] |    76.07%|        -|  -1.118| -25.554|   0:00:00.0| 1857.3M|
[05/27 09:28:28   2398s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:28:32   2401s] |    75.98%|       65|  -1.118| -25.550|   0:00:04.0| 1857.3M|
[05/27 09:28:49   2419s] |    75.44%|      710|  -1.070| -23.984|   0:00:17.0| 1857.3M|
[05/27 09:28:50   2419s] |    75.44%|        4|  -1.070| -23.984|   0:00:01.0| 1857.3M|
[05/27 09:28:50   2419s] |    75.44%|        0|  -1.070| -23.984|   0:00:00.0| 1857.3M|
[05/27 09:28:50   2419s] +----------+---------+--------+--------+------------+--------+
[05/27 09:28:50   2419s] Reclaim Optimization End WNS Slack -1.070  TNS Slack -23.984 Density 75.44
[05/27 09:28:50   2419s] 
[05/27 09:28:50   2419s] ** Summary: Restruct = 0 Buffer Deletion = 25 Declone = 50 Resize = 535 **
[05/27 09:28:50   2419s] --------------------------------------------------------------
[05/27 09:28:50   2419s] |                                   | Total     | Sequential |
[05/27 09:28:50   2419s] --------------------------------------------------------------
[05/27 09:28:50   2419s] | Num insts resized                 |     532  |      10    |
[05/27 09:28:50   2419s] | Num insts undone                  |     179  |       1    |
[05/27 09:28:50   2419s] | Num insts Downsized               |     532  |      10    |
[05/27 09:28:50   2419s] | Num insts Samesized               |       0  |       0    |
[05/27 09:28:50   2419s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:28:50   2419s] | Num multiple commits+uncommits    |       3  |       -    |
[05/27 09:28:50   2419s] --------------------------------------------------------------
[05/27 09:28:50   2419s] Bottom Preferred Layer:
[05/27 09:28:50   2419s]     None
[05/27 09:28:50   2419s] Via Pillar Rule:
[05/27 09:28:50   2419s]     None
[05/27 09:28:50   2419s] End: Core Area Reclaim Optimization (cpu = 0:00:23.0) (real = 0:00:23.0) **
[05/27 09:28:50   2419s] *** AreaOpt [finish] : cpu/real = 0:00:23.0/0:00:23.0 (1.0), totSession cpu/real = 0:40:19.9/0:57:11.9 (0.7), mem = 1857.3M
[05/27 09:28:50   2419s] 
[05/27 09:28:50   2419s] =============================================================================================
[05/27 09:28:50   2419s]  Step TAT Report for AreaOpt #6
[05/27 09:28:50   2419s] =============================================================================================
[05/27 09:28:50   2419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:28:50   2419s] ---------------------------------------------------------------------------------------------
[05/27 09:28:50   2419s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:28:50   2419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:28:50   2419s] [ OptSingleIteration     ]      4   0:00:00.4  (   1.8 % )     0:00:21.2 /  0:00:21.2    1.0
[05/27 09:28:50   2419s] [ OptGetWeight           ]    469   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 09:28:50   2419s] [ OptEval                ]    469   0:00:07.3  (  31.6 % )     0:00:07.3 /  0:00:07.2    1.0
[05/27 09:28:50   2419s] [ OptCommit              ]    469   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[05/27 09:28:50   2419s] [ IncrTimingUpdate       ]    184   0:00:07.4  (  32.3 % )     0:00:07.4 /  0:00:07.4    1.0
[05/27 09:28:50   2419s] [ PostCommitDelayCalc    ]    528   0:00:05.7  (  24.9 % )     0:00:05.7 /  0:00:05.8    1.0
[05/27 09:28:50   2419s] [ MISC                   ]          0:00:01.6  (   6.9 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:28:50   2419s] ---------------------------------------------------------------------------------------------
[05/27 09:28:50   2419s]  AreaOpt #6 TOTAL                   0:00:23.0  ( 100.0 % )     0:00:23.0 /  0:00:23.0    1.0
[05/27 09:28:50   2419s] ---------------------------------------------------------------------------------------------
[05/27 09:28:50   2419s] 
[05/27 09:28:50   2419s] End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:23, mem=1809.33M, totSessionCpu=0:40:20).
[05/27 09:28:50   2419s] Placement Snapshot: Density distribution:
[05/27 09:28:50   2419s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:28:50   2419s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:28:50   2419s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:28:50   2419s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:28:50   2419s] [0.55 - 0.60]: 2 (0.62%)
[05/27 09:28:50   2419s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:28:50   2419s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:28:50   2419s] [0.40 - 0.45]: 32 (9.88%)
[05/27 09:28:50   2419s] [0.35 - 0.40]: 80 (24.69%)
[05/27 09:28:50   2419s] [0.30 - 0.35]: 86 (26.54%)
[05/27 09:28:50   2419s] [0.25 - 0.30]: 20 (6.17%)
[05/27 09:28:50   2419s] [0.20 - 0.25]: 15 (4.63%)
[05/27 09:28:50   2419s] [0.15 - 0.20]: 23 (7.10%)
[05/27 09:28:50   2419s] [0.10 - 0.15]: 15 (4.63%)
[05/27 09:28:50   2419s] [0.05 - 0.10]: 13 (4.01%)
[05/27 09:28:50   2419s] [0.00 - 0.05]: 21 (6.48%)
[05/27 09:28:50   2419s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.5
[05/27 09:28:50   2420s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:       Starting CMU at level 4, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.062, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.063, MEM:1809.3M
[05/27 09:28:50   2420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.7
[05/27 09:28:50   2420s] OPERPROF: Starting RefinePlace at level 1, MEM:1809.3M
[05/27 09:28:50   2420s] *** Starting refinePlace (0:40:20 mem=1809.3M) ***
[05/27 09:28:50   2420s] Total net bbox length = 7.869e+05 (4.203e+05 3.666e+05) (ext = 2.220e+04)
[05/27 09:28:50   2420s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:28:50   2420s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1809.3M
[05/27 09:28:50   2420s] default core: bins with density > 0.750 = 31.87 % ( 109 / 342 )
[05/27 09:28:50   2420s] Density distribution unevenness ratio = 7.059%
[05/27 09:28:50   2420s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:28:50   2420s] RPlace: Density =1.550617, incremental np is triggered.
[05/27 09:28:50   2420s] OPERPROF:     Starting spMPad at level 3, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:       Starting spContextMPad at level 4, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1809.3M
[05/27 09:28:50   2420s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1809.3M
[05/27 09:28:50   2420s] nrCritNet: 1.97% ( 474 / 24005 ) cutoffSlk: -1130.5ps stdDelay: 53.6ps
[05/27 09:28:50   2420s] OPERPROF:     Starting npMain at level 3, MEM:1809.3M
[05/27 09:28:50   2420s] incrNP th 1.000, 0.100
[05/27 09:28:50   2420s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:28:50   2420s] SP #FI/SF FL/PI 0/11702 9971/480
[05/27 09:28:50   2420s] OPERPROF:       Starting npPlace at level 4, MEM:1827.7M
[05/27 09:28:50   2420s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:28:50   2420s] No instances found in the vector
[05/27 09:28:50   2420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1842.7M, DRC: 0)
[05/27 09:28:50   2420s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:28:56   2426s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:28:56   2426s] No instances found in the vector
[05/27 09:28:56   2426s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1853.0M, DRC: 0)
[05/27 09:28:56   2426s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:28:59   2428s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:28:59   2428s] No instances found in the vector
[05/27 09:28:59   2428s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1853.0M, DRC: 0)
[05/27 09:28:59   2428s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:29:01   2430s] OPERPROF:       Finished npPlace at level 4, CPU:10.200, REAL:10.324, MEM:1855.0M
[05/27 09:29:01   2430s] OPERPROF:     Finished npMain at level 3, CPU:10.450, REAL:10.576, MEM:1855.0M
[05/27 09:29:01   2430s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1855.0M
[05/27 09:29:01   2430s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.030, REAL:0.013, MEM:1855.0M
[05/27 09:29:01   2430s] default core: bins with density > 0.750 = 38.01 % ( 130 / 342 )
[05/27 09:29:01   2430s] Density distribution unevenness ratio = 6.344%
[05/27 09:29:01   2430s] RPlace postIncrNP: Density = 1.550617 -> 1.000000.
[05/27 09:29:01   2430s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:29:01   2430s] [1.10+      ] :	 6 (1.75%) -> 0 (0.00%)
[05/27 09:29:01   2430s] [1.05 - 1.10] :	 3 (0.88%) -> 0 (0.00%)
[05/27 09:29:01   2430s] [1.00 - 1.05] :	 9 (2.63%) -> 0 (0.00%)
[05/27 09:29:01   2430s] [0.95 - 1.00] :	 15 (4.39%) -> 12 (3.51%)
[05/27 09:29:01   2430s] [0.90 - 0.95] :	 16 (4.68%) -> 40 (11.70%)
[05/27 09:29:01   2430s] [0.85 - 0.90] :	 26 (7.60%) -> 34 (9.94%)
[05/27 09:29:01   2430s] [0.80 - 0.85] :	 15 (4.39%) -> 27 (7.89%)
[05/27 09:29:01   2430s] [CPU] RefinePlace/IncrNP (cpu=0:00:10.7, real=0:00:11.0, mem=1855.0MB) @(0:40:20 - 0:40:31).
[05/27 09:29:01   2430s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:10.680, REAL:10.800, MEM:1855.0M
[05/27 09:29:01   2430s] Move report: incrNP moves 10365 insts, mean move: 19.34 um, max move: 293.68 um
[05/27 09:29:01   2430s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_5337_0): (717.34, 356.28) --> (945.50, 290.76)
[05/27 09:29:01   2430s] Move report: Timing Driven Placement moves 10365 insts, mean move: 19.34 um, max move: 293.68 um
[05/27 09:29:01   2430s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_5337_0): (717.34, 356.28) --> (945.50, 290.76)
[05/27 09:29:01   2430s] 	Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 1855.0MB
[05/27 09:29:01   2430s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1855.0M
[05/27 09:29:01   2430s] Starting refinePlace ...
[05/27 09:29:01   2430s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:29:01   2430s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:29:01   2431s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1855.0MB) @(0:40:31 - 0:40:31).
[05/27 09:29:01   2431s] Move report: preRPlace moves 5685 insts, mean move: 1.66 um, max move: 12.56 um
[05/27 09:29:01   2431s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291/FE_RC_2885_0): (714.24, 537.72) --> (711.76, 547.80)
[05/27 09:29:01   2431s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[05/27 09:29:01   2431s] Move report: Detail placement moves 5685 insts, mean move: 1.66 um, max move: 12.56 um
[05/27 09:29:01   2431s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291/FE_RC_2885_0): (714.24, 537.72) --> (711.76, 547.80)
[05/27 09:29:01   2431s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1855.0MB
[05/27 09:29:01   2431s] Statistics of distance of Instance movement in refine placement:
[05/27 09:29:01   2431s]   maximum (X+Y) =       296.16 um
[05/27 09:29:01   2431s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_5337_0) with max move: (717.34, 356.28) -> (947.98, 290.76)
[05/27 09:29:01   2431s]   mean    (X+Y) =        19.37 um
[05/27 09:29:01   2431s] Total instances flipped for legalization: 8
[05/27 09:29:01   2431s] Summary Report:
[05/27 09:29:01   2431s] Instances move: 10426 (out of 22153 movable)
[05/27 09:29:01   2431s] Instances flipped: 8
[05/27 09:29:01   2431s] Mean displacement: 19.37 um
[05/27 09:29:01   2431s] Max displacement: 296.16 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_5337_0) (717.34, 356.28) -> (947.98, 290.76)
[05/27 09:29:01   2431s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:29:01   2431s] Total instances moved : 10426
[05/27 09:29:01   2431s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.433, MEM:1855.0M
[05/27 09:29:01   2431s] Total net bbox length = 7.793e+05 (4.152e+05 3.640e+05) (ext = 2.211e+04)
[05/27 09:29:01   2431s] Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 1855.0MB
[05/27 09:29:01   2431s] [CPU] RefinePlace/total (cpu=0:00:11.2, real=0:00:11.0, mem=1855.0MB) @(0:40:20 - 0:40:31).
[05/27 09:29:01   2431s] *** Finished refinePlace (0:40:31 mem=1855.0M) ***
[05/27 09:29:01   2431s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.7
[05/27 09:29:01   2431s] OPERPROF: Finished RefinePlace at level 1, CPU:11.170, REAL:11.297, MEM:1855.0M
[05/27 09:29:01   2431s] *** maximum move = 296.16 um ***
[05/27 09:29:02   2431s] *** Finished re-routing un-routed nets (1855.0M) ***
[05/27 09:29:05   2435s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.0M
[05/27 09:29:05   2435s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.0M
[05/27 09:29:05   2435s] OPERPROF:     Starting CMU at level 3, MEM:1855.0M
[05/27 09:29:05   2435s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1855.0M
[05/27 09:29:05   2435s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1855.0M
[05/27 09:29:05   2435s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1855.0M
[05/27 09:29:05   2435s] 
[05/27 09:29:05   2435s] *** Finish Physical Update (cpu=0:00:15.4 real=0:00:15.0 mem=1855.0M) ***
[05/27 09:29:05   2435s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.5
[05/27 09:29:06   2436s] ** GigaOpt Optimizer WNS Slack -1.106 TNS Slack -25.719 Density 75.44
[05/27 09:29:06   2436s] Optimizer WNS Pass 5
[05/27 09:29:06   2436s] OptDebug: Start of Optimizer WNS Pass 5: default* WNS 0.082 TNS 0.000; reg2reg* WNS -1.106 TNS -25.719; HEPG WNS -1.106 TNS -25.719; all paths WNS -1.106 TNS -25.719
[05/27 09:29:06   2436s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1855.0M
[05/27 09:29:06   2436s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1855.0M
[05/27 09:29:06   2436s] Active Path Group: reg2reg  
[05/27 09:29:07   2436s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:29:07   2436s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:29:07   2436s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:29:07   2436s] |  -1.106|   -1.106| -25.719|  -25.719|    75.44%|   0:00:01.0| 1855.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[26]/D    |
[05/27 09:29:19   2448s] Starting generalSmallTnsOpt
[05/27 09:29:20   2450s] |  -1.176|   -1.176| -26.331|  -26.331|    75.54%|   0:00:13.0| 1855.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:29:21   2450s] |  -1.138|   -1.138| -25.860|  -25.860|    75.53%|   0:00:01.0| 1855.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:29:21   2450s] |  -1.120|   -1.120| -25.649|  -25.649|    75.54%|   0:00:00.0| 1855.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:29:24   2454s] |  -1.092|   -1.092| -25.480|  -25.480|    75.56%|   0:00:03.0| 1855.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:29:30   2460s] |  -1.073|   -1.073| -25.232|  -25.232|    75.58%|   0:00:06.0| 1855.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:29:41   2470s] |  -1.053|   -1.053| -24.842|  -24.842|    75.64%|   0:00:10.0| 1874.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[1]/Q        |
[05/27 09:29:47   2476s] |  -1.030|   -1.030| -24.587|  -24.587|    75.71%|   0:00:07.0| 1874.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[1]/Q        |
[05/27 09:29:59   2489s] |  -1.017|   -1.017| -24.179|  -24.179|    75.76%|   0:00:12.0| 1874.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[1]/Q        |
[05/27 09:29:59   2489s] Ending generalSmallTnsOpt End
[05/27 09:29:59   2489s] Analyzing useful skew in preCTS mode ...
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[18]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[6]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[5]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[7]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/inv0/det_r_reg[4]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[8]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[9]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[13]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[17]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out0_r_reg[6]/CK
[05/27 09:29:59   2489s] skewClock is  advancing: -1000ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[16]/CK
[05/27 09:30:00   2489s] Finish useful skew analysis
[05/27 09:30:38   2528s] |  -1.012|   -1.012| -23.697|  -23.697|    75.82%|   0:00:39.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:30:48   2537s] |  -1.009|   -1.009| -23.540|  -23.540|    75.87%|   0:00:10.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:30:53   2543s] |  -1.006|   -1.006| -23.496|  -23.496|    75.88%|   0:00:05.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:30:56   2546s] |  -1.006|   -1.006| -23.441|  -23.441|    75.89%|   0:00:03.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:30:56   2546s] |  -1.006|   -1.006| -23.378|  -23.378|    75.90%|   0:00:00.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:27   2577s] |  -1.003|   -1.003| -23.311|  -23.311|    75.98%|   0:00:31.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:29   2579s] |  -0.984|   -0.984| -23.036|  -23.036|    75.98%|   0:00:02.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:31   2581s] |  -0.977|   -0.977| -22.961|  -22.961|    76.01%|   0:00:02.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:35   2584s] |  -0.975|   -0.975| -22.878|  -22.878|    76.03%|   0:00:04.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:39   2589s] |  -0.972|   -0.972| -22.833|  -22.833|    76.05%|   0:00:04.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:31:42   2591s] |  -0.972|   -0.972| -22.826|  -22.826|    76.05%|   0:00:03.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:32:03   2613s] |  -0.972|   -0.972| -22.821|  -22.821|    76.19%|   0:00:21.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:32:03   2613s] Starting generalSmallTnsOpt
[05/27 09:32:04   2613s] Ending generalSmallTnsOpt End
[05/27 09:32:04   2613s] Analyzing useful skew in preCTS mode ...
[05/27 09:32:04   2613s] skewClock is  advancing: -988.6ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[10]/CK
[05/27 09:32:04   2613s] skewClock is  advancing: -978.5ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[7]/CK
[05/27 09:32:04   2613s] skewClock is  advancing: -973.6ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[9]/CK
[05/27 09:32:04   2613s] skewClock is  advancing: -963.7ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[8]/CK
[05/27 09:32:04   2613s] skewClock is  advancing: -946.7ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[14]/CK
[05/27 09:32:04   2613s] Finish useful skew analysis
[05/27 09:32:04   2613s] |  -0.972|   -0.972| -22.523|  -22.523|    76.19%|   0:00:01.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:32:08   2617s] |  -0.972|   -0.972| -22.523|  -22.523|    76.22%|   0:00:04.0| 1874.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:32:08   2617s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:32:08   2617s] 
[05/27 09:32:08   2617s] *** Finish Core Optimize Step (cpu=0:03:01 real=0:03:02 mem=1874.1M) ***
[05/27 09:32:08   2617s] 
[05/27 09:32:08   2617s] *** Finished Optimize Step Cumulative (cpu=0:03:02 real=0:03:02 mem=1874.1M) ***
[05/27 09:32:08   2617s] OptDebug: End of Optimizer WNS Pass 5: default* WNS 0.082 TNS 0.000; reg2reg* WNS -0.972 TNS -22.523; HEPG WNS -0.972 TNS -22.523; all paths WNS -0.972 TNS -22.523
[05/27 09:32:08   2617s] ** GigaOpt Optimizer WNS Slack -0.972 TNS Slack -22.523 Density 76.22
[05/27 09:32:08   2617s] Placement Snapshot: Density distribution:
[05/27 09:32:08   2617s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:32:08   2617s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:32:08   2617s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:32:08   2617s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:32:08   2617s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:32:08   2617s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:32:08   2617s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:32:08   2617s] [0.40 - 0.45]: 26 (8.02%)
[05/27 09:32:08   2617s] [0.35 - 0.40]: 74 (22.84%)
[05/27 09:32:08   2617s] [0.30 - 0.35]: 79 (24.38%)
[05/27 09:32:08   2617s] [0.25 - 0.30]: 14 (4.32%)
[05/27 09:32:08   2617s] [0.20 - 0.25]: 28 (8.64%)
[05/27 09:32:08   2617s] [0.15 - 0.20]: 23 (7.10%)
[05/27 09:32:08   2617s] [0.10 - 0.15]: 36 (11.11%)
[05/27 09:32:08   2617s] [0.05 - 0.10]: 11 (3.40%)
[05/27 09:32:08   2617s] [0.00 - 0.05]: 15 (4.63%)
[05/27 09:32:08   2617s] Begin: Area Reclaim Optimization
[05/27 09:32:08   2617s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:43:38.0/1:00:29.9 (0.7), mem = 1874.1M
[05/27 09:32:09   2619s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1874.1M
[05/27 09:32:09   2619s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1874.1M
[05/27 09:32:09   2619s] Reclaim Optimization WNS Slack -0.972  TNS Slack -22.523 Density 76.22
[05/27 09:32:09   2619s] +----------+---------+--------+--------+------------+--------+
[05/27 09:32:09   2619s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:32:09   2619s] +----------+---------+--------+--------+------------+--------+
[05/27 09:32:09   2619s] |    76.22%|        -|  -0.972| -22.523|   0:00:00.0| 1874.1M|
[05/27 09:32:09   2619s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:32:13   2622s] |    76.16%|       61|  -0.963| -22.359|   0:00:04.0| 1874.1M|
[05/27 09:32:28   2638s] |    75.82%|      560|  -0.937| -21.875|   0:00:15.0| 1874.1M|
[05/27 09:32:28   2638s] |    75.82%|        6|  -0.937| -21.854|   0:00:00.0| 1874.1M|
[05/27 09:32:28   2638s] |    75.82%|        0|  -0.937| -21.854|   0:00:00.0| 1874.1M|
[05/27 09:32:28   2638s] +----------+---------+--------+--------+------------+--------+
[05/27 09:32:28   2638s] Reclaim Optimization End WNS Slack -0.937  TNS Slack -21.854 Density 75.82
[05/27 09:32:28   2638s] 
[05/27 09:32:28   2638s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 67 Resize = 377 **
[05/27 09:32:28   2638s] --------------------------------------------------------------
[05/27 09:32:28   2638s] |                                   | Total     | Sequential |
[05/27 09:32:28   2638s] --------------------------------------------------------------
[05/27 09:32:28   2638s] | Num insts resized                 |     372  |       5    |
[05/27 09:32:28   2638s] | Num insts undone                  |     188  |       1    |
[05/27 09:32:28   2638s] | Num insts Downsized               |     372  |       5    |
[05/27 09:32:28   2638s] | Num insts Samesized               |       0  |       0    |
[05/27 09:32:28   2638s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:32:28   2638s] | Num multiple commits+uncommits    |       7  |       -    |
[05/27 09:32:28   2638s] --------------------------------------------------------------
[05/27 09:32:29   2638s] Bottom Preferred Layer:
[05/27 09:32:29   2638s]     None
[05/27 09:32:29   2638s] Via Pillar Rule:
[05/27 09:32:29   2638s]     None
[05/27 09:32:29   2638s] End: Core Area Reclaim Optimization (cpu = 0:00:20.7) (real = 0:00:21.0) **
[05/27 09:32:29   2638s] *** AreaOpt [finish] : cpu/real = 0:00:20.7/0:00:20.7 (1.0), totSession cpu/real = 0:43:58.7/1:00:50.6 (0.7), mem = 1874.1M
[05/27 09:32:29   2638s] 
[05/27 09:32:29   2638s] =============================================================================================
[05/27 09:32:29   2638s]  Step TAT Report for AreaOpt #7
[05/27 09:32:29   2638s] =============================================================================================
[05/27 09:32:29   2638s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:32:29   2638s] ---------------------------------------------------------------------------------------------
[05/27 09:32:29   2638s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:32:29   2638s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:32:29   2638s] [ OptSingleIteration     ]      4   0:00:00.3  (   1.7 % )     0:00:18.9 /  0:00:18.9    1.0
[05/27 09:32:29   2638s] [ OptGetWeight           ]    440   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:32:29   2638s] [ OptEval                ]    440   0:00:06.9  (  33.4 % )     0:00:06.9 /  0:00:07.0    1.0
[05/27 09:32:29   2638s] [ OptCommit              ]    440   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.2    0.9
[05/27 09:32:29   2638s] [ IncrTimingUpdate       ]    185   0:00:06.1  (  29.3 % )     0:00:06.1 /  0:00:06.0    1.0
[05/27 09:32:29   2638s] [ PostCommitDelayCalc    ]    508   0:00:05.3  (  25.4 % )     0:00:05.3 /  0:00:05.3    1.0
[05/27 09:32:29   2638s] [ MISC                   ]          0:00:01.6  (   7.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:32:29   2638s] ---------------------------------------------------------------------------------------------
[05/27 09:32:29   2638s]  AreaOpt #7 TOTAL                   0:00:20.7  ( 100.0 % )     0:00:20.7 /  0:00:20.7    1.0
[05/27 09:32:29   2638s] ---------------------------------------------------------------------------------------------
[05/27 09:32:29   2638s] 
[05/27 09:32:29   2638s] End: Area Reclaim Optimization (cpu=0:00:21, real=0:00:21, mem=1816.07M, totSessionCpu=0:43:59).
[05/27 09:32:29   2638s] Placement Snapshot: Density distribution:
[05/27 09:32:29   2638s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:32:29   2638s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:32:29   2638s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:32:29   2638s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:32:29   2638s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:32:29   2638s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:32:29   2638s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:32:29   2638s] [0.40 - 0.45]: 26 (8.02%)
[05/27 09:32:29   2638s] [0.35 - 0.40]: 74 (22.84%)
[05/27 09:32:29   2638s] [0.30 - 0.35]: 79 (24.38%)
[05/27 09:32:29   2638s] [0.25 - 0.30]: 16 (4.94%)
[05/27 09:32:29   2638s] [0.20 - 0.25]: 31 (9.57%)
[05/27 09:32:29   2638s] [0.15 - 0.20]: 31 (9.57%)
[05/27 09:32:29   2638s] [0.10 - 0.15]: 28 (8.64%)
[05/27 09:32:29   2638s] [0.05 - 0.10]: 9 (2.78%)
[05/27 09:32:29   2638s] [0.00 - 0.05]: 12 (3.70%)
[05/27 09:32:29   2638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.6
[05/27 09:32:29   2638s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:       Starting CMU at level 4, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.064, MEM:1816.1M
[05/27 09:32:29   2638s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.8
[05/27 09:32:29   2638s] OPERPROF: Starting RefinePlace at level 1, MEM:1816.1M
[05/27 09:32:29   2638s] *** Starting refinePlace (0:43:59 mem=1816.1M) ***
[05/27 09:32:29   2638s] Total net bbox length = 7.859e+05 (4.200e+05 3.660e+05) (ext = 2.211e+04)
[05/27 09:32:29   2638s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:32:29   2638s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1816.1M
[05/27 09:32:29   2638s] default core: bins with density > 0.750 = 38.30 % ( 131 / 342 )
[05/27 09:32:29   2638s] Density distribution unevenness ratio = 6.620%
[05/27 09:32:29   2638s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:32:29   2638s] RPlace: Density =1.114815, incremental np is triggered.
[05/27 09:32:29   2638s] OPERPROF:     Starting spMPad at level 3, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:       Starting spContextMPad at level 4, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1816.1M
[05/27 09:32:29   2638s] OPERPROF:     Finished spMPad at level 3, CPU:0.020, REAL:0.003, MEM:1816.1M
[05/27 09:32:29   2639s] nrCritNet: 1.99% ( 479 / 24086 ) cutoffSlk: -998.0ps stdDelay: 53.6ps
[05/27 09:32:29   2639s] OPERPROF:     Starting npMain at level 3, MEM:1816.1M
[05/27 09:32:29   2639s] incrNP th 1.000, 0.100
[05/27 09:32:29   2639s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:32:29   2639s] SP #FI/SF FL/PI 0/12825 8975/444
[05/27 09:32:29   2639s] OPERPROF:       Starting npPlace at level 4, MEM:1834.5M
[05/27 09:32:29   2639s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:32:29   2639s] No instances found in the vector
[05/27 09:32:29   2639s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1851.5M, DRC: 0)
[05/27 09:32:29   2639s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:32:33   2643s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:32:33   2643s] No instances found in the vector
[05/27 09:32:33   2643s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1860.4M, DRC: 0)
[05/27 09:32:33   2643s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:32:35   2645s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:32:35   2645s] No instances found in the vector
[05/27 09:32:35   2645s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1861.4M, DRC: 0)
[05/27 09:32:35   2645s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:32:37   2647s] OPERPROF:       Finished npPlace at level 4, CPU:7.710, REAL:7.843, MEM:1862.4M
[05/27 09:32:37   2647s] OPERPROF:     Finished npMain at level 3, CPU:7.950, REAL:8.086, MEM:1862.4M
[05/27 09:32:37   2647s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1862.4M
[05/27 09:32:37   2647s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1862.4M
[05/27 09:32:37   2647s] default core: bins with density > 0.750 = 39.77 % ( 136 / 342 )
[05/27 09:32:37   2647s] Density distribution unevenness ratio = 6.395%
[05/27 09:32:37   2647s] RPlace postIncrNP: Density = 1.114815 -> 0.990123.
[05/27 09:32:37   2647s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:32:37   2647s] [1.10+      ] :	 2 (0.58%) -> 0 (0.00%)
[05/27 09:32:37   2647s] [1.05 - 1.10] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:32:37   2647s] [1.00 - 1.05] :	 6 (1.75%) -> 0 (0.00%)
[05/27 09:32:37   2647s] [0.95 - 1.00] :	 8 (2.34%) -> 9 (2.63%)
[05/27 09:32:37   2647s] [0.90 - 0.95] :	 31 (9.06%) -> 47 (13.74%)
[05/27 09:32:37   2647s] [0.85 - 0.90] :	 31 (9.06%) -> 37 (10.82%)
[05/27 09:32:37   2647s] [0.80 - 0.85] :	 29 (8.48%) -> 28 (8.19%)
[05/27 09:32:37   2647s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.2, real=0:00:08.0, mem=1862.4MB) @(0:43:59 - 0:44:07).
[05/27 09:32:37   2647s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:8.180, REAL:8.311, MEM:1862.4M
[05/27 09:32:37   2647s] Move report: incrNP moves 9283 insts, mean move: 11.41 um, max move: 254.30 um
[05/27 09:32:37   2647s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6045_0): (729.74, 336.12) --> (938.68, 290.76)
[05/27 09:32:37   2647s] Move report: Timing Driven Placement moves 9283 insts, mean move: 11.41 um, max move: 254.30 um
[05/27 09:32:37   2647s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6045_0): (729.74, 336.12) --> (938.68, 290.76)
[05/27 09:32:37   2647s] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1862.4MB
[05/27 09:32:37   2647s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1862.4M
[05/27 09:32:37   2647s] Starting refinePlace ...
[05/27 09:32:37   2647s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:32:37   2647s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:32:37   2647s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1862.4MB) @(0:44:07 - 0:44:08).
[05/27 09:32:37   2647s] Move report: preRPlace moves 5401 insts, mean move: 1.58 um, max move: 17.52 um
[05/27 09:32:37   2647s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3405_0): (1043.46, 260.52) --> (1050.90, 250.44)
[05/27 09:32:37   2647s] 	Length: 25 sites, height: 1 rows, site name: core_5040, cell type: MXL2HP
[05/27 09:32:37   2647s] Move report: Detail placement moves 5401 insts, mean move: 1.58 um, max move: 17.52 um
[05/27 09:32:37   2647s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3405_0): (1043.46, 260.52) --> (1050.90, 250.44)
[05/27 09:32:37   2647s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1862.4MB
[05/27 09:32:37   2647s] Statistics of distance of Instance movement in refine placement:
[05/27 09:32:37   2647s]   maximum (X+Y) =       259.96 um
[05/27 09:32:37   2647s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6045_0) with max move: (729.74, 336.12) -> (939.3, 285.72)
[05/27 09:32:37   2647s]   mean    (X+Y) =        11.39 um
[05/27 09:32:37   2647s] Total instances flipped for legalization: 2
[05/27 09:32:37   2647s] Summary Report:
[05/27 09:32:37   2647s] Instances move: 9433 (out of 22244 movable)
[05/27 09:32:37   2647s] Instances flipped: 2
[05/27 09:32:37   2647s] Mean displacement: 11.39 um
[05/27 09:32:37   2647s] Max displacement: 259.96 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6045_0) (729.74, 336.12) -> (939.3, 285.72)
[05/27 09:32:37   2647s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:32:37   2647s] Total instances moved : 9433
[05/27 09:32:37   2647s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.433, MEM:1862.4M
[05/27 09:32:37   2647s] Total net bbox length = 7.812e+05 (4.161e+05 3.652e+05) (ext = 2.217e+04)
[05/27 09:32:37   2647s] Runtime: CPU: 0:00:08.7 REAL: 0:00:08.0 MEM: 1862.4MB
[05/27 09:32:37   2647s] [CPU] RefinePlace/total (cpu=0:00:08.7, real=0:00:08.0, mem=1862.4MB) @(0:43:59 - 0:44:08).
[05/27 09:32:37   2647s] *** Finished refinePlace (0:44:08 mem=1862.4M) ***
[05/27 09:32:37   2647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.8
[05/27 09:32:37   2647s] OPERPROF: Finished RefinePlace at level 1, CPU:8.690, REAL:8.809, MEM:1862.4M
[05/27 09:32:38   2647s] *** maximum move = 259.96 um ***
[05/27 09:32:38   2647s] *** Finished re-routing un-routed nets (1862.4M) ***
[05/27 09:32:40   2649s] OPERPROF: Starting DPlace-Init at level 1, MEM:1862.4M
[05/27 09:32:40   2649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1862.4M
[05/27 09:32:40   2649s] OPERPROF:     Starting CMU at level 3, MEM:1862.4M
[05/27 09:32:40   2649s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1862.4M
[05/27 09:32:40   2649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1862.4M
[05/27 09:32:40   2649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.055, MEM:1862.4M
[05/27 09:32:40   2649s] 
[05/27 09:32:40   2649s] *** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=1862.4M) ***
[05/27 09:32:40   2649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.6
[05/27 09:32:40   2650s] ** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -21.608 Density 75.82
[05/27 09:32:40   2650s] Optimizer WNS Pass 6
[05/27 09:32:40   2650s] OptDebug: Start of Optimizer WNS Pass 6: default* WNS 0.082 TNS 0.000; reg2reg* WNS -0.936 TNS -21.608; HEPG WNS -0.936 TNS -21.608; all paths WNS -0.936 TNS -21.608
[05/27 09:32:40   2650s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1862.4M
[05/27 09:32:40   2650s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1862.4M
[05/27 09:32:41   2650s] Active Path Group: reg2reg  
[05/27 09:32:41   2651s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:32:41   2651s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:32:41   2651s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:32:41   2651s] |  -0.936|   -0.936| -21.608|  -21.608|    75.82%|   0:00:00.0| 1862.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:33:32   2702s] |  -0.897|   -0.897| -20.926|  -20.926|    76.03%|   0:00:51.0| 1862.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:33:37   2707s] |  -0.896|   -0.896| -20.826|  -20.826|    76.06%|   0:00:05.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:33:39   2709s] |  -0.885|   -0.885| -20.722|  -20.722|    76.08%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:34:09   2739s] |  -0.877|   -0.877| -20.493|  -20.493|    76.14%|   0:00:30.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:34:18   2747s] |  -0.860|   -0.860| -20.369|  -20.369|    76.18%|   0:00:09.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:34:20   2750s] |  -0.853|   -0.853| -20.228|  -20.228|    76.19%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:34:22   2752s] |  -0.850|   -0.850| -20.036|  -20.036|    76.21%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[15]/D    |
[05/27 09:34:24   2754s] |  -0.826|   -0.826| -19.747|  -19.747|    76.22%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:34:49   2779s] |  -0.809|   -0.809| -19.475|  -19.475|    76.29%|   0:00:25.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:35:02   2792s] |  -0.786|   -0.786| -19.077|  -19.077|    76.33%|   0:00:13.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:11   2800s] |  -0.782|   -0.782| -18.316|  -18.316|    76.35%|   0:00:09.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:18   2808s] |  -0.781|   -0.781| -18.204|  -18.204|    76.39%|   0:00:07.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:23   2812s] |  -0.779|   -0.779| -17.832|  -17.832|    76.43%|   0:00:05.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:36   2826s] |  -0.779|   -0.779| -17.641|  -17.641|    76.49%|   0:00:13.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:44   2833s] |  -0.778|   -0.778| -17.625|  -17.625|    76.56%|   0:00:08.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:35:45   2834s] |  -0.772|   -0.772| -17.662|  -17.662|    76.57%|   0:00:01.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:06   2856s] |  -0.772|   -0.772| -17.614|  -17.614|    76.61%|   0:00:21.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:10   2860s] |  -0.759|   -0.759| -17.393|  -17.393|    76.63%|   0:00:04.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:12   2862s] |  -0.759|   -0.759| -17.392|  -17.392|    76.63%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:17   2866s] |  -0.759|   -0.759| -17.383|  -17.383|    76.66%|   0:00:05.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:18   2868s] Starting generalSmallTnsOpt
[05/27 09:36:19   2868s] Ending generalSmallTnsOpt End
[05/27 09:36:19   2868s] Analyzing useful skew in preCTS mode ...
[05/27 09:36:19   2869s] skewClock is  advancing: -778.4ps, top_in/pricing0/mc_core0/count_r_reg[2]/CK
[05/27 09:36:19   2869s] skewClock is  advancing: -749ps, top_in/pricing0/mc_core0/path_r_reg[3]/CK
[05/27 09:36:19   2869s] Finish useful skew analysis
[05/27 09:36:19   2869s] |  -0.759|   -0.759| -16.931|  -16.931|    76.70%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:21   2871s] |  -0.759|   -0.759| -16.931|  -16.931|    76.74%|   0:00:02.0| 1881.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:36:21   2871s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:36:21   2871s] 
[05/27 09:36:21   2871s] *** Finish Core Optimize Step (cpu=0:03:40 real=0:03:40 mem=1881.5M) ***
[05/27 09:36:21   2871s] 
[05/27 09:36:21   2871s] *** Finished Optimize Step Cumulative (cpu=0:03:40 real=0:03:40 mem=1881.5M) ***
[05/27 09:36:21   2871s] OptDebug: End of Optimizer WNS Pass 6: default* WNS 0.082 TNS 0.000; reg2reg* WNS -0.759 TNS -16.931; HEPG WNS -0.759 TNS -16.931; all paths WNS -0.759 TNS -16.931
[05/27 09:36:21   2871s] ** GigaOpt Optimizer WNS Slack -0.759 TNS Slack -16.931 Density 76.74
[05/27 09:36:21   2871s] Placement Snapshot: Density distribution:
[05/27 09:36:21   2871s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:36:21   2871s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:36:21   2871s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:36:21   2871s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:36:21   2871s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:36:21   2871s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:36:21   2871s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:36:21   2871s] [0.40 - 0.45]: 26 (8.02%)
[05/27 09:36:21   2871s] [0.35 - 0.40]: 68 (20.99%)
[05/27 09:36:21   2871s] [0.30 - 0.35]: 77 (23.77%)
[05/27 09:36:21   2871s] [0.25 - 0.30]: 14 (4.32%)
[05/27 09:36:21   2871s] [0.20 - 0.25]: 29 (8.95%)
[05/27 09:36:21   2871s] [0.15 - 0.20]: 27 (8.33%)
[05/27 09:36:21   2871s] [0.10 - 0.15]: 36 (11.11%)
[05/27 09:36:21   2871s] [0.05 - 0.10]: 16 (4.94%)
[05/27 09:36:21   2871s] [0.00 - 0.05]: 13 (4.01%)
[05/27 09:36:21   2871s] Begin: Area Reclaim Optimization
[05/27 09:36:21   2871s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:47:51.1/1:04:43.0 (0.7), mem = 1881.5M
[05/27 09:36:22   2872s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.5M
[05/27 09:36:22   2872s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1881.5M
[05/27 09:36:22   2872s] Reclaim Optimization WNS Slack -0.759  TNS Slack -16.931 Density 76.74
[05/27 09:36:22   2872s] +----------+---------+--------+--------+------------+--------+
[05/27 09:36:22   2872s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:36:22   2872s] +----------+---------+--------+--------+------------+--------+
[05/27 09:36:22   2872s] |    76.74%|        -|  -0.759| -16.931|   0:00:00.0| 1881.5M|
[05/27 09:36:22   2872s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:36:26   2875s] |    76.65%|       67|  -0.759| -16.932|   0:00:04.0| 1881.5M|
[05/27 09:36:40   2890s] |    76.32%|      539|  -0.740| -16.102|   0:00:14.0| 1881.5M|
[05/27 09:36:41   2891s] |    76.32%|        9|  -0.740| -16.102|   0:00:01.0| 1881.5M|
[05/27 09:36:41   2891s] |    76.32%|        0|  -0.740| -16.102|   0:00:00.0| 1881.5M|
[05/27 09:36:41   2891s] +----------+---------+--------+--------+------------+--------+
[05/27 09:36:41   2891s] Reclaim Optimization End WNS Slack -0.740  TNS Slack -16.102 Density 76.32
[05/27 09:36:41   2891s] 
[05/27 09:36:41   2891s] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 59 Resize = 378 **
[05/27 09:36:41   2891s] --------------------------------------------------------------
[05/27 09:36:41   2891s] |                                   | Total     | Sequential |
[05/27 09:36:41   2891s] --------------------------------------------------------------
[05/27 09:36:41   2891s] | Num insts resized                 |     370  |      10    |
[05/27 09:36:41   2891s] | Num insts undone                  |     170  |       4    |
[05/27 09:36:41   2891s] | Num insts Downsized               |     370  |      10    |
[05/27 09:36:41   2891s] | Num insts Samesized               |       0  |       0    |
[05/27 09:36:41   2891s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:36:41   2891s] | Num multiple commits+uncommits    |       8  |       -    |
[05/27 09:36:41   2891s] --------------------------------------------------------------
[05/27 09:36:41   2891s] Bottom Preferred Layer:
[05/27 09:36:41   2891s]     None
[05/27 09:36:41   2891s] Via Pillar Rule:
[05/27 09:36:41   2891s]     None
[05/27 09:36:41   2891s] End: Core Area Reclaim Optimization (cpu = 0:00:20.1) (real = 0:00:20.0) **
[05/27 09:36:41   2891s] *** AreaOpt [finish] : cpu/real = 0:00:20.1/0:00:20.1 (1.0), totSession cpu/real = 0:48:11.2/1:05:03.0 (0.7), mem = 1881.5M
[05/27 09:36:41   2891s] 
[05/27 09:36:41   2891s] =============================================================================================
[05/27 09:36:41   2891s]  Step TAT Report for AreaOpt #8
[05/27 09:36:41   2891s] =============================================================================================
[05/27 09:36:41   2891s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:36:41   2891s] ---------------------------------------------------------------------------------------------
[05/27 09:36:41   2891s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:36:41   2891s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:36:41   2891s] [ OptSingleIteration     ]      4   0:00:00.4  (   1.8 % )     0:00:18.2 /  0:00:18.2    1.0
[05/27 09:36:41   2891s] [ OptGetWeight           ]    452   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 09:36:41   2891s] [ OptEval                ]    452   0:00:06.9  (  34.6 % )     0:00:06.9 /  0:00:07.1    1.0
[05/27 09:36:41   2891s] [ OptCommit              ]    452   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.2    0.8
[05/27 09:36:41   2891s] [ IncrTimingUpdate       ]    165   0:00:05.7  (  28.3 % )     0:00:05.7 /  0:00:05.7    1.0
[05/27 09:36:41   2891s] [ PostCommitDelayCalc    ]    506   0:00:04.9  (  24.7 % )     0:00:04.9 /  0:00:04.9    1.0
[05/27 09:36:41   2891s] [ MISC                   ]          0:00:01.6  (   8.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:36:41   2891s] ---------------------------------------------------------------------------------------------
[05/27 09:36:41   2891s]  AreaOpt #8 TOTAL                   0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:20.1    1.0
[05/27 09:36:41   2891s] ---------------------------------------------------------------------------------------------
[05/27 09:36:41   2891s] 
[05/27 09:36:41   2891s] End: Area Reclaim Optimization (cpu=0:00:20, real=0:00:20, mem=1819.48M, totSessionCpu=0:48:11).
[05/27 09:36:41   2891s] Placement Snapshot: Density distribution:
[05/27 09:36:41   2891s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:36:41   2891s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:36:41   2891s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:36:41   2891s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:36:41   2891s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:36:41   2891s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:36:41   2891s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:36:41   2891s] [0.40 - 0.45]: 26 (8.02%)
[05/27 09:36:41   2891s] [0.35 - 0.40]: 68 (20.99%)
[05/27 09:36:41   2891s] [0.30 - 0.35]: 77 (23.77%)
[05/27 09:36:41   2891s] [0.25 - 0.30]: 14 (4.32%)
[05/27 09:36:41   2891s] [0.20 - 0.25]: 33 (10.19%)
[05/27 09:36:41   2891s] [0.15 - 0.20]: 34 (10.49%)
[05/27 09:36:41   2891s] [0.10 - 0.15]: 31 (9.57%)
[05/27 09:36:41   2891s] [0.05 - 0.10]: 13 (4.01%)
[05/27 09:36:41   2891s] [0.00 - 0.05]: 10 (3.09%)
[05/27 09:36:41   2891s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.7
[05/27 09:36:41   2891s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:       Starting CMU at level 4, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1819.5M
[05/27 09:36:41   2891s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.9
[05/27 09:36:41   2891s] OPERPROF: Starting RefinePlace at level 1, MEM:1819.5M
[05/27 09:36:41   2891s] *** Starting refinePlace (0:48:11 mem=1819.5M) ***
[05/27 09:36:41   2891s] Total net bbox length = 7.871e+05 (4.198e+05 3.673e+05) (ext = 2.217e+04)
[05/27 09:36:41   2891s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:36:41   2891s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1819.5M
[05/27 09:36:41   2891s] default core: bins with density > 0.750 = 40.06 % ( 137 / 342 )
[05/27 09:36:41   2891s] Density distribution unevenness ratio = 6.745%
[05/27 09:36:41   2891s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:36:41   2891s] RPlace: Density =1.176543, incremental np is triggered.
[05/27 09:36:41   2891s] OPERPROF:     Starting spMPad at level 3, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:       Starting spContextMPad at level 4, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1819.5M
[05/27 09:36:41   2891s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.004, MEM:1819.5M
[05/27 09:36:41   2891s] nrCritNet: 1.97% ( 477 / 24241 ) cutoffSlk: -805.6ps stdDelay: 53.6ps
[05/27 09:36:41   2891s] OPERPROF:     Starting npMain at level 3, MEM:1819.5M
[05/27 09:36:41   2891s] incrNP th 1.000, 0.100
[05/27 09:36:42   2891s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:36:42   2891s] SP #FI/SF FL/PI 0/11834 10031/544
[05/27 09:36:42   2891s] OPERPROF:       Starting npPlace at level 4, MEM:1838.0M
[05/27 09:36:42   2891s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:36:42   2891s] No instances found in the vector
[05/27 09:36:42   2891s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1852.0M, DRC: 0)
[05/27 09:36:42   2891s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:36:46   2896s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:36:46   2896s] No instances found in the vector
[05/27 09:36:46   2896s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1862.3M, DRC: 0)
[05/27 09:36:46   2896s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:36:48   2898s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:36:48   2898s] No instances found in the vector
[05/27 09:36:48   2898s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1863.3M, DRC: 0)
[05/27 09:36:48   2898s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:36:50   2900s] OPERPROF:       Finished npPlace at level 4, CPU:8.770, REAL:8.908, MEM:1864.3M
[05/27 09:36:51   2900s] OPERPROF:     Finished npMain at level 3, CPU:9.020, REAL:9.159, MEM:1864.3M
[05/27 09:36:51   2900s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1864.3M
[05/27 09:36:51   2900s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1864.3M
[05/27 09:36:51   2900s] default core: bins with density > 0.750 = 41.81 % ( 143 / 342 )
[05/27 09:36:51   2900s] Density distribution unevenness ratio = 6.667%
[05/27 09:36:51   2900s] RPlace postIncrNP: Density = 1.176543 -> 0.985185.
[05/27 09:36:51   2900s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:36:51   2900s] [1.10+      ] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:36:51   2900s] [1.05 - 1.10] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:36:51   2900s] [1.00 - 1.05] :	 6 (1.75%) -> 0 (0.00%)
[05/27 09:36:51   2900s] [0.95 - 1.00] :	 12 (3.51%) -> 11 (3.22%)
[05/27 09:36:51   2900s] [0.90 - 0.95] :	 27 (7.89%) -> 53 (15.50%)
[05/27 09:36:51   2900s] [0.85 - 0.90] :	 41 (11.99%) -> 41 (11.99%)
[05/27 09:36:51   2900s] [0.80 - 0.85] :	 31 (9.06%) -> 19 (5.56%)
[05/27 09:36:51   2900s] [CPU] RefinePlace/IncrNP (cpu=0:00:09.2, real=0:00:10.0, mem=1864.3MB) @(0:48:11 - 0:48:21).
[05/27 09:36:51   2900s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:9.240, REAL:9.386, MEM:1864.3M
[05/27 09:36:51   2900s] Move report: incrNP moves 10373 insts, mean move: 10.46 um, max move: 252.28 um
[05/27 09:36:51   2900s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6718_0): (729.74, 386.52) --> (946.74, 351.24)
[05/27 09:36:51   2900s] Move report: Timing Driven Placement moves 10373 insts, mean move: 10.46 um, max move: 252.28 um
[05/27 09:36:51   2900s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6718_0): (729.74, 386.52) --> (946.74, 351.24)
[05/27 09:36:51   2900s] 	Runtime: CPU: 0:00:09.2 REAL: 0:00:10.0 MEM: 1864.3MB
[05/27 09:36:51   2900s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1864.3M
[05/27 09:36:51   2900s] Starting refinePlace ...
[05/27 09:36:51   2900s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:36:51   2900s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:36:51   2901s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1864.3MB) @(0:48:21 - 0:48:21).
[05/27 09:36:51   2901s] Move report: preRPlace moves 6263 insts, mean move: 1.63 um, max move: 13.72 um
[05/27 09:36:51   2901s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/out2_r_reg[26]): (579.08, 462.12) --> (570.40, 457.08)
[05/27 09:36:51   2901s] 	Length: 19 sites, height: 1 rows, site name: core_5040, cell type: QDFFRBN
[05/27 09:36:51   2901s] Move report: Detail placement moves 6263 insts, mean move: 1.63 um, max move: 13.72 um
[05/27 09:36:51   2901s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/out2_r_reg[26]): (579.08, 462.12) --> (570.40, 457.08)
[05/27 09:36:51   2901s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1864.3MB
[05/27 09:36:51   2901s] Statistics of distance of Instance movement in refine placement:
[05/27 09:36:51   2901s]   maximum (X+Y) =       252.90 um
[05/27 09:36:51   2901s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6718_0) with max move: (729.74, 386.52) -> (947.36, 351.24)
[05/27 09:36:51   2901s]   mean    (X+Y) =        10.56 um
[05/27 09:36:51   2901s] Total instances flipped for legalization: 3
[05/27 09:36:51   2901s] Summary Report:
[05/27 09:36:51   2901s] Instances move: 10452 (out of 22409 movable)
[05/27 09:36:51   2901s] Instances flipped: 3
[05/27 09:36:51   2901s] Mean displacement: 10.56 um
[05/27 09:36:51   2901s] Max displacement: 252.90 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6718_0) (729.74, 386.52) -> (947.36, 351.24)
[05/27 09:36:51   2901s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:36:51   2901s] Total instances moved : 10452
[05/27 09:36:51   2901s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.436, MEM:1864.3M
[05/27 09:36:51   2901s] Total net bbox length = 7.842e+05 (4.169e+05 3.673e+05) (ext = 2.216e+04)
[05/27 09:36:51   2901s] Runtime: CPU: 0:00:09.7 REAL: 0:00:10.0 MEM: 1864.3MB
[05/27 09:36:51   2901s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:10.0, mem=1864.3MB) @(0:48:11 - 0:48:21).
[05/27 09:36:51   2901s] *** Finished refinePlace (0:48:21 mem=1864.3M) ***
[05/27 09:36:51   2901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.9
[05/27 09:36:51   2901s] OPERPROF: Finished RefinePlace at level 1, CPU:9.740, REAL:9.887, MEM:1864.3M
[05/27 09:36:51   2901s] *** maximum move = 252.90 um ***
[05/27 09:36:51   2901s] *** Finished re-routing un-routed nets (1864.3M) ***
[05/27 09:36:53   2903s] OPERPROF: Starting DPlace-Init at level 1, MEM:1864.3M
[05/27 09:36:53   2903s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.3M
[05/27 09:36:53   2903s] OPERPROF:     Starting CMU at level 3, MEM:1864.3M
[05/27 09:36:53   2903s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1864.3M
[05/27 09:36:53   2903s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1864.3M
[05/27 09:36:53   2903s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1864.3M
[05/27 09:36:53   2903s] 
[05/27 09:36:53   2903s] *** Finish Physical Update (cpu=0:00:12.4 real=0:00:12.0 mem=1864.3M) ***
[05/27 09:36:53   2903s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.7
[05/27 09:36:54   2904s] ** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -18.422 Density 76.32
[05/27 09:36:54   2904s] Optimizer WNS Pass 7
[05/27 09:36:54   2904s] OptDebug: Start of Optimizer WNS Pass 7: default* WNS 0.083 TNS 0.000; reg2reg* WNS -0.737 TNS -18.422; HEPG WNS -0.737 TNS -18.422; all paths WNS -0.737 TNS -18.422
[05/27 09:36:54   2904s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1864.3M
[05/27 09:36:54   2904s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1864.3M
[05/27 09:36:55   2904s] Active Path Group: reg2reg  
[05/27 09:36:55   2904s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:36:55   2904s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:36:55   2904s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:36:55   2904s] |  -0.737|   -0.737| -18.422|  -18.422|    76.32%|   0:00:00.0| 1864.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:37:59   2969s] |  -0.692|   -0.692| -17.913|  -17.913|    76.58%|   0:01:04.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:38:24   2994s] |  -0.681|   -0.681| -17.749|  -17.749|    76.60%|   0:00:25.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:38:27   2997s] |  -0.670|   -0.670| -17.656|  -17.656|    76.60%|   0:00:03.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:38:29   2998s] |  -0.658|   -0.658| -17.552|  -17.552|    76.63%|   0:00:02.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 09:38:54   3024s] |  -0.645|   -0.645| -17.338|  -17.338|    76.63%|   0:00:25.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:39:01   3031s] |  -0.634|   -0.634| -17.348|  -17.348|    76.64%|   0:00:07.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:39:09   3038s] |  -0.632|   -0.632| -17.152|  -17.152|    76.65%|   0:00:08.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:11   3041s] |  -0.632|   -0.632| -17.136|  -17.136|    76.65%|   0:00:02.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:11   3041s] |  -0.632|   -0.632| -17.118|  -17.118|    76.65%|   0:00:00.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:12   3042s] |  -0.632|   -0.632| -17.115|  -17.115|    76.65%|   0:00:01.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:25   3055s] Starting generalSmallTnsOpt
[05/27 09:39:25   3055s] Ending generalSmallTnsOpt End
[05/27 09:39:25   3055s] Analyzing useful skew in preCTS mode ...
[05/27 09:39:25   3055s] skewClock is  advancing: -670.8ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -642.4ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[15]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -642.1ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[11]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -637.2ps, top_in/pricing0/mc_core0/path_r_reg[5]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -632.4ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[14]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -625.3ps, top_in/pricing0/mc_core0/count_r_reg[0]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -610.6ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[15]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -83.4ps, top_in/pricing0/mc_core0/path_r_reg[3]/CK
[05/27 09:39:25   3055s] skewClock is  advancing: -14.1ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[8]/CK
[05/27 09:39:26   3055s] Finish useful skew analysis
[05/27 09:39:26   3056s] |  -0.634|   -0.634| -15.299|  -15.299|    76.78%|   0:00:14.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:38   3068s] |  -0.630|   -0.630| -15.278|  -15.278|    76.86%|   0:00:12.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:39:40   3070s] |  -0.630|   -0.630| -15.274|  -15.274|    76.86%|   0:00:02.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:39:43   3073s] |  -0.629|   -0.629| -15.221|  -15.221|    76.89%|   0:00:03.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:39:52   3082s] Starting generalSmallTnsOpt
[05/27 09:39:53   3082s] Ending generalSmallTnsOpt End
[05/27 09:39:53   3082s] Analyzing useful skew in preCTS mode ...
[05/27 09:39:53   3082s] skewClock is  advancing: -604.7ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[13]/CK
[05/27 09:39:53   3083s] Finish useful skew analysis
[05/27 09:39:53   3083s] |  -0.629|   -0.629| -15.200|  -15.200|    76.93%|   0:00:10.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:39:55   3085s] |  -0.629|   -0.629| -15.202|  -15.202|    76.95%|   0:00:02.0| 1883.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 09:39:55   3085s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:39:55   3085s] 
[05/27 09:39:55   3085s] *** Finish Core Optimize Step (cpu=0:03:01 real=0:03:00 mem=1883.4M) ***
[05/27 09:39:56   3085s] 
[05/27 09:39:56   3085s] *** Finished Optimize Step Cumulative (cpu=0:03:01 real=0:03:01 mem=1883.4M) ***
[05/27 09:39:56   3085s] OptDebug: End of Optimizer WNS Pass 7: default* WNS 0.083 TNS 0.000; reg2reg* WNS -0.629 TNS -15.202; HEPG WNS -0.629 TNS -15.202; all paths WNS -0.629 TNS -15.202
[05/27 09:39:56   3085s] ** GigaOpt Optimizer WNS Slack -0.629 TNS Slack -15.202 Density 76.95
[05/27 09:39:56   3085s] Placement Snapshot: Density distribution:
[05/27 09:39:56   3085s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:39:56   3085s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:39:56   3085s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:39:56   3085s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:39:56   3085s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:39:56   3085s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:39:56   3085s] [0.45 - 0.50]: 10 (3.09%)
[05/27 09:39:56   3085s] [0.40 - 0.45]: 25 (7.72%)
[05/27 09:39:56   3085s] [0.35 - 0.40]: 68 (20.99%)
[05/27 09:39:56   3085s] [0.30 - 0.35]: 73 (22.53%)
[05/27 09:39:56   3085s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:39:56   3085s] [0.20 - 0.25]: 18 (5.56%)
[05/27 09:39:56   3085s] [0.15 - 0.20]: 35 (10.80%)
[05/27 09:39:56   3085s] [0.10 - 0.15]: 38 (11.73%)
[05/27 09:39:56   3085s] [0.05 - 0.10]: 21 (6.48%)
[05/27 09:39:56   3085s] [0.00 - 0.05]: 10 (3.09%)
[05/27 09:39:56   3085s] Begin: Area Reclaim Optimization
[05/27 09:39:56   3085s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:25.8/1:08:17.6 (0.8), mem = 1883.4M
[05/27 09:39:57   3086s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1883.4M
[05/27 09:39:57   3086s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1883.4M
[05/27 09:39:57   3087s] Reclaim Optimization WNS Slack -0.629  TNS Slack -15.202 Density 76.95
[05/27 09:39:57   3087s] +----------+---------+--------+--------+------------+--------+
[05/27 09:39:57   3087s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:39:57   3087s] +----------+---------+--------+--------+------------+--------+
[05/27 09:39:57   3087s] |    76.95%|        -|  -0.629| -15.202|   0:00:00.0| 1883.4M|
[05/27 09:39:57   3087s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:40:00   3090s] |    76.89%|       42|  -0.628| -15.182|   0:00:03.0| 1883.4M|
[05/27 09:40:18   3108s] |    76.57%|      517|  -0.594| -14.566|   0:00:18.0| 1883.4M|
[05/27 09:40:19   3108s] |    76.57%|        5|  -0.594| -14.566|   0:00:01.0| 1883.4M|
[05/27 09:40:19   3108s] |    76.57%|        0|  -0.594| -14.566|   0:00:00.0| 1883.4M|
[05/27 09:40:19   3109s] +----------+---------+--------+--------+------------+--------+
[05/27 09:40:19   3109s] Reclaim Optimization End WNS Slack -0.594  TNS Slack -14.566 Density 76.57
[05/27 09:40:19   3109s] 
[05/27 09:40:19   3109s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 37 Resize = 363 **
[05/27 09:40:19   3109s] --------------------------------------------------------------
[05/27 09:40:19   3109s] |                                   | Total     | Sequential |
[05/27 09:40:19   3109s] --------------------------------------------------------------
[05/27 09:40:19   3109s] | Num insts resized                 |     359  |      11    |
[05/27 09:40:19   3109s] | Num insts undone                  |     158  |       0    |
[05/27 09:40:19   3109s] | Num insts Downsized               |     359  |      11    |
[05/27 09:40:19   3109s] | Num insts Samesized               |       0  |       0    |
[05/27 09:40:19   3109s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:40:19   3109s] | Num multiple commits+uncommits    |       6  |       -    |
[05/27 09:40:19   3109s] --------------------------------------------------------------
[05/27 09:40:19   3109s] Bottom Preferred Layer:
[05/27 09:40:19   3109s]     None
[05/27 09:40:19   3109s] Via Pillar Rule:
[05/27 09:40:19   3109s]     None
[05/27 09:40:19   3109s] End: Core Area Reclaim Optimization (cpu = 0:00:23.2) (real = 0:00:23.0) **
[05/27 09:40:19   3109s] *** AreaOpt [finish] : cpu/real = 0:00:23.2/0:00:23.3 (1.0), totSession cpu/real = 0:51:49.0/1:08:40.9 (0.8), mem = 1883.4M
[05/27 09:40:19   3109s] 
[05/27 09:40:19   3109s] =============================================================================================
[05/27 09:40:19   3109s]  Step TAT Report for AreaOpt #9
[05/27 09:40:19   3109s] =============================================================================================
[05/27 09:40:19   3109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:40:19   3109s] ---------------------------------------------------------------------------------------------
[05/27 09:40:19   3109s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:40:19   3109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:40:19   3109s] [ OptSingleIteration     ]      4   0:00:00.4  (   1.7 % )     0:00:21.4 /  0:00:21.3    1.0
[05/27 09:40:19   3109s] [ OptGetWeight           ]    441   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/27 09:40:19   3109s] [ OptEval                ]    441   0:00:07.3  (  31.3 % )     0:00:07.3 /  0:00:07.3    1.0
[05/27 09:40:19   3109s] [ OptCommit              ]    441   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.2    0.9
[05/27 09:40:19   3109s] [ IncrTimingUpdate       ]    165   0:00:08.2  (  35.2 % )     0:00:08.2 /  0:00:08.2    1.0
[05/27 09:40:19   3109s] [ PostCommitDelayCalc    ]    499   0:00:05.2  (  22.5 % )     0:00:05.2 /  0:00:05.2    1.0
[05/27 09:40:19   3109s] [ MISC                   ]          0:00:01.6  (   7.1 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:40:19   3109s] ---------------------------------------------------------------------------------------------
[05/27 09:40:19   3109s]  AreaOpt #9 TOTAL                   0:00:23.3  ( 100.0 % )     0:00:23.3 /  0:00:23.2    1.0
[05/27 09:40:19   3109s] ---------------------------------------------------------------------------------------------
[05/27 09:40:19   3109s] 
[05/27 09:40:19   3109s] End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:23, mem=1828.42M, totSessionCpu=0:51:49).
[05/27 09:40:19   3109s] Placement Snapshot: Density distribution:
[05/27 09:40:19   3109s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:40:19   3109s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:40:19   3109s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:40:19   3109s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:40:19   3109s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:40:19   3109s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:40:19   3109s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:40:19   3109s] [0.40 - 0.45]: 24 (7.41%)
[05/27 09:40:19   3109s] [0.35 - 0.40]: 71 (21.91%)
[05/27 09:40:19   3109s] [0.30 - 0.35]: 71 (21.91%)
[05/27 09:40:19   3109s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:40:19   3109s] [0.20 - 0.25]: 22 (6.79%)
[05/27 09:40:19   3109s] [0.15 - 0.20]: 35 (10.80%)
[05/27 09:40:19   3109s] [0.10 - 0.15]: 39 (12.04%)
[05/27 09:40:19   3109s] [0.05 - 0.10]: 20 (6.17%)
[05/27 09:40:19   3109s] [0.00 - 0.05]: 5 (1.54%)
[05/27 09:40:19   3109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.8
[05/27 09:40:19   3109s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:       Starting CMU at level 4, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.064, MEM:1828.4M
[05/27 09:40:19   3109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.10
[05/27 09:40:19   3109s] OPERPROF: Starting RefinePlace at level 1, MEM:1828.4M
[05/27 09:40:19   3109s] *** Starting refinePlace (0:51:49 mem=1828.4M) ***
[05/27 09:40:19   3109s] Total net bbox length = 7.877e+05 (4.191e+05 3.686e+05) (ext = 2.216e+04)
[05/27 09:40:19   3109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:40:19   3109s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1828.4M
[05/27 09:40:19   3109s] default core: bins with density > 0.750 = 41.81 % ( 143 / 342 )
[05/27 09:40:19   3109s] Density distribution unevenness ratio = 6.865%
[05/27 09:40:19   3109s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:40:19   3109s] RPlace: Density =1.119753, incremental np is triggered.
[05/27 09:40:19   3109s] OPERPROF:     Starting spMPad at level 3, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:       Starting spContextMPad at level 4, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1828.4M
[05/27 09:40:19   3109s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1828.4M
[05/27 09:40:19   3109s] nrCritNet: 1.99% ( 484 / 24306 ) cutoffSlk: -657.6ps stdDelay: 53.6ps
[05/27 09:40:19   3109s] OPERPROF:     Starting npMain at level 3, MEM:1828.4M
[05/27 09:40:19   3109s] incrNP th 1.000, 0.100
[05/27 09:40:19   3109s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:40:19   3109s] SP #FI/SF FL/PI 0/11283 10621/571
[05/27 09:40:19   3109s] OPERPROF:       Starting npPlace at level 4, MEM:1847.0M
[05/27 09:40:19   3109s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:40:19   3109s] No instances found in the vector
[05/27 09:40:19   3109s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1862.0M, DRC: 0)
[05/27 09:40:19   3109s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:40:24   3113s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:40:24   3113s] No instances found in the vector
[05/27 09:40:24   3113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1873.5M, DRC: 0)
[05/27 09:40:24   3113s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:40:26   3116s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:40:26   3116s] No instances found in the vector
[05/27 09:40:26   3116s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1874.5M, DRC: 0)
[05/27 09:40:26   3116s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:40:28   3118s] OPERPROF:       Finished npPlace at level 4, CPU:8.840, REAL:8.941, MEM:1875.5M
[05/27 09:40:28   3118s] OPERPROF:     Finished npMain at level 3, CPU:9.090, REAL:9.198, MEM:1875.5M
[05/27 09:40:28   3118s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1875.5M
[05/27 09:40:28   3118s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1875.5M
[05/27 09:40:28   3118s] default core: bins with density > 0.750 = 42.69 % ( 146 / 342 )
[05/27 09:40:28   3118s] Density distribution unevenness ratio = 6.714%
[05/27 09:40:28   3118s] RPlace postIncrNP: Density = 1.119753 -> 0.987654.
[05/27 09:40:28   3118s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:40:28   3118s] [1.10+      ] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:40:28   3118s] [1.05 - 1.10] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:40:28   3118s] [1.00 - 1.05] :	 7 (2.05%) -> 0 (0.00%)
[05/27 09:40:28   3118s] [0.95 - 1.00] :	 15 (4.39%) -> 18 (5.26%)
[05/27 09:40:28   3118s] [0.90 - 0.95] :	 39 (11.40%) -> 41 (11.99%)
[05/27 09:40:28   3118s] [0.85 - 0.90] :	 39 (11.40%) -> 48 (14.04%)
[05/27 09:40:28   3118s] [0.80 - 0.85] :	 21 (6.14%) -> 19 (5.56%)
[05/27 09:40:28   3118s] [CPU] RefinePlace/IncrNP (cpu=0:00:09.3, real=0:00:09.0, mem=1875.5MB) @(0:51:49 - 0:51:59).
[05/27 09:40:28   3118s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:9.320, REAL:9.424, MEM:1875.5M
[05/27 09:40:28   3118s] Move report: incrNP moves 10948 insts, mean move: 9.32 um, max move: 193.22 um
[05/27 09:40:28   3118s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_RC_7087_0): (837.00, 452.04) --> (825.22, 270.60)
[05/27 09:40:28   3118s] Move report: Timing Driven Placement moves 10948 insts, mean move: 9.32 um, max move: 193.22 um
[05/27 09:40:28   3118s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_RC_7087_0): (837.00, 452.04) --> (825.22, 270.60)
[05/27 09:40:28   3118s] 	Runtime: CPU: 0:00:09.3 REAL: 0:00:09.0 MEM: 1875.5MB
[05/27 09:40:28   3118s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1875.5M
[05/27 09:40:28   3118s] Starting refinePlace ...
[05/27 09:40:29   3118s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:40:29   3118s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:40:29   3118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1875.5MB) @(0:51:59 - 0:51:59).
[05/27 09:40:29   3118s] Move report: preRPlace moves 6495 insts, mean move: 1.64 um, max move: 13.80 um
[05/27 09:40:29   3118s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4851_0): (918.84, 447.00) --> (915.12, 457.08)
[05/27 09:40:29   3118s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: MAO222
[05/27 09:40:29   3118s] Move report: Detail placement moves 6495 insts, mean move: 1.64 um, max move: 13.80 um
[05/27 09:40:29   3118s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_4851_0): (918.84, 447.00) --> (915.12, 457.08)
[05/27 09:40:29   3118s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1875.5MB
[05/27 09:40:29   3118s] Statistics of distance of Instance movement in refine placement:
[05/27 09:40:29   3118s]   maximum (X+Y) =       193.84 um
[05/27 09:40:29   3118s]   inst (top_in/pricing0/mc_core0/inv0/FE_RC_7087_0) with max move: (837, 452.04) -> (824.6, 270.6)
[05/27 09:40:29   3118s]   mean    (X+Y) =         9.42 um
[05/27 09:40:29   3118s] Total instances flipped for legalization: 8
[05/27 09:40:29   3118s] Summary Report:
[05/27 09:40:29   3118s] Instances move: 11060 (out of 22475 movable)
[05/27 09:40:29   3118s] Instances flipped: 8
[05/27 09:40:29   3118s] Mean displacement: 9.42 um
[05/27 09:40:29   3118s] Max displacement: 193.84 um (Instance: top_in/pricing0/mc_core0/inv0/FE_RC_7087_0) (837, 452.04) -> (824.6, 270.6)
[05/27 09:40:29   3118s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 09:40:29   3118s] Total instances moved : 11060
[05/27 09:40:29   3119s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.437, MEM:1875.5M
[05/27 09:40:29   3119s] Total net bbox length = 7.852e+05 (4.181e+05 3.671e+05) (ext = 2.213e+04)
[05/27 09:40:29   3119s] Runtime: CPU: 0:00:09.8 REAL: 0:00:10.0 MEM: 1875.5MB
[05/27 09:40:29   3119s] [CPU] RefinePlace/total (cpu=0:00:09.8, real=0:00:10.0, mem=1875.5MB) @(0:51:49 - 0:51:59).
[05/27 09:40:29   3119s] *** Finished refinePlace (0:51:59 mem=1875.5M) ***
[05/27 09:40:29   3119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.10
[05/27 09:40:29   3119s] OPERPROF: Finished RefinePlace at level 1, CPU:9.830, REAL:9.927, MEM:1875.5M
[05/27 09:40:29   3119s] *** maximum move = 193.84 um ***
[05/27 09:40:29   3119s] *** Finished re-routing un-routed nets (1875.5M) ***
[05/27 09:40:32   3121s] OPERPROF: Starting DPlace-Init at level 1, MEM:1875.5M
[05/27 09:40:32   3121s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1875.5M
[05/27 09:40:32   3121s] OPERPROF:     Starting CMU at level 3, MEM:1875.5M
[05/27 09:40:32   3121s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1875.5M
[05/27 09:40:32   3121s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1875.5M
[05/27 09:40:32   3121s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:1875.5M
[05/27 09:40:32   3121s] 
[05/27 09:40:32   3121s] *** Finish Physical Update (cpu=0:00:12.8 real=0:00:13.0 mem=1875.5M) ***
[05/27 09:40:32   3121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.8
[05/27 09:40:33   3122s] ** GigaOpt Optimizer WNS Slack -0.605 TNS Slack -16.450 Density 76.57
[05/27 09:40:33   3122s] Optimizer WNS Pass 8
[05/27 09:40:33   3122s] OptDebug: Start of Optimizer WNS Pass 8: default* WNS 0.121 TNS 0.000; reg2reg* WNS -0.605 TNS -16.450; HEPG WNS -0.605 TNS -16.450; all paths WNS -0.605 TNS -16.450
[05/27 09:40:33   3122s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1875.5M
[05/27 09:40:33   3122s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1875.5M
[05/27 09:40:33   3123s] Active Path Group: reg2reg  
[05/27 09:40:33   3123s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:40:33   3123s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:40:33   3123s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:40:33   3123s] |  -0.605|   -0.605| -16.450|  -16.450|    76.57%|   0:00:00.0| 1875.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/27 09:41:52   3201s] |  -0.562|   -0.562| -15.864|  -15.864|    76.63%|   0:01:19.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[26]/D    |
[05/27 09:42:06   3215s] |  -0.561|   -0.561| -15.899|  -15.899|    76.64%|   0:00:14.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/27 09:42:10   3219s] |  -0.551|   -0.551| -15.763|  -15.763|    76.65%|   0:00:04.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:42:18   3227s] |  -0.547|   -0.547| -15.655|  -15.655|    76.66%|   0:00:08.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:42:22   3231s] |  -0.547|   -0.547| -15.649|  -15.649|    76.68%|   0:00:04.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:42:23   3233s] |  -0.547|   -0.547| -15.636|  -15.636|    76.69%|   0:00:01.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:42:24   3233s] |  -0.547|   -0.547| -15.626|  -15.626|    76.69%|   0:00:01.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:43:11   3281s] |  -0.544|   -0.544| -15.604|  -15.604|    76.78%|   0:00:47.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:43:36   3306s] |  -0.543|   -0.543| -15.496|  -15.496|    76.89%|   0:00:25.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:43:41   3311s] |  -0.541|   -0.541| -15.448|  -15.448|    76.90%|   0:00:05.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:43:56   3326s] |  -0.541|   -0.541| -15.423|  -15.423|    76.98%|   0:00:15.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:44:04   3334s] Starting generalSmallTnsOpt
[05/27 09:44:06   3335s] Ending generalSmallTnsOpt End
[05/27 09:44:06   3335s] Analyzing useful skew in preCTS mode ...
[05/27 09:44:06   3336s] skewClock is  advancing: -591.3ps, top_in/pricing0/mc_core0/path_r_reg[4]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -579.3ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[12]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -53.3ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[14]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -84.9ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[15]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -42.4ps, top_in/pricing0/mc_core0/path_r_reg[5]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -19.5ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -14.8ps, top_in/pricing0/mc_core0/path_r_reg[3]/CK
[05/27 09:44:06   3336s] skewClock is  advancing: -12ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[13]/CK
[05/27 09:44:06   3336s] Finish useful skew analysis
[05/27 09:44:06   3336s] |  -0.541|   -0.541| -14.404|  -14.404|    77.05%|   0:00:10.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:44:19   3349s] |  -0.541|   -0.541| -14.409|  -14.409|    77.14%|   0:00:13.0| 1894.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:44:19   3349s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:44:19   3349s] 
[05/27 09:44:19   3349s] *** Finish Core Optimize Step (cpu=0:03:46 real=0:03:46 mem=1894.6M) ***
[05/27 09:44:19   3349s] 
[05/27 09:44:19   3349s] *** Finished Optimize Step Cumulative (cpu=0:03:46 real=0:03:46 mem=1894.6M) ***
[05/27 09:44:19   3349s] OptDebug: End of Optimizer WNS Pass 8: default* WNS 0.121 TNS 0.000; reg2reg* WNS -0.541 TNS -14.409; HEPG WNS -0.541 TNS -14.409; all paths WNS -0.541 TNS -14.409
[05/27 09:44:19   3349s] ** GigaOpt Optimizer WNS Slack -0.541 TNS Slack -14.409 Density 77.14
[05/27 09:44:19   3349s] Placement Snapshot: Density distribution:
[05/27 09:44:19   3349s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:44:19   3349s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:44:19   3349s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:44:19   3349s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:44:19   3349s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:44:19   3349s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:44:19   3349s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:44:19   3349s] [0.40 - 0.45]: 20 (6.17%)
[05/27 09:44:19   3349s] [0.35 - 0.40]: 71 (21.91%)
[05/27 09:44:19   3349s] [0.30 - 0.35]: 72 (22.22%)
[05/27 09:44:19   3349s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:44:19   3349s] [0.20 - 0.25]: 15 (4.63%)
[05/27 09:44:19   3349s] [0.15 - 0.20]: 39 (12.04%)
[05/27 09:44:19   3349s] [0.10 - 0.15]: 44 (13.58%)
[05/27 09:44:19   3349s] [0.05 - 0.10]: 18 (5.56%)
[05/27 09:44:19   3349s] [0.00 - 0.05]: 8 (2.47%)
[05/27 09:44:19   3349s] Begin: Area Reclaim Optimization
[05/27 09:44:19   3349s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:55:49.2/1:12:41.1 (0.8), mem = 1894.6M
[05/27 09:44:20   3350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1894.6M
[05/27 09:44:20   3350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1894.6M
[05/27 09:44:21   3350s] Reclaim Optimization WNS Slack -0.541  TNS Slack -14.409 Density 77.14
[05/27 09:44:21   3350s] +----------+---------+--------+--------+------------+--------+
[05/27 09:44:21   3350s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:44:21   3350s] +----------+---------+--------+--------+------------+--------+
[05/27 09:44:21   3350s] |    77.14%|        -|  -0.541| -14.409|   0:00:00.0| 1894.6M|
[05/27 09:44:21   3350s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:44:23   3353s] |    77.09%|       39|  -0.541| -14.435|   0:00:02.0| 1894.6M|
[05/27 09:44:37   3367s] |    76.85%|      422|  -0.529| -14.325|   0:00:14.0| 1894.6M|
[05/27 09:44:37   3367s] |    76.85%|        3|  -0.529| -14.325|   0:00:00.0| 1894.6M|
[05/27 09:44:37   3367s] |    76.85%|        0|  -0.529| -14.325|   0:00:00.0| 1894.6M|
[05/27 09:44:38   3367s] +----------+---------+--------+--------+------------+--------+
[05/27 09:44:38   3367s] Reclaim Optimization End WNS Slack -0.529  TNS Slack -14.325 Density 76.85
[05/27 09:44:38   3367s] 
[05/27 09:44:38   3367s] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 28 Resize = 276 **
[05/27 09:44:38   3367s] --------------------------------------------------------------
[05/27 09:44:38   3367s] |                                   | Total     | Sequential |
[05/27 09:44:38   3367s] --------------------------------------------------------------
[05/27 09:44:38   3367s] | Num insts resized                 |     274  |       6    |
[05/27 09:44:38   3367s] | Num insts undone                  |     148  |       0    |
[05/27 09:44:38   3367s] | Num insts Downsized               |     274  |       6    |
[05/27 09:44:38   3367s] | Num insts Samesized               |       0  |       0    |
[05/27 09:44:38   3367s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:44:38   3367s] | Num multiple commits+uncommits    |       4  |       -    |
[05/27 09:44:38   3367s] --------------------------------------------------------------
[05/27 09:44:38   3367s] Bottom Preferred Layer:
[05/27 09:44:38   3367s]     None
[05/27 09:44:38   3367s] Via Pillar Rule:
[05/27 09:44:38   3367s]     None
[05/27 09:44:38   3367s] End: Core Area Reclaim Optimization (cpu = 0:00:18.5) (real = 0:00:19.0) **
[05/27 09:44:38   3367s] *** AreaOpt [finish] : cpu/real = 0:00:18.5/0:00:18.5 (1.0), totSession cpu/real = 0:56:07.8/1:12:59.6 (0.8), mem = 1894.6M
[05/27 09:44:38   3367s] 
[05/27 09:44:38   3367s] =============================================================================================
[05/27 09:44:38   3367s]  Step TAT Report for AreaOpt #10
[05/27 09:44:38   3367s] =============================================================================================
[05/27 09:44:38   3367s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:44:38   3367s] ---------------------------------------------------------------------------------------------
[05/27 09:44:38   3367s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:44:38   3367s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:44:38   3367s] [ OptSingleIteration     ]      4   0:00:00.3  (   1.9 % )     0:00:16.7 /  0:00:16.7    1.0
[05/27 09:44:38   3367s] [ OptGetWeight           ]    436   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 09:44:38   3367s] [ OptEval                ]    436   0:00:06.7  (  36.3 % )     0:00:06.7 /  0:00:06.8    1.0
[05/27 09:44:38   3367s] [ OptCommit              ]    436   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.2
[05/27 09:44:38   3367s] [ IncrTimingUpdate       ]    165   0:00:05.5  (  29.8 % )     0:00:05.5 /  0:00:05.5    1.0
[05/27 09:44:38   3367s] [ PostCommitDelayCalc    ]    492   0:00:03.9  (  20.9 % )     0:00:03.9 /  0:00:03.8    1.0
[05/27 09:44:38   3367s] [ MISC                   ]          0:00:01.6  (   8.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:44:38   3367s] ---------------------------------------------------------------------------------------------
[05/27 09:44:38   3367s]  AreaOpt #10 TOTAL                  0:00:18.5  ( 100.0 % )     0:00:18.5 /  0:00:18.5    1.0
[05/27 09:44:38   3367s] ---------------------------------------------------------------------------------------------
[05/27 09:44:38   3367s] 
[05/27 09:44:38   3367s] End: Area Reclaim Optimization (cpu=0:00:19, real=0:00:19, mem=1836.62M, totSessionCpu=0:56:08).
[05/27 09:44:38   3367s] Placement Snapshot: Density distribution:
[05/27 09:44:38   3367s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:44:38   3367s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:44:38   3367s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:44:38   3367s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:44:38   3367s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:44:38   3367s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:44:38   3367s] [0.45 - 0.50]: 11 (3.40%)
[05/27 09:44:38   3367s] [0.40 - 0.45]: 20 (6.17%)
[05/27 09:44:38   3367s] [0.35 - 0.40]: 71 (21.91%)
[05/27 09:44:38   3367s] [0.30 - 0.35]: 72 (22.22%)
[05/27 09:44:38   3367s] [0.25 - 0.30]: 18 (5.56%)
[05/27 09:44:38   3367s] [0.20 - 0.25]: 17 (5.25%)
[05/27 09:44:38   3367s] [0.15 - 0.20]: 43 (13.27%)
[05/27 09:44:38   3367s] [0.10 - 0.15]: 41 (12.65%)
[05/27 09:44:38   3367s] [0.05 - 0.10]: 20 (6.17%)
[05/27 09:44:38   3367s] [0.00 - 0.05]: 3 (0.93%)
[05/27 09:44:38   3367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.9
[05/27 09:44:38   3367s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:       Starting CMU at level 4, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.064, MEM:1836.6M
[05/27 09:44:38   3367s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.064, MEM:1836.6M
[05/27 09:44:38   3367s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.11
[05/27 09:44:38   3367s] OPERPROF: Starting RefinePlace at level 1, MEM:1836.6M
[05/27 09:44:38   3367s] *** Starting refinePlace (0:56:08 mem=1836.6M) ***
[05/27 09:44:38   3367s] Total net bbox length = 7.894e+05 (4.211e+05 3.683e+05) (ext = 2.213e+04)
[05/27 09:44:38   3367s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:44:38   3367s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1836.6M
[05/27 09:44:38   3368s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1836.6M
[05/27 09:44:38   3368s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1836.6M
[05/27 09:44:38   3368s] default core: bins with density > 0.750 = 42.69 % ( 146 / 342 )
[05/27 09:44:38   3368s] Density distribution unevenness ratio = 6.892%
[05/27 09:44:38   3368s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:44:38   3368s] RPlace: Density =1.076543, incremental np is triggered.
[05/27 09:44:38   3368s] OPERPROF:     Starting spMPad at level 3, MEM:1836.6M
[05/27 09:44:38   3368s] OPERPROF:       Starting spContextMPad at level 4, MEM:1836.6M
[05/27 09:44:38   3368s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1836.6M
[05/27 09:44:38   3368s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.004, MEM:1836.6M
[05/27 09:44:38   3368s] nrCritNet: 1.96% ( 477 / 24385 ) cutoffSlk: -588.2ps stdDelay: 53.6ps
[05/27 09:44:38   3368s] OPERPROF:     Starting npMain at level 3, MEM:1836.6M
[05/27 09:44:38   3368s] incrNP th 1.000, 0.100
[05/27 09:44:38   3368s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:44:38   3368s] SP #FI/SF FL/PI 0/11947 10206/406
[05/27 09:44:38   3368s] OPERPROF:       Starting npPlace at level 4, MEM:1855.3M
[05/27 09:44:38   3368s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:44:38   3368s] No instances found in the vector
[05/27 09:44:38   3368s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1866.3M, DRC: 0)
[05/27 09:44:38   3368s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:44:43   3373s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:44:43   3373s] No instances found in the vector
[05/27 09:44:43   3373s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1876.6M, DRC: 0)
[05/27 09:44:43   3373s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:44:46   3375s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:44:46   3375s] No instances found in the vector
[05/27 09:44:46   3375s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1877.6M, DRC: 0)
[05/27 09:44:46   3375s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:44:48   3377s] OPERPROF:       Finished npPlace at level 4, CPU:9.500, REAL:9.626, MEM:1878.6M
[05/27 09:44:48   3377s] OPERPROF:     Finished npMain at level 3, CPU:9.750, REAL:9.878, MEM:1878.6M
[05/27 09:44:48   3377s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1878.6M
[05/27 09:44:48   3377s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1878.6M
[05/27 09:44:48   3377s] default core: bins with density > 0.750 = 43.57 % ( 149 / 342 )
[05/27 09:44:48   3377s] Density distribution unevenness ratio = 6.798%
[05/27 09:44:48   3377s] RPlace postIncrNP: Density = 1.076543 -> 0.986420.
[05/27 09:44:48   3377s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:44:48   3377s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/27 09:44:48   3377s] [1.05 - 1.10] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:44:48   3377s] [1.00 - 1.05] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:44:48   3377s] [0.95 - 1.00] :	 17 (4.97%) -> 16 (4.68%)
[05/27 09:44:48   3377s] [0.90 - 0.95] :	 44 (12.87%) -> 51 (14.91%)
[05/27 09:44:48   3377s] [0.85 - 0.90] :	 43 (12.57%) -> 45 (13.16%)
[05/27 09:44:48   3377s] [0.80 - 0.85] :	 17 (4.97%) -> 18 (5.26%)
[05/27 09:44:48   3377s] [CPU] RefinePlace/IncrNP (cpu=0:00:10.0, real=0:00:10.0, mem=1878.6MB) @(0:56:08 - 0:56:18).
[05/27 09:44:48   3377s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:9.990, REAL:10.106, MEM:1878.6M
[05/27 09:44:48   3377s] Move report: incrNP moves 10382 insts, mean move: 9.34 um, max move: 222.82 um
[05/27 09:44:48   3377s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7509_0): (747.10, 431.88) --> (954.80, 416.76)
[05/27 09:44:48   3377s] Move report: Timing Driven Placement moves 10382 insts, mean move: 9.34 um, max move: 222.82 um
[05/27 09:44:48   3377s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7509_0): (747.10, 431.88) --> (954.80, 416.76)
[05/27 09:44:48   3377s] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1878.6MB
[05/27 09:44:48   3377s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1878.6M
[05/27 09:44:48   3377s] Starting refinePlace ...
[05/27 09:44:48   3378s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:44:48   3378s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:44:48   3378s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1878.6MB) @(0:56:18 - 0:56:18).
[05/27 09:44:48   3378s] Move report: preRPlace moves 6234 insts, mean move: 1.66 um, max move: 16.28 um
[05/27 09:44:48   3378s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3087_0): (755.16, 396.60) --> (761.36, 386.52)
[05/27 09:44:48   3378s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: MAO222
[05/27 09:44:48   3378s] Move report: Detail placement moves 6234 insts, mean move: 1.66 um, max move: 16.28 um
[05/27 09:44:48   3378s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3087_0): (755.16, 396.60) --> (761.36, 386.52)
[05/27 09:44:48   3378s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1878.6MB
[05/27 09:44:48   3378s] Statistics of distance of Instance movement in refine placement:
[05/27 09:44:48   3378s]   maximum (X+Y) =       222.20 um
[05/27 09:44:48   3378s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7509_0) with max move: (747.1, 431.88) -> (954.18, 416.76)
[05/27 09:44:48   3378s]   mean    (X+Y) =         9.49 um
[05/27 09:44:48   3378s] Total instances flipped for legalization: 2
[05/27 09:44:48   3378s] Summary Report:
[05/27 09:44:48   3378s] Instances move: 10432 (out of 22559 movable)
[05/27 09:44:48   3378s] Instances flipped: 2
[05/27 09:44:48   3378s] Mean displacement: 9.49 um
[05/27 09:44:48   3378s] Max displacement: 222.20 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7509_0) (747.1, 431.88) -> (954.18, 416.76)
[05/27 09:44:48   3378s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 09:44:48   3378s] Total instances moved : 10432
[05/27 09:44:48   3378s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.438, MEM:1878.6M
[05/27 09:44:48   3378s] Total net bbox length = 7.870e+05 (4.191e+05 3.678e+05) (ext = 2.211e+04)
[05/27 09:44:48   3378s] Runtime: CPU: 0:00:10.5 REAL: 0:00:10.0 MEM: 1878.6MB
[05/27 09:44:48   3378s] [CPU] RefinePlace/total (cpu=0:00:10.5, real=0:00:10.0, mem=1878.6MB) @(0:56:08 - 0:56:18).
[05/27 09:44:48   3378s] *** Finished refinePlace (0:56:18 mem=1878.6M) ***
[05/27 09:44:48   3378s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.11
[05/27 09:44:48   3378s] OPERPROF: Finished RefinePlace at level 1, CPU:10.490, REAL:10.609, MEM:1878.6M
[05/27 09:44:48   3378s] *** maximum move = 222.20 um ***
[05/27 09:44:49   3378s] *** Finished re-routing un-routed nets (1878.6M) ***
[05/27 09:44:51   3380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1878.6M
[05/27 09:44:51   3380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1878.6M
[05/27 09:44:51   3380s] OPERPROF:     Starting CMU at level 3, MEM:1878.6M
[05/27 09:44:51   3380s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1878.6M
[05/27 09:44:51   3380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1878.6M
[05/27 09:44:51   3380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1878.6M
[05/27 09:44:51   3381s] 
[05/27 09:44:51   3381s] *** Finish Physical Update (cpu=0:00:13.2 real=0:00:13.0 mem=1878.6M) ***
[05/27 09:44:51   3381s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.9
[05/27 09:44:52   3381s] ** GigaOpt Optimizer WNS Slack -0.553 TNS Slack -14.628 Density 76.86
[05/27 09:44:52   3381s] Skipped Place ECO bump recovery (WNS opt)
[05/27 09:44:52   3381s] Optimizer WNS Pass 9
[05/27 09:44:52   3381s] OptDebug: Start of Optimizer WNS Pass 9: default* WNS 0.160 TNS 0.000; reg2reg* WNS -0.553 TNS -14.628; HEPG WNS -0.553 TNS -14.628; all paths WNS -0.553 TNS -14.628
[05/27 09:44:52   3381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1878.6M
[05/27 09:44:52   3381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1878.6M
[05/27 09:44:52   3382s] Active Path Group: reg2reg  
[05/27 09:44:52   3382s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:44:52   3382s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:44:52   3382s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:44:52   3382s] |  -0.553|   -0.553| -14.628|  -14.628|    76.86%|   0:00:00.0| 1878.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[27]/D    |
[05/27 09:48:10   3580s] |  -0.525|   -0.525| -14.132|  -14.132|    77.15%|   0:03:18.0| 1897.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:48:25   3595s] |  -0.525|   -0.525| -14.111|  -14.111|    77.22%|   0:00:15.0| 1897.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:48:28   3598s] Starting generalSmallTnsOpt
[05/27 09:48:30   3599s] |  -0.525|   -0.525| -14.100|  -14.100|    77.25%|   0:00:05.0| 1897.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:48:30   3600s] |  -0.525|   -0.525| -14.097|  -14.097|    77.25%|   0:00:00.0| 1897.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[0]/Q        |
[05/27 09:48:30   3600s] Ending generalSmallTnsOpt End
[05/27 09:48:30   3600s] Analyzing useful skew in preCTS mode ...
[05/27 09:48:31   3600s] skewClock is  advancing: -75.8ps, top_in/pricing0/mc_core0/path_r_reg[4]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -66.1ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -49.4ps, top_in/pricing0/mc_core0/count_r_reg[0]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -38.2ps, top_in/pricing0/mc_core0/path_r_reg[3]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -35.6ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[15]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -17.7ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[12]/CK
[05/27 09:48:31   3600s] skewClock is  advancing: -15.3ps, top_in/pricing0/mc_core0/path_r_reg[5]/CK
[05/27 09:48:31   3600s] Finish useful skew analysis
[05/27 09:48:42   3611s] |  -0.524|   -0.524| -14.098|  -14.098|    77.34%|   0:00:12.0| 1897.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:48:42   3611s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:48:42   3611s] 
[05/27 09:48:42   3611s] *** Finish Core Optimize Step (cpu=0:03:50 real=0:03:50 mem=1897.7M) ***
[05/27 09:48:42   3611s] 
[05/27 09:48:42   3611s] *** Finished Optimize Step Cumulative (cpu=0:03:50 real=0:03:50 mem=1897.7M) ***
[05/27 09:48:42   3611s] OptDebug: End of Optimizer WNS Pass 9: default* WNS 0.160 TNS 0.000; reg2reg* WNS -0.524 TNS -14.098; HEPG WNS -0.524 TNS -14.098; all paths WNS -0.524 TNS -14.098
[05/27 09:48:42   3611s] ** GigaOpt Optimizer WNS Slack -0.524 TNS Slack -14.098 Density 77.34
[05/27 09:48:42   3611s] Placement Snapshot: Density distribution:
[05/27 09:48:42   3611s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:48:42   3611s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:48:42   3611s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:48:42   3611s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:48:42   3611s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:48:42   3611s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:48:42   3611s] [0.45 - 0.50]: 9 (2.78%)
[05/27 09:48:42   3611s] [0.40 - 0.45]: 23 (7.10%)
[05/27 09:48:42   3611s] [0.35 - 0.40]: 68 (20.99%)
[05/27 09:48:42   3611s] [0.30 - 0.35]: 71 (21.91%)
[05/27 09:48:42   3611s] [0.25 - 0.30]: 15 (4.63%)
[05/27 09:48:42   3611s] [0.20 - 0.25]: 17 (5.25%)
[05/27 09:48:42   3611s] [0.15 - 0.20]: 44 (13.58%)
[05/27 09:48:42   3611s] [0.10 - 0.15]: 40 (12.35%)
[05/27 09:48:42   3611s] [0.05 - 0.10]: 20 (6.17%)
[05/27 09:48:42   3611s] [0.00 - 0.05]: 9 (2.78%)
[05/27 09:48:42   3611s] Begin: Area Reclaim Optimization
[05/27 09:48:42   3611s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:00:12.0/1:17:03.7 (0.8), mem = 1897.7M
[05/27 09:48:43   3613s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1897.7M
[05/27 09:48:43   3613s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1897.7M
[05/27 09:48:43   3613s] Reclaim Optimization WNS Slack -0.524  TNS Slack -14.098 Density 77.34
[05/27 09:48:43   3613s] +----------+---------+--------+--------+------------+--------+
[05/27 09:48:43   3613s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:48:43   3613s] +----------+---------+--------+--------+------------+--------+
[05/27 09:48:43   3613s] |    77.34%|        -|  -0.524| -14.098|   0:00:00.0| 1897.7M|
[05/27 09:48:43   3613s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:48:46   3616s] |    77.30%|       24|  -0.525| -14.097|   0:00:03.0| 1897.7M|
[05/27 09:48:58   3628s] |    77.14%|      332|  -0.510| -13.972|   0:00:12.0| 1897.7M|
[05/27 09:48:58   3628s] |    77.14%|        2|  -0.510| -13.972|   0:00:00.0| 1897.7M|
[05/27 09:48:58   3628s] |    77.14%|        0|  -0.510| -13.972|   0:00:00.0| 1897.7M|
[05/27 09:48:58   3628s] +----------+---------+--------+--------+------------+--------+
[05/27 09:48:58   3628s] Reclaim Optimization End WNS Slack -0.510  TNS Slack -13.972 Density 77.14
[05/27 09:48:58   3628s] 
[05/27 09:48:58   3628s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 17 Resize = 185 **
[05/27 09:48:58   3628s] --------------------------------------------------------------
[05/27 09:48:58   3628s] |                                   | Total     | Sequential |
[05/27 09:48:58   3628s] --------------------------------------------------------------
[05/27 09:48:58   3628s] | Num insts resized                 |     183  |       6    |
[05/27 09:48:58   3628s] | Num insts undone                  |     149  |       0    |
[05/27 09:48:58   3628s] | Num insts Downsized               |     183  |       6    |
[05/27 09:48:58   3628s] | Num insts Samesized               |       0  |       0    |
[05/27 09:48:58   3628s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:48:58   3628s] | Num multiple commits+uncommits    |       2  |       -    |
[05/27 09:48:58   3628s] --------------------------------------------------------------
[05/27 09:48:58   3628s] Bottom Preferred Layer:
[05/27 09:48:58   3628s]     None
[05/27 09:48:58   3628s] Via Pillar Rule:
[05/27 09:48:58   3628s]     None
[05/27 09:48:58   3628s] End: Core Area Reclaim Optimization (cpu = 0:00:16.8) (real = 0:00:16.0) **
[05/27 09:48:58   3628s] *** AreaOpt [finish] : cpu/real = 0:00:16.8/0:00:16.8 (1.0), totSession cpu/real = 1:00:28.8/1:17:20.5 (0.8), mem = 1897.7M
[05/27 09:48:58   3628s] 
[05/27 09:48:58   3628s] =============================================================================================
[05/27 09:48:58   3628s]  Step TAT Report for AreaOpt #11
[05/27 09:48:58   3628s] =============================================================================================
[05/27 09:48:58   3628s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:48:58   3628s] ---------------------------------------------------------------------------------------------
[05/27 09:48:58   3628s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:48:58   3628s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:48:58   3628s] [ OptSingleIteration     ]      4   0:00:00.3  (   1.9 % )     0:00:14.9 /  0:00:15.0    1.0
[05/27 09:48:58   3628s] [ OptGetWeight           ]    425   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[05/27 09:48:58   3628s] [ OptEval                ]    425   0:00:06.4  (  38.1 % )     0:00:06.4 /  0:00:06.3    1.0
[05/27 09:48:58   3628s] [ OptCommit              ]    425   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.6
[05/27 09:48:58   3628s] [ IncrTimingUpdate       ]    153   0:00:04.7  (  28.0 % )     0:00:04.7 /  0:00:04.8    1.0
[05/27 09:48:58   3628s] [ PostCommitDelayCalc    ]    481   0:00:03.3  (  19.9 % )     0:00:03.3 /  0:00:03.3    1.0
[05/27 09:48:58   3628s] [ MISC                   ]          0:00:01.6  (   9.6 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 09:48:58   3628s] ---------------------------------------------------------------------------------------------
[05/27 09:48:58   3628s]  AreaOpt #11 TOTAL                  0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:16.8    1.0
[05/27 09:48:58   3628s] ---------------------------------------------------------------------------------------------
[05/27 09:48:58   3628s] 
[05/27 09:48:58   3628s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:16, mem=1844.65M, totSessionCpu=1:00:29).
[05/27 09:48:58   3628s] Placement Snapshot: Density distribution:
[05/27 09:48:58   3628s] [1.00 -  +++]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.95 - 1.00]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.90 - 0.95]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.85 - 0.90]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.80 - 0.85]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.75 - 0.80]: 1 (0.31%)
[05/27 09:48:58   3628s] [0.70 - 0.75]: 0 (0.00%)
[05/27 09:48:58   3628s] [0.65 - 0.70]: 1 (0.31%)
[05/27 09:48:58   3628s] [0.60 - 0.65]: 1 (0.31%)
[05/27 09:48:58   3628s] [0.55 - 0.60]: 1 (0.31%)
[05/27 09:48:58   3628s] [0.50 - 0.55]: 4 (1.23%)
[05/27 09:48:58   3628s] [0.45 - 0.50]: 9 (2.78%)
[05/27 09:48:58   3628s] [0.40 - 0.45]: 23 (7.10%)
[05/27 09:48:58   3628s] [0.35 - 0.40]: 68 (20.99%)
[05/27 09:48:58   3628s] [0.30 - 0.35]: 71 (21.91%)
[05/27 09:48:58   3628s] [0.25 - 0.30]: 15 (4.63%)
[05/27 09:48:58   3628s] [0.20 - 0.25]: 18 (5.56%)
[05/27 09:48:58   3628s] [0.15 - 0.20]: 48 (14.81%)
[05/27 09:48:58   3628s] [0.10 - 0.15]: 39 (12.04%)
[05/27 09:48:58   3628s] [0.05 - 0.10]: 20 (6.17%)
[05/27 09:48:58   3628s] [0.00 - 0.05]: 5 (1.54%)
[05/27 09:48:58   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.10
[05/27 09:48:59   3628s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:       Starting CMU at level 4, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.065, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.065, MEM:1844.7M
[05/27 09:48:59   3628s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.12
[05/27 09:48:59   3628s] OPERPROF: Starting RefinePlace at level 1, MEM:1844.7M
[05/27 09:48:59   3628s] *** Starting refinePlace (1:00:29 mem=1844.7M) ***
[05/27 09:48:59   3628s] Total net bbox length = 7.899e+05 (4.207e+05 3.692e+05) (ext = 2.211e+04)
[05/27 09:48:59   3628s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:48:59   3628s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1844.7M
[05/27 09:48:59   3628s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.013, MEM:1844.7M
[05/27 09:48:59   3628s] default core: bins with density > 0.750 = 43.57 % ( 149 / 342 )
[05/27 09:48:59   3628s] Density distribution unevenness ratio = 6.970%
[05/27 09:48:59   3628s] RPlace IncrNP: Rollback Lev = -3
[05/27 09:48:59   3628s] RPlace: Density =1.082716, incremental np is triggered.
[05/27 09:48:59   3629s] OPERPROF:     Starting spMPad at level 3, MEM:1844.7M
[05/27 09:48:59   3629s] OPERPROF:       Starting spContextMPad at level 4, MEM:1844.7M
[05/27 09:48:59   3629s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1844.7M
[05/27 09:48:59   3629s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.004, MEM:1844.7M
[05/27 09:48:59   3629s] nrCritNet: 2.00% ( 489 / 24493 ) cutoffSlk: -575.5ps stdDelay: 53.6ps
[05/27 09:48:59   3629s] OPERPROF:     Starting npMain at level 3, MEM:1844.7M
[05/27 09:48:59   3629s] incrNP th 1.000, 0.100
[05/27 09:48:59   3629s] limitMaxMove -1, priorityInstMaxMove 3
[05/27 09:48:59   3629s] SP #FI/SF FL/PI 0/12244 9789/634
[05/27 09:48:59   3629s] OPERPROF:       Starting npPlace at level 4, MEM:1863.4M
[05/27 09:48:59   3629s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:48:59   3629s] No instances found in the vector
[05/27 09:48:59   3629s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1875.4M, DRC: 0)
[05/27 09:48:59   3629s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:49:03   3633s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:49:03   3633s] No instances found in the vector
[05/27 09:49:03   3633s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1884.6M, DRC: 0)
[05/27 09:49:03   3633s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:49:05   3635s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:49:05   3635s] No instances found in the vector
[05/27 09:49:05   3635s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1885.6M, DRC: 0)
[05/27 09:49:05   3635s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:49:07   3637s] OPERPROF:       Finished npPlace at level 4, CPU:7.690, REAL:7.776, MEM:1886.6M
[05/27 09:49:07   3637s] OPERPROF:     Finished npMain at level 3, CPU:7.940, REAL:8.032, MEM:1886.6M
[05/27 09:49:07   3637s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1886.6M
[05/27 09:49:07   3637s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.013, MEM:1886.6M
[05/27 09:49:07   3637s] default core: bins with density > 0.750 = 46.20 % ( 158 / 342 )
[05/27 09:49:07   3637s] Density distribution unevenness ratio = 6.628%
[05/27 09:49:07   3637s] RPlace postIncrNP: Density = 1.082716 -> 0.960494.
[05/27 09:49:07   3637s] RPlace postIncrNP Info: Density distribution changes:
[05/27 09:49:07   3637s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[05/27 09:49:07   3637s] [1.05 - 1.10] :	 1 (0.29%) -> 0 (0.00%)
[05/27 09:49:07   3637s] [1.00 - 1.05] :	 4 (1.17%) -> 0 (0.00%)
[05/27 09:49:07   3637s] [0.95 - 1.00] :	 20 (5.85%) -> 6 (1.75%)
[05/27 09:49:07   3637s] [0.90 - 0.95] :	 40 (11.70%) -> 55 (16.08%)
[05/27 09:49:07   3637s] [0.85 - 0.90] :	 49 (14.33%) -> 59 (17.25%)
[05/27 09:49:07   3637s] [0.80 - 0.85] :	 18 (5.26%) -> 17 (4.97%)
[05/27 09:49:07   3637s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.2, real=0:00:08.0, mem=1886.6MB) @(1:00:29 - 1:00:37).
[05/27 09:49:07   3637s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:8.170, REAL:8.261, MEM:1886.6M
[05/27 09:49:07   3637s] Move report: incrNP moves 10201 insts, mean move: 10.13 um, max move: 144.28 um
[05/27 09:49:07   3637s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7726_0): (946.74, 426.84) --> (985.18, 321.00)
[05/27 09:49:07   3637s] Move report: Timing Driven Placement moves 10201 insts, mean move: 10.13 um, max move: 144.28 um
[05/27 09:49:07   3637s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7726_0): (946.74, 426.84) --> (985.18, 321.00)
[05/27 09:49:07   3637s] 	Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1886.6MB
[05/27 09:49:07   3637s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1886.6M
[05/27 09:49:07   3637s] Starting refinePlace ...
[05/27 09:49:07   3637s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:49:07   3637s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:49:07   3637s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1886.6MB) @(1:00:37 - 1:00:38).
[05/27 09:49:07   3637s] Move report: preRPlace moves 5874 insts, mean move: 1.54 um, max move: 14.34 um
[05/27 09:49:07   3637s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7654_0): (786.16, 441.96) --> (795.46, 447.00)
[05/27 09:49:07   3637s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:49:07   3637s] wireLenOptFixPriorityInst 3632 inst fixed
[05/27 09:49:07   3637s] Placement tweakage begins.
[05/27 09:49:07   3637s] wire length = 1.005e+06
[05/27 09:49:09   3639s] wire length = 9.777e+05
[05/27 09:49:09   3639s] Placement tweakage ends.
[05/27 09:49:09   3639s] Move report: tweak moves 3370 insts, mean move: 4.26 um, max move: 27.28 um
[05/27 09:49:09   3639s] 	Max move on inst (top_in/path_gen0/fp12_mult_w_x_epsilon/mult_19/FE_DBTC661_icdf_0): (1040.98, 623.40) --> (1068.26, 623.40)
[05/27 09:49:09   3639s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:02.0, mem=1897.2MB) @(1:00:38 - 1:00:39).
[05/27 09:49:09   3639s] 
[05/27 09:49:09   3639s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:49:09   3639s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:49:09   3639s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1897.2MB) @(1:00:39 - 1:00:40).
[05/27 09:49:09   3639s] Move report: Detail placement moves 7524 insts, mean move: 2.76 um, max move: 28.52 um
[05/27 09:49:09   3639s] 	Max move on inst (top_in/path_gen0/fp12_mult_w_x_epsilon/mult_19/FE_DBTC661_icdf_0): (1039.74, 623.40) --> (1068.26, 623.40)
[05/27 09:49:09   3639s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1897.2MB
[05/27 09:49:09   3639s] Statistics of distance of Instance movement in refine placement:
[05/27 09:49:09   3639s]   maximum (X+Y) =       140.20 um
[05/27 09:49:09   3639s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7526_0) with max move: (860.56, 366.36) -> (995.72, 371.4)
[05/27 09:49:09   3639s]   mean    (X+Y) =         9.88 um
[05/27 09:49:09   3639s] Total instances flipped for legalization: 1342
[05/27 09:49:09   3639s] Summary Report:
[05/27 09:49:09   3639s] Instances move: 11370 (out of 22667 movable)
[05/27 09:49:09   3639s] Instances flipped: 1342
[05/27 09:49:09   3639s] Mean displacement: 9.88 um
[05/27 09:49:09   3639s] Max displacement: 140.20 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_7526_0) (860.56, 366.36) -> (995.72, 371.4)
[05/27 09:49:09   3639s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:49:09   3639s] Total instances moved : 11370
[05/27 09:49:09   3639s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.490, REAL:2.491, MEM:1897.2M
[05/27 09:49:09   3639s] Total net bbox length = 7.658e+05 (3.967e+05 3.692e+05) (ext = 2.210e+04)
[05/27 09:49:09   3639s] Runtime: CPU: 0:00:10.7 REAL: 0:00:10.0 MEM: 1897.2MB
[05/27 09:49:09   3639s] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:10.0, mem=1897.2MB) @(1:00:29 - 1:00:40).
[05/27 09:49:09   3639s] *** Finished refinePlace (1:00:40 mem=1897.2M) ***
[05/27 09:49:09   3639s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.12
[05/27 09:49:09   3639s] OPERPROF: Finished RefinePlace at level 1, CPU:10.720, REAL:10.817, MEM:1897.2M
[05/27 09:49:10   3639s] *** maximum move = 140.20 um ***
[05/27 09:49:10   3639s] *** Finished re-routing un-routed nets (1897.2M) ***
[05/27 09:49:12   3642s] OPERPROF: Starting DPlace-Init at level 1, MEM:1897.2M
[05/27 09:49:12   3642s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1897.2M
[05/27 09:49:12   3642s] OPERPROF:     Starting CMU at level 3, MEM:1897.2M
[05/27 09:49:12   3642s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1897.2M
[05/27 09:49:12   3642s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1897.2M
[05/27 09:49:12   3642s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1897.2M
[05/27 09:49:12   3642s] 
[05/27 09:49:12   3642s] *** Finish Physical Update (cpu=0:00:13.8 real=0:00:14.0 mem=1897.2M) ***
[05/27 09:49:12   3642s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.10
[05/27 09:49:13   3643s] ** GigaOpt Optimizer WNS Slack -0.537 TNS Slack -14.713 Density 77.14
[05/27 09:49:13   3643s] Recovering Place ECO bump
[05/27 09:49:13   3643s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1897.2M
[05/27 09:49:13   3643s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1897.2M
[05/27 09:49:13   3643s] Active Path Group: reg2reg  
[05/27 09:49:13   3643s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:13   3643s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:49:13   3643s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:13   3643s] |  -0.537|   -0.537| -14.713|  -14.713|    77.14%|   0:00:00.0| 1897.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:49:53   3683s] |  -0.532|   -0.532| -14.868|  -14.868|    77.17%|   0:00:40.0| 1916.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:49:53   3683s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:53   3683s] 
[05/27 09:49:53   3683s] *** Finish Core Optimize Step (cpu=0:00:39.9 real=0:00:40.0 mem=1916.2M) ***
[05/27 09:49:53   3683s] Active Path Group: default 
[05/27 09:49:53   3683s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:53   3683s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:49:53   3683s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:53   3683s] |   0.018|   -0.532|   0.000|  -14.868|    77.17%|   0:00:00.0| 1916.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/27 09:49:53   3683s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/27 09:49:53   3683s] |   0.080|   -0.532|   0.000|  -14.868|    77.17%|   0:00:00.0| 1916.2M|              NA|       NA| NA                                                 |
[05/27 09:49:53   3683s] |   0.080|   -0.532|   0.000|  -14.868|    77.17%|   0:00:00.0| 1916.2M|av_scan_mode_max|       NA| NA                                                 |
[05/27 09:49:53   3683s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:49:53   3683s] 
[05/27 09:49:53   3683s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1916.2M) ***
[05/27 09:49:53   3683s] 
[05/27 09:49:53   3683s] *** Finished Optimize Step Cumulative (cpu=0:00:40.2 real=0:00:40.0 mem=1916.2M) ***
[05/27 09:49:54   3683s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:       Starting CMU at level 4, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.033, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.063, MEM:1916.2M
[05/27 09:49:54   3683s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.064, MEM:1916.2M
[05/27 09:49:54   3683s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.13
[05/27 09:49:54   3683s] OPERPROF: Starting RefinePlace at level 1, MEM:1916.2M
[05/27 09:49:54   3683s] *** Starting refinePlace (1:01:24 mem=1916.2M) ***
[05/27 09:49:54   3683s] Total net bbox length = 7.664e+05 (3.970e+05 3.694e+05) (ext = 2.210e+04)
[05/27 09:49:54   3683s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:49:54   3683s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1916.2M
[05/27 09:49:54   3683s] Starting refinePlace ...
[05/27 09:49:54   3684s] 
[05/27 09:49:54   3684s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:49:54   3684s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:49:54   3684s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1916.2MB) @(1:01:24 - 1:01:25).
[05/27 09:49:54   3684s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:49:54   3684s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1916.2MB
[05/27 09:49:54   3684s] Statistics of distance of Instance movement in refine placement:
[05/27 09:49:54   3684s]   maximum (X+Y) =         0.00 um
[05/27 09:49:54   3684s]   mean    (X+Y) =         0.00 um
[05/27 09:49:54   3684s] Summary Report:
[05/27 09:49:54   3684s] Instances move: 0 (out of 22676 movable)
[05/27 09:49:54   3684s] Instances flipped: 0
[05/27 09:49:54   3684s] Mean displacement: 0.00 um
[05/27 09:49:54   3684s] Max displacement: 0.00 um 
[05/27 09:49:54   3684s] Total instances moved : 0
[05/27 09:49:54   3684s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.550, REAL:0.549, MEM:1916.2M
[05/27 09:49:54   3684s] Total net bbox length = 7.664e+05 (3.970e+05 3.694e+05) (ext = 2.210e+04)
[05/27 09:49:54   3684s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1916.2MB
[05/27 09:49:54   3684s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1916.2MB) @(1:01:24 - 1:01:25).
[05/27 09:49:54   3684s] *** Finished refinePlace (1:01:25 mem=1916.2M) ***
[05/27 09:49:54   3684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.13
[05/27 09:49:54   3684s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.613, MEM:1916.2M
[05/27 09:49:54   3684s] *** maximum move = 0.00 um ***
[05/27 09:49:54   3684s] *** Finished re-routing un-routed nets (1916.2M) ***
[05/27 09:49:55   3684s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.2M
[05/27 09:49:55   3684s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.2M
[05/27 09:49:55   3684s] OPERPROF:     Starting CMU at level 3, MEM:1916.2M
[05/27 09:49:55   3684s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1916.2M
[05/27 09:49:55   3684s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1916.2M
[05/27 09:49:55   3684s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1916.2M
[05/27 09:49:55   3685s] 
[05/27 09:49:55   3685s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1916.2M) ***
[05/27 09:49:55   3685s] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -14.868 Density 77.17
[05/27 09:49:55   3685s] Bottom Preferred Layer:
[05/27 09:49:55   3685s]     None
[05/27 09:49:55   3685s] Via Pillar Rule:
[05/27 09:49:55   3685s]     None
[05/27 09:49:55   3685s] 
[05/27 09:49:55   3685s] *** Finish pre-CTS Setup Fixing (cpu=0:45:48 real=0:45:48 mem=1916.2M) ***
[05/27 09:49:55   3685s] 
[05/27 09:49:55   3685s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.1
[05/27 09:49:55   3685s] TotalInstCnt at PhyDesignMc Destruction: 22,676
[05/27 09:49:55   3685s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.6
[05/27 09:49:55   3685s] *** SetupOpt [finish] : cpu/real = 0:46:03.8/0:46:03.1 (1.0), totSession cpu/real = 1:01:25.3/1:18:17.1 (0.8), mem = 1897.2M
[05/27 09:49:55   3685s] 
[05/27 09:49:55   3685s] =============================================================================================
[05/27 09:49:55   3685s]  Step TAT Report for WnsOpt #1
[05/27 09:49:55   3685s] =============================================================================================
[05/27 09:49:55   3685s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:49:55   3685s] ---------------------------------------------------------------------------------------------
[05/27 09:49:55   3685s] [ SkewClock              ]     11   0:00:02.5  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 09:49:55   3685s] [ AreaOpt                ]     10   0:00:15.9  (   0.6 % )     0:03:14.6 /  0:03:14.6    1.0
[05/27 09:49:55   3685s] [ RefinePlace            ]     11   0:01:43.9  (   3.8 % )     0:02:01.0 /  0:01:59.9    1.0
[05/27 09:49:55   3685s] [ SlackTraversorInit     ]     22   0:00:08.9  (   0.3 % )     0:00:08.9 /  0:00:08.9    1.0
[05/27 09:49:55   3685s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   0.1 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 09:49:55   3685s] [ PowerInterfaceInit     ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[05/27 09:49:55   3685s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.5
[05/27 09:49:55   3685s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 09:49:55   3685s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:49:55   3685s] [ TransformInit          ]      1   0:00:11.3  (   0.4 % )     0:00:11.3 /  0:00:11.3    1.0
[05/27 09:49:55   3685s] [ SmallTnsOpt            ]     11   0:00:00.0  (   0.0 % )     0:00:45.3 /  0:00:45.3    1.0
[05/27 09:49:55   3685s] [ OptSingleIteration     ]    791   0:00:06.1  (   0.2 % )     0:43:01.3 /  0:43:02.9    1.0
[05/27 09:49:55   3685s] [ OptGetWeight           ]   4967   0:00:16.0  (   0.6 % )     0:00:16.0 /  0:00:15.8    1.0
[05/27 09:49:55   3685s] [ OptEval                ]   4967   0:37:17.7  (  81.0 % )     0:37:17.7 /  0:37:19.6    1.0
[05/27 09:49:55   3685s] [ OptCommit              ]   4967   0:00:12.7  (   0.5 % )     0:00:12.7 /  0:00:12.8    1.0
[05/27 09:49:55   3685s] [ IncrTimingUpdate       ]   2374   0:02:10.1  (   4.7 % )     0:02:10.1 /  0:02:10.2    1.0
[05/27 09:49:55   3685s] [ PostCommitDelayCalc    ]   5555   0:02:03.3  (   4.5 % )     0:02:03.3 /  0:02:02.9    1.0
[05/27 09:49:55   3685s] [ SetupOptGetWorkingSet  ]   2003   0:00:39.0  (   1.4 % )     0:00:39.0 /  0:00:39.2    1.0
[05/27 09:49:55   3685s] [ SetupOptGetActiveNode  ]   2003   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 09:49:55   3685s] [ SetupOptSlackGraph     ]    753   0:00:33.2  (   1.2 % )     0:00:33.2 /  0:00:33.3    1.0
[05/27 09:49:55   3685s] [ MISC                   ]          0:00:18.3  (   0.7 % )     0:00:18.3 /  0:00:18.4    1.0
[05/27 09:49:55   3685s] ---------------------------------------------------------------------------------------------
[05/27 09:49:55   3685s]  WnsOpt #1 TOTAL                    0:46:03.1  ( 100.0 % )     0:46:03.1 /  0:46:03.8    1.0
[05/27 09:49:55   3685s] ---------------------------------------------------------------------------------------------
[05/27 09:49:55   3685s] 
[05/27 09:49:55   3685s] End: GigaOpt Optimization in WNS mode
[05/27 09:49:55   3685s] **Info: Dumped 77 clock latencies for ever disabled views: av_func_mode_max
[05/27 09:49:57   3687s] *** Timing NOT met, worst failing slack is -0.532
[05/27 09:49:57   3687s] *** Check timing (0:00:01.6)
[05/27 09:49:57   3687s] Deleting Lib Analyzer.
[05/27 09:49:57   3687s] Begin: GigaOpt Optimization in TNS mode
[05/27 09:49:58   3688s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/27 09:49:58   3688s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:49:58   3688s] Info: 30 io nets excluded
[05/27 09:49:58   3688s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:49:58   3688s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:01:28.4/1:18:20.1 (0.8), mem = 1787.2M
[05/27 09:49:58   3688s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.7
[05/27 09:49:58   3688s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:49:58   3688s] ### Creating PhyDesignMc. totSessionCpu=1:01:28 mem=1787.2M
[05/27 09:49:58   3688s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 09:49:58   3688s] OPERPROF: Starting DPlace-Init at level 1, MEM:1787.2M
[05/27 09:49:58   3688s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:49:58   3688s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1787.2M
[05/27 09:49:58   3688s] OPERPROF:     Starting CMU at level 3, MEM:1787.2M
[05/27 09:49:58   3688s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1787.2M
[05/27 09:49:58   3688s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1787.2M
[05/27 09:49:58   3688s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1787.2MB).
[05/27 09:49:58   3688s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.056, MEM:1787.2M
[05/27 09:49:58   3688s] TotalInstCnt at PhyDesignMc Initialization: 22,676
[05/27 09:49:58   3688s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:29 mem=1787.2M
[05/27 09:49:58   3688s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:49:58   3688s] 
[05/27 09:49:58   3688s] Creating Lib Analyzer ...
[05/27 09:49:58   3688s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:49:58   3688s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:49:58   3688s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:49:58   3688s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:49:58   3688s] 
[05/27 09:49:58   3688s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:50:01   3691s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:32 mem=1789.2M
[05/27 09:50:02   3691s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:32 mem=1789.2M
[05/27 09:50:02   3691s] Creating Lib Analyzer, finished. 
[05/27 09:50:02   3691s] 
[05/27 09:50:02   3691s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 09:50:02   3691s] ### Creating LA Mngr. totSessionCpu=1:01:32 mem=1789.2M
[05/27 09:50:02   3691s] ### Creating LA Mngr, finished. totSessionCpu=1:01:32 mem=1789.2M
[05/27 09:50:10   3699s] *info: 30 io nets excluded
[05/27 09:50:10   3699s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:50:10   3699s] *info: 2 clock nets excluded
[05/27 09:50:10   3699s] *info: 2 special nets excluded.
[05/27 09:50:10   3699s] *info: 4324 no-driver nets excluded.
[05/27 09:50:12   3702s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.2
[05/27 09:50:12   3702s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 09:50:12   3702s] ** GigaOpt Optimizer WNS Slack -0.532 TNS Slack -14.868 Density 77.17
[05/27 09:50:12   3702s] Optimizer TNS Opt
[05/27 09:50:12   3702s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.226 TNS 0.000; reg2reg* WNS -0.532 TNS -14.868; HEPG WNS -0.532 TNS -14.868; all paths WNS -0.532 TNS -14.868
[05/27 09:50:12   3702s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1808.2M
[05/27 09:50:12   3702s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1808.2M
[05/27 09:50:13   3703s] Active Path Group: reg2reg  
[05/27 09:50:13   3703s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:50:13   3703s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:50:13   3703s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:50:13   3703s] |  -0.532|   -0.532| -14.868|  -14.868|    77.17%|   0:00:00.0| 1808.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 09:50:47   3737s] |  -0.531|   -0.531| -13.860|  -13.860|    77.21%|   0:00:34.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:48   3737s] |  -0.531|   -0.531|  -8.607|   -8.607|    77.21%|   0:00:01.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:48   3738s] |  -0.531|   -0.531|  -8.408|   -8.408|    77.22%|   0:00:00.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:48   3738s] |  -0.531|   -0.531|  -8.366|   -8.366|    77.22%|   0:00:00.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:49   3739s] |  -0.531|   -0.531|  -8.233|   -8.233|    77.23%|   0:00:01.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:51   3740s] |  -0.531|   -0.531|  -8.129|   -8.129|    77.24%|   0:00:02.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 09:50:55   3744s] |  -0.531|   -0.531|  -8.129|   -8.129|    77.29%|   0:00:04.0| 1873.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:50:55   3744s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:50:55   3744s] 
[05/27 09:50:55   3744s] *** Finish Core Optimize Step (cpu=0:00:41.8 real=0:00:42.0 mem=1873.5M) ***
[05/27 09:50:55   3744s] 
[05/27 09:50:55   3744s] *** Finished Optimize Step Cumulative (cpu=0:00:41.8 real=0:00:42.0 mem=1873.5M) ***
[05/27 09:50:55   3744s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.226 TNS 0.000; reg2reg* WNS -0.531 TNS -8.129; HEPG WNS -0.531 TNS -8.129; all paths WNS -0.531 TNS -8.129
[05/27 09:50:55   3744s] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -8.129 Density 77.29
[05/27 09:50:55   3744s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.11
[05/27 09:50:55   3744s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1873.5M
[05/27 09:50:55   3744s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1873.5M
[05/27 09:50:55   3744s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:       Starting CMU at level 4, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.069, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.070, MEM:1873.5M
[05/27 09:50:55   3745s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.14
[05/27 09:50:55   3745s] OPERPROF: Starting RefinePlace at level 1, MEM:1873.5M
[05/27 09:50:55   3745s] *** Starting refinePlace (1:02:25 mem=1873.5M) ***
[05/27 09:50:55   3745s] Total net bbox length = 7.668e+05 (3.973e+05 3.695e+05) (ext = 2.210e+04)
[05/27 09:50:55   3745s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:50:55   3745s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1873.5M
[05/27 09:50:55   3745s] default core: bins with density > 0.750 = 47.37 % ( 162 / 342 )
[05/27 09:50:55   3745s] Density distribution unevenness ratio = 6.659%
[05/27 09:50:55   3745s] RPlace IncrNP Skipped
[05/27 09:50:55   3745s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1873.5MB) @(1:02:25 - 1:02:25).
[05/27 09:50:55   3745s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1873.5M
[05/27 09:50:55   3745s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1873.5M
[05/27 09:50:55   3745s] Starting refinePlace ...
[05/27 09:50:55   3745s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:50:55   3745s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:50:55   3745s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1873.5MB) @(1:02:25 - 1:02:26).
[05/27 09:50:55   3745s] Move report: preRPlace moves 616 insts, mean move: 1.51 um, max move: 10.00 um
[05/27 09:50:55   3745s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/add_0_root_add_300_ni/U1_1_31): (786.78, 502.44) --> (791.74, 497.40)
[05/27 09:50:55   3745s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: HA1
[05/27 09:50:55   3745s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 09:50:55   3745s] 
[05/27 09:50:55   3745s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:50:56   3746s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:50:56   3746s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1873.5MB) @(1:02:26 - 1:02:26).
[05/27 09:50:56   3746s] Move report: Detail placement moves 616 insts, mean move: 1.51 um, max move: 10.00 um
[05/27 09:50:56   3746s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/add_0_root_add_300_ni/U1_1_31): (786.78, 502.44) --> (791.74, 497.40)
[05/27 09:50:56   3746s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1873.5MB
[05/27 09:50:56   3746s] Statistics of distance of Instance movement in refine placement:
[05/27 09:50:56   3746s]   maximum (X+Y) =        10.00 um
[05/27 09:50:56   3746s]   inst (top_in/pricing0/mc_core0/inv0/add_0_root_add_300_ni/U1_1_31) with max move: (786.78, 502.44) -> (791.74, 497.4)
[05/27 09:50:56   3746s]   mean    (X+Y) =         1.51 um
[05/27 09:50:56   3746s] Summary Report:
[05/27 09:50:56   3746s] Instances move: 616 (out of 22710 movable)
[05/27 09:50:56   3746s] Instances flipped: 0
[05/27 09:50:56   3746s] Mean displacement: 1.51 um
[05/27 09:50:56   3746s] Max displacement: 10.00 um (Instance: top_in/pricing0/mc_core0/inv0/add_0_root_add_300_ni/U1_1_31) (786.78, 502.44) -> (791.74, 497.4)
[05/27 09:50:56   3746s] 	Length: 13 sites, height: 1 rows, site name: core_5040, cell type: HA1
[05/27 09:50:56   3746s] Total instances moved : 616
[05/27 09:50:56   3746s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.020, REAL:0.993, MEM:1873.5M
[05/27 09:50:56   3746s] Total net bbox length = 7.673e+05 (3.976e+05 3.697e+05) (ext = 2.210e+04)
[05/27 09:50:56   3746s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1873.5MB
[05/27 09:50:56   3746s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1873.5MB) @(1:02:25 - 1:02:26).
[05/27 09:50:56   3746s] *** Finished refinePlace (1:02:26 mem=1873.5M) ***
[05/27 09:50:56   3746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.14
[05/27 09:50:56   3746s] OPERPROF: Finished RefinePlace at level 1, CPU:1.100, REAL:1.078, MEM:1873.5M
[05/27 09:50:56   3746s] *** maximum move = 10.00 um ***
[05/27 09:50:56   3746s] *** Finished re-routing un-routed nets (1873.5M) ***
[05/27 09:50:56   3746s] OPERPROF: Starting DPlace-Init at level 1, MEM:1873.5M
[05/27 09:50:56   3746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1873.5M
[05/27 09:50:56   3746s] OPERPROF:     Starting CMU at level 3, MEM:1873.5M
[05/27 09:50:56   3746s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1873.5M
[05/27 09:50:56   3746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1873.5M
[05/27 09:50:56   3746s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:1873.5M
[05/27 09:50:56   3746s] 
[05/27 09:50:56   3746s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=1873.5M) ***
[05/27 09:50:56   3746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.11
[05/27 09:50:57   3746s] ** GigaOpt Optimizer WNS Slack -0.531 TNS Slack -8.129 Density 77.29
[05/27 09:50:57   3746s] Bottom Preferred Layer:
[05/27 09:50:57   3746s]     None
[05/27 09:50:57   3746s] Via Pillar Rule:
[05/27 09:50:57   3746s]     None
[05/27 09:50:57   3746s] 
[05/27 09:50:57   3746s] *** Finish pre-CTS Setup Fixing (cpu=0:00:44.5 real=0:00:45.0 mem=1873.5M) ***
[05/27 09:50:57   3746s] 
[05/27 09:50:57   3746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.2
[05/27 09:50:57   3746s] TotalInstCnt at PhyDesignMc Destruction: 22,710
[05/27 09:50:57   3746s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.7
[05/27 09:50:57   3746s] *** SetupOpt [finish] : cpu/real = 0:00:58.6/0:00:58.6 (1.0), totSession cpu/real = 1:02:27.0/1:19:18.7 (0.8), mem = 1854.4M
[05/27 09:50:57   3746s] 
[05/27 09:50:57   3746s] =============================================================================================
[05/27 09:50:57   3746s]  Step TAT Report for TnsOpt #1
[05/27 09:50:57   3746s] =============================================================================================
[05/27 09:50:57   3746s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:50:57   3746s] ---------------------------------------------------------------------------------------------
[05/27 09:50:57   3746s] [ RefinePlace            ]      1   0:00:01.7  (   3.0 % )     0:00:01.8 /  0:00:01.8    1.0
[05/27 09:50:57   3746s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 09:50:57   3746s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   5.4 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 09:50:57   3746s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:50:57   3746s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.1
[05/27 09:50:57   3746s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[05/27 09:50:57   3746s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:50:57   3746s] [ TransformInit          ]      1   0:00:10.6  (  18.1 % )     0:00:10.6 /  0:00:10.6    1.0
[05/27 09:50:57   3746s] [ OptSingleIteration     ]     20   0:00:00.1  (   0.1 % )     0:00:41.1 /  0:00:41.1    1.0
[05/27 09:50:57   3746s] [ OptGetWeight           ]     20   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 09:50:57   3746s] [ OptEval                ]     20   0:00:34.1  (  58.3 % )     0:00:34.1 /  0:00:34.2    1.0
[05/27 09:50:57   3746s] [ OptCommit              ]     20   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 09:50:57   3746s] [ IncrTimingUpdate       ]     22   0:00:02.9  (   4.9 % )     0:00:02.9 /  0:00:02.9    1.0
[05/27 09:50:57   3746s] [ PostCommitDelayCalc    ]     21   0:00:01.9  (   3.2 % )     0:00:01.9 /  0:00:01.9    1.0
[05/27 09:50:57   3746s] [ SetupOptGetWorkingSet  ]     59   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.5    1.1
[05/27 09:50:57   3746s] [ SetupOptGetActiveNode  ]     59   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:50:57   3746s] [ SetupOptSlackGraph     ]     20   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 09:50:57   3746s] [ MISC                   ]          0:00:01.3  (   2.2 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 09:50:57   3746s] ---------------------------------------------------------------------------------------------
[05/27 09:50:57   3746s]  TnsOpt #1 TOTAL                    0:00:58.6  ( 100.0 % )     0:00:58.6 /  0:00:58.6    1.0
[05/27 09:50:57   3746s] ---------------------------------------------------------------------------------------------
[05/27 09:50:57   3746s] 
[05/27 09:50:57   3746s] End: GigaOpt Optimization in TNS mode
[05/27 09:50:57   3747s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 09:50:57   3747s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:50:57   3747s] Info: 30 io nets excluded
[05/27 09:50:57   3747s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:50:57   3747s] ### Creating LA Mngr. totSessionCpu=1:02:27 mem=1795.4M
[05/27 09:50:57   3747s] ### Creating LA Mngr, finished. totSessionCpu=1:02:27 mem=1795.4M
[05/27 09:50:57   3747s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:50:57   3747s] ### Creating PhyDesignMc. totSessionCpu=1:02:27 mem=1814.5M
[05/27 09:50:57   3747s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.5M
[05/27 09:50:57   3747s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:50:57   3747s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.5M
[05/27 09:50:57   3747s] OPERPROF:     Starting CMU at level 3, MEM:1814.5M
[05/27 09:50:57   3747s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1814.5M
[05/27 09:50:57   3747s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1814.5M
[05/27 09:50:57   3747s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1814.5MB).
[05/27 09:50:57   3747s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1814.5M
[05/27 09:50:57   3747s] TotalInstCnt at PhyDesignMc Initialization: 22,710
[05/27 09:50:57   3747s] ### Creating PhyDesignMc, finished. totSessionCpu=1:02:28 mem=1814.5M
[05/27 09:50:57   3747s] Begin: Area Reclaim Optimization
[05/27 09:50:57   3747s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:02:27.5/1:19:19.2 (0.8), mem = 1814.5M
[05/27 09:50:57   3747s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.8
[05/27 09:50:57   3747s] 
[05/27 09:50:57   3747s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 09:50:57   3747s] ### Creating LA Mngr. totSessionCpu=1:02:28 mem=1814.5M
[05/27 09:50:57   3747s] ### Creating LA Mngr, finished. totSessionCpu=1:02:28 mem=1814.5M
[05/27 09:50:58   3748s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1814.5M
[05/27 09:50:58   3748s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1814.5M
[05/27 09:50:59   3749s] Reclaim Optimization WNS Slack -0.531  TNS Slack -8.129 Density 77.29
[05/27 09:50:59   3749s] +----------+---------+--------+--------+------------+--------+
[05/27 09:50:59   3749s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:50:59   3749s] +----------+---------+--------+--------+------------+--------+
[05/27 09:50:59   3749s] |    77.29%|        -|  -0.531|  -8.129|   0:00:00.0| 1814.5M|
[05/27 09:50:59   3749s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:50:59   3749s] |    77.29%|        0|  -0.531|  -8.129|   0:00:00.0| 1814.5M|
[05/27 09:51:03   3753s] |    77.22%|       50|  -0.530|  -8.101|   0:00:04.0| 1852.6M|
[05/27 09:51:24   3774s] |    76.83%|      559|  -0.508|  -7.802|   0:00:21.0| 1852.6M|
[05/27 09:51:27   3777s] |    76.81%|       32|  -0.508|  -7.800|   0:00:03.0| 1852.6M|
[05/27 09:51:27   3777s] |    76.81%|        1|  -0.508|  -7.800|   0:00:00.0| 1852.6M|
[05/27 09:51:27   3777s] |    76.81%|        0|  -0.508|  -7.800|   0:00:00.0| 1852.6M|
[05/27 09:51:27   3777s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:51:27   3777s] |    76.81%|        0|  -0.508|  -7.800|   0:00:00.0| 1852.6M|
[05/27 09:51:27   3777s] +----------+---------+--------+--------+------------+--------+
[05/27 09:51:27   3777s] Reclaim Optimization End WNS Slack -0.508  TNS Slack -7.800 Density 76.81
[05/27 09:51:27   3777s] 
[05/27 09:51:27   3777s] ** Summary: Restruct = 0 Buffer Deletion = 20 Declone = 35 Resize = 449 **
[05/27 09:51:27   3777s] --------------------------------------------------------------
[05/27 09:51:27   3777s] |                                   | Total     | Sequential |
[05/27 09:51:27   3777s] --------------------------------------------------------------
[05/27 09:51:27   3777s] | Num insts resized                 |     439  |      29    |
[05/27 09:51:27   3777s] | Num insts undone                  |     143  |       0    |
[05/27 09:51:27   3777s] | Num insts Downsized               |     439  |      29    |
[05/27 09:51:27   3777s] | Num insts Samesized               |       0  |       0    |
[05/27 09:51:27   3777s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:51:27   3777s] | Num multiple commits+uncommits    |      10  |       -    |
[05/27 09:51:27   3777s] --------------------------------------------------------------
[05/27 09:51:27   3777s] Bottom Preferred Layer:
[05/27 09:51:27   3777s]     None
[05/27 09:51:27   3777s] Via Pillar Rule:
[05/27 09:51:27   3777s]     None
[05/27 09:51:27   3777s] End: Core Area Reclaim Optimization (cpu = 0:00:30.2) (real = 0:00:30.0) **
[05/27 09:51:28   3777s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:       Starting CMU at level 4, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:1852.6M
[05/27 09:51:28   3777s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:1852.6M
[05/27 09:51:28   3777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.15
[05/27 09:51:28   3777s] OPERPROF: Starting RefinePlace at level 1, MEM:1852.6M
[05/27 09:51:28   3777s] *** Starting refinePlace (1:02:58 mem=1852.6M) ***
[05/27 09:51:28   3777s] Total net bbox length = 7.678e+05 (3.980e+05 3.698e+05) (ext = 2.210e+04)
[05/27 09:51:28   3777s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:28   3777s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1852.6M
[05/27 09:51:28   3777s] Starting refinePlace ...
[05/27 09:51:28   3778s] 
[05/27 09:51:28   3778s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:51:28   3778s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:28   3778s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1852.6MB) @(1:02:58 - 1:02:59).
[05/27 09:51:28   3778s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:28   3778s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1852.6MB
[05/27 09:51:28   3778s] Statistics of distance of Instance movement in refine placement:
[05/27 09:51:28   3778s]   maximum (X+Y) =         0.00 um
[05/27 09:51:28   3778s]   mean    (X+Y) =         0.00 um
[05/27 09:51:28   3778s] Summary Report:
[05/27 09:51:28   3778s] Instances move: 0 (out of 22655 movable)
[05/27 09:51:28   3778s] Instances flipped: 0
[05/27 09:51:28   3778s] Mean displacement: 0.00 um
[05/27 09:51:28   3778s] Max displacement: 0.00 um 
[05/27 09:51:28   3778s] Total instances moved : 0
[05/27 09:51:28   3778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.562, MEM:1852.6M
[05/27 09:51:28   3778s] Total net bbox length = 7.678e+05 (3.980e+05 3.698e+05) (ext = 2.210e+04)
[05/27 09:51:28   3778s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1852.6MB
[05/27 09:51:28   3778s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1852.6MB) @(1:02:58 - 1:02:59).
[05/27 09:51:28   3778s] *** Finished refinePlace (1:02:59 mem=1852.6M) ***
[05/27 09:51:28   3778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.15
[05/27 09:51:28   3778s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.632, MEM:1852.6M
[05/27 09:51:29   3778s] *** maximum move = 0.00 um ***
[05/27 09:51:29   3778s] *** Finished re-routing un-routed nets (1852.6M) ***
[05/27 09:51:29   3778s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:     Starting CMU at level 3, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1852.6M
[05/27 09:51:29   3778s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.066, MEM:1852.6M
[05/27 09:51:29   3779s] 
[05/27 09:51:29   3779s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=1852.6M) ***
[05/27 09:51:29   3779s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.8
[05/27 09:51:29   3779s] *** AreaOpt [finish] : cpu/real = 0:00:31.6/0:00:31.7 (1.0), totSession cpu/real = 1:02:59.1/1:19:50.9 (0.8), mem = 1852.6M
[05/27 09:51:29   3779s] 
[05/27 09:51:29   3779s] =============================================================================================
[05/27 09:51:29   3779s]  Step TAT Report for AreaOpt #12
[05/27 09:51:29   3779s] =============================================================================================
[05/27 09:51:29   3779s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:51:29   3779s] ---------------------------------------------------------------------------------------------
[05/27 09:51:29   3779s] [ RefinePlace            ]      1   0:00:01.3  (   4.1 % )     0:00:01.3 /  0:00:01.4    1.0
[05/27 09:51:29   3779s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:51:29   3779s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:29   3779s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 09:51:29   3779s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:29   3779s] [ OptSingleIteration     ]      7   0:00:00.6  (   1.7 % )     0:00:28.0 /  0:00:28.0    1.0
[05/27 09:51:29   3779s] [ OptGetWeight           ]    546   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[05/27 09:51:29   3779s] [ OptEval                ]    546   0:00:09.0  (  28.4 % )     0:00:09.0 /  0:00:09.0    1.0
[05/27 09:51:29   3779s] [ OptCommit              ]    546   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    0.8
[05/27 09:51:29   3779s] [ IncrTimingUpdate       ]    185   0:00:09.9  (  31.4 % )     0:00:09.9 /  0:00:09.9    1.0
[05/27 09:51:29   3779s] [ PostCommitDelayCalc    ]    603   0:00:08.2  (  25.9 % )     0:00:08.2 /  0:00:08.3    1.0
[05/27 09:51:29   3779s] [ MISC                   ]          0:00:02.0  (   6.2 % )     0:00:02.0 /  0:00:01.9    1.0
[05/27 09:51:29   3779s] ---------------------------------------------------------------------------------------------
[05/27 09:51:29   3779s]  AreaOpt #12 TOTAL                  0:00:31.7  ( 100.0 % )     0:00:31.7 /  0:00:31.6    1.0
[05/27 09:51:29   3779s] ---------------------------------------------------------------------------------------------
[05/27 09:51:29   3779s] 
[05/27 09:51:29   3779s] TotalInstCnt at PhyDesignMc Destruction: 22,655
[05/27 09:51:29   3779s] End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=1795.56M, totSessionCpu=1:02:59).
[05/27 09:51:29   3779s] GigaOpt: WNS changes during reclaim: -0.531 -> -0.508 (bump -0.023, threshold 0.536) 1
[05/27 09:51:29   3779s] GigaOpt: TNS changes during reclaim: -8.129 -> -7.806 (bump -16.258, threshold 2.0) 1
[05/27 09:51:29   3779s] GigaOpt: TNS changes during reclaim: -8.129 -> -7.806 (bump -0.323, threshold 268.0) 1
[05/27 09:51:29   3779s] GigaOpt: TNS changes during reclaim: -8.129 -> -7.806 (bump -16.258, threshold 2.0) 1
[05/27 09:51:29   3779s] GigaOpt: TNS changes during reclaim: -8.129 -> -7.806 (bump -0.323, threshold 268.0) 1
[05/27 09:51:29   3779s] Begin: GigaOpt postEco DRV Optimization
[05/27 09:51:29   3779s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/27 09:51:30   3779s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:51:30   3779s] Info: 30 io nets excluded
[05/27 09:51:30   3779s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:51:30   3779s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:02:59.8/1:19:51.6 (0.8), mem = 1795.6M
[05/27 09:51:30   3779s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.9
[05/27 09:51:30   3779s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:51:30   3779s] ### Creating PhyDesignMc. totSessionCpu=1:03:00 mem=1795.6M
[05/27 09:51:30   3779s] OPERPROF: Starting DPlace-Init at level 1, MEM:1795.6M
[05/27 09:51:30   3779s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:51:30   3779s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1795.6M
[05/27 09:51:30   3779s] OPERPROF:     Starting CMU at level 3, MEM:1795.6M
[05/27 09:51:30   3779s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1795.6M
[05/27 09:51:30   3779s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1795.6M
[05/27 09:51:30   3779s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1795.6MB).
[05/27 09:51:30   3779s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1795.6M
[05/27 09:51:30   3780s] TotalInstCnt at PhyDesignMc Initialization: 22,655
[05/27 09:51:30   3780s] ### Creating PhyDesignMc, finished. totSessionCpu=1:03:00 mem=1795.6M
[05/27 09:51:30   3780s] 
[05/27 09:51:30   3780s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 09:51:30   3780s] ### Creating LA Mngr. totSessionCpu=1:03:00 mem=1795.6M
[05/27 09:51:30   3780s] ### Creating LA Mngr, finished. totSessionCpu=1:03:00 mem=1795.6M
[05/27 09:51:34   3783s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1814.6M
[05/27 09:51:34   3783s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1814.6M
[05/27 09:51:34   3784s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 09:51:34   3784s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 09:51:34   3784s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 09:51:34   3784s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 09:51:34   3784s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 09:51:34   3784s] Info: violation cost 0.013583 (cap = 0.013583, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 09:51:34   3784s] |     0|     0|     0.00|     1|     1|    -0.00|  1341|  1341|     0|     0|    -0.51|    -7.81|       0|       0|       0|  76.81|          |         |
[05/27 09:51:35   3785s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 09:51:35   3785s] |     0|     0|     0.00|     0|     0|     0.00|  1341|  1341|     0|     0|    -0.51|    -7.81|       0|       0|       1|  76.81| 0:00:01.0|  1871.9M|
[05/27 09:51:35   3785s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 09:51:35   3785s] |     0|     0|     0.00|     0|     0|     0.00|  1341|  1341|     0|     0|    -0.51|    -7.81|       0|       0|       0|  76.81| 0:00:00.0|  1871.9M|
[05/27 09:51:35   3785s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 09:51:35   3785s] Bottom Preferred Layer:
[05/27 09:51:35   3785s]     None
[05/27 09:51:35   3785s] Via Pillar Rule:
[05/27 09:51:35   3785s]     None
[05/27 09:51:35   3785s] 
[05/27 09:51:35   3785s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1871.9M) ***
[05/27 09:51:35   3785s] 
[05/27 09:51:35   3785s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:       Starting CMU at level 4, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.067, MEM:1871.9M
[05/27 09:51:35   3785s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.068, MEM:1871.9M
[05/27 09:51:35   3785s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.16
[05/27 09:51:35   3785s] OPERPROF: Starting RefinePlace at level 1, MEM:1871.9M
[05/27 09:51:35   3785s] *** Starting refinePlace (1:03:05 mem=1871.9M) ***
[05/27 09:51:35   3785s] Total net bbox length = 7.678e+05 (3.980e+05 3.698e+05) (ext = 2.210e+04)
[05/27 09:51:35   3785s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:35   3785s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1871.9M
[05/27 09:51:35   3785s] Starting refinePlace ...
[05/27 09:51:35   3785s] 
[05/27 09:51:35   3785s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:51:36   3785s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:36   3785s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1871.9MB) @(1:03:05 - 1:03:06).
[05/27 09:51:36   3785s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:51:36   3785s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1871.9MB
[05/27 09:51:36   3785s] Statistics of distance of Instance movement in refine placement:
[05/27 09:51:36   3785s]   maximum (X+Y) =         0.00 um
[05/27 09:51:36   3785s]   mean    (X+Y) =         0.00 um
[05/27 09:51:36   3785s] Summary Report:
[05/27 09:51:36   3785s] Instances move: 0 (out of 22655 movable)
[05/27 09:51:36   3785s] Instances flipped: 0
[05/27 09:51:36   3785s] Mean displacement: 0.00 um
[05/27 09:51:36   3785s] Max displacement: 0.00 um 
[05/27 09:51:36   3785s] Total instances moved : 0
[05/27 09:51:36   3785s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.562, MEM:1871.9M
[05/27 09:51:36   3785s] Total net bbox length = 7.678e+05 (3.980e+05 3.698e+05) (ext = 2.210e+04)
[05/27 09:51:36   3785s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1871.9MB
[05/27 09:51:36   3785s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1871.9MB) @(1:03:05 - 1:03:06).
[05/27 09:51:36   3785s] *** Finished refinePlace (1:03:06 mem=1871.9M) ***
[05/27 09:51:36   3785s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.16
[05/27 09:51:36   3785s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.631, MEM:1871.9M
[05/27 09:51:36   3786s] *** maximum move = 0.00 um ***
[05/27 09:51:36   3786s] *** Finished re-routing un-routed nets (1871.9M) ***
[05/27 09:51:36   3786s] OPERPROF: Starting DPlace-Init at level 1, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:     Starting CMU at level 3, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1871.9M
[05/27 09:51:36   3786s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1871.9M
[05/27 09:51:36   3786s] 
[05/27 09:51:36   3786s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1871.9M) ***
[05/27 09:51:36   3786s] TotalInstCnt at PhyDesignMc Destruction: 22,655
[05/27 09:51:36   3786s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.9
[05/27 09:51:36   3786s] *** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 1:03:06.5/1:19:58.3 (0.8), mem = 1852.8M
[05/27 09:51:36   3786s] 
[05/27 09:51:36   3786s] =============================================================================================
[05/27 09:51:36   3786s]  Step TAT Report for DrvOpt #3
[05/27 09:51:36   3786s] =============================================================================================
[05/27 09:51:36   3786s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:51:36   3786s] ---------------------------------------------------------------------------------------------
[05/27 09:51:36   3786s] [ RefinePlace            ]      1   0:00:01.3  (  18.9 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 09:51:36   3786s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:51:36   3786s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:36   3786s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:51:36   3786s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 09:51:36   3786s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:36   3786s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 09:51:36   3786s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:36   3786s] [ OptEval                ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 09:51:36   3786s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:51:36   3786s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/27 09:51:36   3786s] [ PostCommitDelayCalc    ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:51:36   3786s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 09:51:36   3786s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 09:51:36   3786s] [ MISC                   ]          0:00:04.0  (  59.1 % )     0:00:04.0 /  0:00:04.0    1.0
[05/27 09:51:36   3786s] ---------------------------------------------------------------------------------------------
[05/27 09:51:36   3786s]  DrvOpt #3 TOTAL                    0:00:06.8  ( 100.0 % )     0:00:06.8 /  0:00:06.7    1.0
[05/27 09:51:36   3786s] ---------------------------------------------------------------------------------------------
[05/27 09:51:36   3786s] 
[05/27 09:51:36   3786s] End: GigaOpt postEco DRV Optimization
[05/27 09:51:37   3786s] 
[05/27 09:51:37   3786s] Active setup views:
[05/27 09:51:37   3786s]  av_scan_mode_max
[05/27 09:51:37   3786s]   Dominating endpoints: 0
[05/27 09:51:37   3786s]   Dominating TNS: -0.000
[05/27 09:51:37   3786s] 
[05/27 09:51:37   3786s] *** Enable all active views. ***
[05/27 09:51:37   3787s] Extraction called for design 'CHIP' of instances=22958 and nets=28786 using extraction engine 'preRoute' .
[05/27 09:51:37   3787s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 09:51:37   3787s] Type 'man IMPEXT-3530' for more detail.
[05/27 09:51:37   3787s] PreRoute RC Extraction called for design CHIP.
[05/27 09:51:37   3787s] RC Extraction called in multi-corner(2) mode.
[05/27 09:51:37   3787s] RCMode: PreRoute
[05/27 09:51:37   3787s]       RC Corner Indexes            0       1   
[05/27 09:51:37   3787s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 09:51:37   3787s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 09:51:37   3787s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 09:51:37   3787s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 09:51:37   3787s] Shrink Factor                : 1.00000
[05/27 09:51:37   3787s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 09:51:37   3787s] Using capacitance table file ...
[05/27 09:51:37   3787s] RC Grid backup saved.
[05/27 09:51:37   3787s] LayerId::1 widthSet size::4
[05/27 09:51:37   3787s] LayerId::2 widthSet size::4
[05/27 09:51:37   3787s] LayerId::3 widthSet size::4
[05/27 09:51:37   3787s] LayerId::4 widthSet size::4
[05/27 09:51:37   3787s] LayerId::5 widthSet size::4
[05/27 09:51:37   3787s] LayerId::6 widthSet size::2
[05/27 09:51:37   3787s] Skipped RC grid update for preRoute extraction.
[05/27 09:51:37   3787s] Initializing multi-corner capacitance tables ... 
[05/27 09:51:37   3787s] Initializing multi-corner resistance tables ...
[05/27 09:51:37   3787s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:51:37   3787s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248066 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.830800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 09:51:37   3787s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1763.031M)
[05/27 09:51:37   3787s] Skewing Data Summary (End_of_FINAL)
[05/27 09:51:39   3789s] --------------------------------------------------
[05/27 09:51:39   3789s]  Total skewed count:77   (Analysis view: av_scan_mode_max)
[05/27 09:51:39   3789s]  Advancing count:77, Max:-1000.0(ps) Min:-597.0(ps) Total:-73237.1(ps)
[05/27 09:51:39   3789s]  Delaying  count:0
[05/27 09:51:39   3789s]       --------------
[05/27 09:51:39   3789s]  Total skewed count:77   (Analysis view: av_func_mode_max)
[05/27 09:51:39   3789s]  Advancing count:77, Max:-1000.0(ps) Min:-597.0(ps) Total:-73237.1(ps)
[05/27 09:51:39   3789s]  Delaying  count:0
[05/27 09:51:39   3789s] --------------------------------------------------
[05/27 09:51:39   3789s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1773.07 MB )
[05/27 09:51:39   3789s] (I)       Started Loading and Dumping File ( Curr Mem: 1773.07 MB )
[05/27 09:51:39   3789s] (I)       Reading DB...
[05/27 09:51:39   3789s] (I)       Read data from FE... (mem=1773.1M)
[05/27 09:51:39   3789s] (I)       Read nodes and places... (mem=1773.1M)
[05/27 09:51:39   3789s] (I)       Done Read nodes and places (cpu=0.030s, mem=1779.4M)
[05/27 09:51:39   3789s] (I)       Read nets... (mem=1779.4M)
[05/27 09:51:39   3789s] (I)       Done Read nets (cpu=0.090s, mem=1785.9M)
[05/27 09:51:39   3789s] (I)       Done Read data from FE (cpu=0.120s, mem=1785.9M)
[05/27 09:51:39   3789s] (I)       before initializing RouteDB syMemory usage = 1785.9 MB
[05/27 09:51:39   3789s] (I)       == Non-default Options ==
[05/27 09:51:39   3789s] (I)       Build term to term wires                           : false
[05/27 09:51:39   3789s] (I)       Maximum routing layer                              : 6
[05/27 09:51:39   3789s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 09:51:39   3789s] (I)       Use row-based GCell size
[05/27 09:51:39   3789s] (I)       GCell unit size  : 5040
[05/27 09:51:39   3789s] (I)       GCell multiplier : 1
[05/27 09:51:39   3789s] (I)       build grid graph
[05/27 09:51:39   3789s] (I)       build grid graph start
[05/27 09:51:39   3789s] [NR-eGR] Track table information for default rule: 
[05/27 09:51:39   3789s] [NR-eGR] metal1 has no routable track
[05/27 09:51:39   3789s] [NR-eGR] metal2 has single uniform track structure
[05/27 09:51:39   3789s] [NR-eGR] metal3 has single uniform track structure
[05/27 09:51:39   3789s] [NR-eGR] metal4 has single uniform track structure
[05/27 09:51:39   3789s] [NR-eGR] metal5 has single uniform track structure
[05/27 09:51:39   3789s] [NR-eGR] metal6 has single uniform track structure
[05/27 09:51:39   3789s] (I)       build grid graph end
[05/27 09:51:39   3789s] (I)       ===========================================================================
[05/27 09:51:39   3789s] (I)       == Report All Rule Vias ==
[05/27 09:51:39   3789s] (I)       ===========================================================================
[05/27 09:51:39   3789s] (I)        Via Rule : (Default)
[05/27 09:51:39   3789s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 09:51:39   3789s] (I)       ---------------------------------------------------------------------------
[05/27 09:51:39   3789s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 09:51:39   3789s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 09:51:39   3789s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 09:51:39   3789s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 09:51:39   3789s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 09:51:39   3789s] (I)       ===========================================================================
[05/27 09:51:39   3789s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1785.95 MB )
[05/27 09:51:39   3789s] (I)       Num PG vias on layer 2 : 0
[05/27 09:51:39   3789s] (I)       Num PG vias on layer 3 : 0
[05/27 09:51:39   3789s] (I)       Num PG vias on layer 4 : 0
[05/27 09:51:39   3789s] (I)       Num PG vias on layer 5 : 0
[05/27 09:51:39   3789s] (I)       Num PG vias on layer 6 : 0
[05/27 09:51:39   3789s] [NR-eGR] Read 32960 PG shapes
[05/27 09:51:39   3789s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1785.95 MB )
[05/27 09:51:39   3789s] [NR-eGR] #Routing Blockages  : 0
[05/27 09:51:39   3789s] [NR-eGR] #Instance Blockages : 2061
[05/27 09:51:39   3789s] [NR-eGR] #PG Blockages       : 32960
[05/27 09:51:39   3789s] [NR-eGR] #Halo Blockages     : 0
[05/27 09:51:39   3789s] [NR-eGR] #Boundary Blockages : 0
[05/27 09:51:39   3789s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 09:51:39   3789s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 09:51:39   3789s] (I)       readDataFromPlaceDB
[05/27 09:51:39   3789s] (I)       Read net information..
[05/27 09:51:39   3789s] [NR-eGR] Read numTotalNets=24390  numIgnoredNets=0
[05/27 09:51:39   3789s] (I)       Read testcase time = 0.010 seconds
[05/27 09:51:39   3789s] 
[05/27 09:51:39   3789s] (I)       early_global_route_priority property id does not exist.
[05/27 09:51:39   3789s] (I)       Start initializing grid graph
[05/27 09:51:39   3789s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 09:51:39   3789s] (I)       End initializing grid graph
[05/27 09:51:39   3789s] (I)       Model blockages into capacity
[05/27 09:51:39   3789s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 09:51:39   3789s] (I)       Started Modeling ( Curr Mem: 1791.34 MB )
[05/27 09:51:39   3789s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 09:51:39   3789s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 09:51:39   3789s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 09:51:39   3789s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 09:51:39   3789s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 09:51:39   3789s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1791.34 MB )
[05/27 09:51:39   3789s] (I)       -- layer congestion ratio --
[05/27 09:51:39   3789s] (I)       Layer 1 : 0.100000
[05/27 09:51:39   3789s] (I)       Layer 2 : 0.700000
[05/27 09:51:39   3789s] (I)       Layer 3 : 0.700000
[05/27 09:51:39   3789s] (I)       Layer 4 : 0.700000
[05/27 09:51:39   3789s] (I)       Layer 5 : 0.700000
[05/27 09:51:39   3789s] (I)       Layer 6 : 0.700000
[05/27 09:51:39   3789s] (I)       ----------------------------
[05/27 09:51:39   3789s] (I)       Number of ignored nets = 0
[05/27 09:51:39   3789s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 09:51:39   3789s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 09:51:39   3789s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 09:51:39   3789s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 09:51:39   3789s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 09:51:39   3789s] (I)       Before initializing Early Global Route syMemory usage = 1791.3 MB
[05/27 09:51:39   3789s] (I)       Ndr track 0 does not exist
[05/27 09:51:39   3789s] (I)       ---------------------Grid Graph Info--------------------
[05/27 09:51:39   3789s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 09:51:39   3789s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 09:51:39   3789s] (I)       Site width          :   620  (dbu)
[05/27 09:51:39   3789s] (I)       Row height          :  5040  (dbu)
[05/27 09:51:39   3789s] (I)       GCell width         :  5040  (dbu)
[05/27 09:51:39   3789s] (I)       GCell height        :  5040  (dbu)
[05/27 09:51:39   3789s] (I)       Grid                :   268   268     6
[05/27 09:51:39   3789s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 09:51:39   3789s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 09:51:39   3789s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 09:51:39   3789s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 09:51:39   3789s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 09:51:39   3789s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 09:51:39   3789s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 09:51:39   3789s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 09:51:39   3789s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 09:51:39   3789s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 09:51:39   3789s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 09:51:39   3789s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 09:51:39   3789s] (I)       --------------------------------------------------------
[05/27 09:51:39   3789s] 
[05/27 09:51:39   3789s] [NR-eGR] ============ Routing rule table ============
[05/27 09:51:39   3789s] [NR-eGR] Rule id: 0  Nets: 24360 
[05/27 09:51:39   3789s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 09:51:39   3789s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 09:51:39   3789s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:51:39   3789s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:51:39   3789s] [NR-eGR] ========================================
[05/27 09:51:39   3789s] [NR-eGR] 
[05/27 09:51:39   3789s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 09:51:39   3789s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 09:51:39   3789s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 09:51:39   3789s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 09:51:39   3789s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 09:51:39   3789s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 09:51:39   3789s] (I)       After initializing Early Global Route syMemory usage = 1794.2 MB
[05/27 09:51:39   3789s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:39   3789s] (I)       Reset routing kernel
[05/27 09:51:39   3789s] (I)       Started Global Routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:39   3789s] (I)       ============= Initialization =============
[05/27 09:51:39   3789s] (I)       totalPins=86092  totalGlobalPin=81206 (94.32%)
[05/27 09:51:39   3789s] (I)       Started Net group 1 ( Curr Mem: 1794.23 MB )
[05/27 09:51:39   3789s] (I)       Started Build MST ( Curr Mem: 1794.23 MB )
[05/27 09:51:39   3789s] (I)       Generate topology with single threads
[05/27 09:51:40   3789s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 09:51:40   3789s] [NR-eGR] Layer group 1: route 24360 net(s) in layer range [2, 6]
[05/27 09:51:40   3789s] (I)       
[05/27 09:51:40   3789s] (I)       ============  Phase 1a Route ============
[05/27 09:51:40   3789s] (I)       Started Phase 1a ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Pattern routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 09:51:40   3789s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Usage: 187383 = (95841 H, 91542 V) = (12.83% H, 12.23% V) = (4.830e+05um H, 4.614e+05um V)
[05/27 09:51:40   3789s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       
[05/27 09:51:40   3789s] (I)       ============  Phase 1b Route ============
[05/27 09:51:40   3789s] (I)       Started Phase 1b ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Monotonic routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Usage: 187381 = (95838 H, 91543 V) = (12.83% H, 12.23% V) = (4.830e+05um H, 4.614e+05um V)
[05/27 09:51:40   3789s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.444002e+05um
[05/27 09:51:40   3789s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       
[05/27 09:51:40   3789s] (I)       ============  Phase 1c Route ============
[05/27 09:51:40   3789s] (I)       Started Phase 1c ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Two level routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Level2 Grid: 54 x 54
[05/27 09:51:40   3789s] (I)       Started Two Level Routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Usage: 187381 = (95838 H, 91543 V) = (12.83% H, 12.23% V) = (4.830e+05um H, 4.614e+05um V)
[05/27 09:51:40   3789s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       
[05/27 09:51:40   3789s] (I)       ============  Phase 1d Route ============
[05/27 09:51:40   3789s] (I)       Started Phase 1d ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Detoured routing ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Usage: 187382 = (95838 H, 91544 V) = (12.83% H, 12.23% V) = (4.830e+05um H, 4.614e+05um V)
[05/27 09:51:40   3789s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       
[05/27 09:51:40   3789s] (I)       ============  Phase 1e Route ============
[05/27 09:51:40   3789s] (I)       Started Phase 1e ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Route legalization ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Usage: 187382 = (95838 H, 91544 V) = (12.83% H, 12.23% V) = (4.830e+05um H, 4.614e+05um V)
[05/27 09:51:40   3789s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.444053e+05um
[05/27 09:51:40   3789s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Started Layer assignment ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3789s] (I)       Running layer assignment with 1 threads
[05/27 09:51:40   3790s] (I)       Finished Layer assignment ( CPU: 0.16 sec, Real: 0.15 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] (I)       
[05/27 09:51:40   3790s] (I)       ============  Phase 1l Route ============
[05/27 09:51:40   3790s] (I)       Started Phase 1l ( Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] (I)       
[05/27 09:51:40   3790s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 09:51:40   3790s] [NR-eGR]                        OverCon            
[05/27 09:51:40   3790s] [NR-eGR]                         #Gcell     %Gcell
[05/27 09:51:40   3790s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 09:51:40   3790s] [NR-eGR] ----------------------------------------------
[05/27 09:51:40   3790s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 09:51:40   3790s] [NR-eGR]  metal2  (2)        19( 0.04%)   ( 0.04%) 
[05/27 09:51:40   3790s] [NR-eGR]  metal3  (3)         7( 0.02%)   ( 0.02%) 
[05/27 09:51:40   3790s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 09:51:40   3790s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 09:51:40   3790s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 09:51:40   3790s] [NR-eGR] ----------------------------------------------
[05/27 09:51:40   3790s] [NR-eGR] Total               26( 0.01%)   ( 0.01%) 
[05/27 09:51:40   3790s] [NR-eGR] 
[05/27 09:51:40   3790s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 09:51:40   3790s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 09:51:40   3790s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 09:51:40   3790s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.61 sec, Curr Mem: 1794.23 MB )
[05/27 09:51:40   3790s] OPERPROF: Starting HotSpotCal at level 1, MEM:1794.2M
[05/27 09:51:40   3790s] [hotspot] +------------+---------------+---------------+
[05/27 09:51:40   3790s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 09:51:40   3790s] [hotspot] +------------+---------------+---------------+
[05/27 09:51:40   3790s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 09:51:40   3790s] [hotspot] +------------+---------------+---------------+
[05/27 09:51:40   3790s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 09:51:40   3790s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 09:51:40   3790s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1794.2M
[05/27 09:51:40   3790s] Starting delay calculation for Setup views
[05/27 09:51:40   3790s] #################################################################################
[05/27 09:51:40   3790s] # Design Stage: PreRoute
[05/27 09:51:40   3790s] # Design Name: CHIP
[05/27 09:51:40   3790s] # Design Mode: 90nm
[05/27 09:51:40   3790s] # Analysis Mode: MMMC Non-OCV 
[05/27 09:51:40   3790s] # Parasitics Mode: No SPEF/RCDB
[05/27 09:51:40   3790s] # Signoff Settings: SI Off 
[05/27 09:51:40   3790s] #################################################################################
[05/27 09:51:41   3791s] Calculate delays in BcWc mode...
[05/27 09:51:41   3791s] Calculate delays in BcWc mode...
[05/27 09:51:41   3791s] Topological Sorting (REAL = 0:00:00.0, MEM = 1784.2M, InitMEM = 1784.2M)
[05/27 09:51:41   3791s] Start delay calculation (fullDC) (1 T). (MEM=1784.23)
[05/27 09:51:42   3791s] End AAE Lib Interpolated Model. (MEM=1800.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 09:51:52   3802s] Total number of fetched objects 24506
[05/27 09:51:52   3802s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 09:51:52   3802s] End delay calculation. (MEM=1816.68 CPU=0:00:08.8 REAL=0:00:09.0)
[05/27 09:51:52   3802s] End delay calculation (fullDC). (MEM=1816.68 CPU=0:00:10.9 REAL=0:00:11.0)
[05/27 09:51:52   3802s] *** CDM Built up (cpu=0:00:12.2  real=0:00:12.0  mem= 1816.7M) ***
[05/27 09:51:54   3803s] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:03:24 mem=1816.7M)
[05/27 09:51:54   3803s] Reported timing to dir ./timingReports
[05/27 09:51:54   3803s] **optDesign ... cpu = 0:57:13, real = 0:57:14, mem = 1449.9M, totSessionCpu=1:03:24 **
[05/27 09:51:54   3804s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1757.7M
[05/27 09:51:54   3804s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.028, MEM:1757.7M
[05/27 09:51:58   3806s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.507  | -0.507  |  0.018  |
|           TNS (ns):| -7.791  | -7.791  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1341 (1341)    |    -69     |   1342 (1342)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:57:15, real = 0:57:18, mem = 1451.4M, totSessionCpu=1:03:27 **
[05/27 09:51:58   3806s] Deleting Cell Server ...
[05/27 09:51:58   3806s] Deleting Lib Analyzer.
[05/27 09:51:58   3806s] *** Finished optDesign ***
[05/27 09:51:58   3806s] 
[05/27 09:51:58   3806s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:57:43 real=  0:57:45)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:08.2 real=0:00:08.2)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:03 real=  0:02:03)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:12 real=  0:01:12)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:05:05 real=  0:05:06)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:46:04 real=  0:46:03)
[05/27 09:51:58   3806s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:58.7 real=0:00:58.6)
[05/27 09:51:58   3806s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 09:51:58   3806s] Info: pop threads available for lower-level modules during optimization.
[05/27 09:51:58   3806s] clean pInstBBox. size 0
[05/27 09:51:58   3806s]  *** Writing scheduling file: 'scheduling_file.cts.31784' ***
[05/27 09:51:58   3807s] All LLGs are deleted
[05/27 09:51:58   3807s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1772.9M
[05/27 09:51:58   3807s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1772.9M
[05/27 09:51:58   3807s] #optDebug: fT-D <X 1 0 0 0>
[05/27 09:51:58   3807s] VSMManager cleared!
[05/27 09:51:58   3807s] **place_opt_design ... cpu = 0:57:16, real = 0:57:18, mem = 1724.9M **
[05/27 09:51:58   3807s] *** Finished GigaPlace ***
[05/27 09:51:58   3807s] 
[05/27 09:51:58   3807s] *** Summary of all messages that are not suppressed in this session:
[05/27 09:51:58   3807s] Severity  ID               Count  Summary                                  
[05/27 09:51:58   3807s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/27 09:51:58   3807s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 09:51:58   3807s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/27 09:51:58   3807s] *** Message Summary: 5 warning(s), 0 error(s)
[05/27 09:51:58   3807s] 
[05/27 09:51:58   3807s] 
[05/27 09:51:58   3807s] =============================================================================================
[05/27 09:51:58   3807s]  Final TAT Report for place_opt_design
[05/27 09:51:58   3807s] =============================================================================================
[05/27 09:51:58   3807s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:51:58   3807s] ---------------------------------------------------------------------------------------------
[05/27 09:51:58   3807s] [ WnsOpt                 ]      1   0:40:45.1  (  71.1 % )     0:46:03.1 /  0:46:03.8    1.0
[05/27 09:51:58   3807s] [ TnsOpt                 ]      1   0:00:56.8  (   1.7 % )     0:00:58.6 /  0:00:58.6    1.0
[05/27 09:51:58   3807s] [ GlobalOpt              ]      1   0:02:02.5  (   3.6 % )     0:02:02.5 /  0:02:02.6    1.0
[05/27 09:51:58   3807s] [ DrvOpt                 ]      3   0:00:33.6  (   1.0 % )     0:00:34.9 /  0:00:35.0    1.0
[05/27 09:51:58   3807s] [ SimplifyNetlist        ]      1   0:00:08.2  (   0.2 % )     0:00:08.2 /  0:00:08.2    1.0
[05/27 09:51:58   3807s] [ SkewClock              ]     11   0:00:02.5  (   0.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 09:51:58   3807s] [ AreaOpt                ]     12   0:04:24.3  (   7.7 % )     0:04:25.6 /  0:04:25.5    1.0
[05/27 09:51:58   3807s] [ ViewPruning            ]      9   0:00:03.0  (   0.1 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 09:51:58   3807s] [ IncrReplace            ]      1   0:05:06.3  (   8.9 % )     0:05:06.3 /  0:05:04.7    1.0
[05/27 09:51:58   3807s] [ RefinePlace            ]     14   0:02:05.4  (   3.6 % )     0:02:05.4 /  0:02:04.3    1.0
[05/27 09:51:58   3807s] [ TimingUpdate           ]      4   0:00:02.9  (   0.1 % )     0:00:28.6 /  0:00:28.7    1.0
[05/27 09:51:58   3807s] [ FullDelayCalc          ]      2   0:00:25.7  (   0.7 % )     0:00:25.7 /  0:00:25.8    1.0
[05/27 09:51:58   3807s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:20.4 /  0:00:19.0    0.9
[05/27 09:51:58   3807s] [ TimingReport           ]      2   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 09:51:58   3807s] [ DrvReport              ]      2   0:00:04.1  (   0.1 % )     0:00:04.1 /  0:00:02.6    0.6
[05/27 09:51:58   3807s] [ GenerateReports        ]      1   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 09:51:58   3807s] [ MISC                   ]          0:00:36.2  (   1.1 % )     0:00:36.2 /  0:00:36.4    1.0
[05/27 09:51:58   3807s] ---------------------------------------------------------------------------------------------
[05/27 09:51:58   3807s]  place_opt_design TOTAL             0:57:18.0  ( 100.0 % )     0:57:18.0 /  0:57:16.0    1.0
[05/27 09:51:58   3807s] ---------------------------------------------------------------------------------------------
[05/27 09:51:58   3807s] 
[05/27 09:53:45   3817s] <CMD> getCTSMode -engine -quiet
[05/27 09:53:50   3818s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/27 09:53:50   3818s] <CMD> optDesign -preCTS
[05/27 09:53:50   3818s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1390.5M, totSessionCpu=1:03:38 **
[05/27 09:53:50   3818s] Executing: place_opt_design -opt
[05/27 09:53:50   3818s] *** Starting GigaPlace ***
[05/27 09:53:50   3818s] **INFO: User settings:
[05/27 09:53:50   3818s] setExtractRCMode -engine                            preRoute
[05/27 09:53:50   3818s] setUsefulSkewMode -maxAllowedDelay                  1
[05/27 09:53:50   3818s] setUsefulSkewMode -maxSkew                          false
[05/27 09:53:50   3818s] setUsefulSkewMode -noBoundary                       false
[05/27 09:53:50   3818s] setUsefulSkewMode -useCells                         {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[05/27 09:53:50   3818s] setDelayCalMode -enable_high_fanout                 true
[05/27 09:53:50   3818s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/27 09:53:50   3818s] setDelayCalMode -engine                             aae
[05/27 09:53:50   3818s] setDelayCalMode -ignoreNetLoad                      false
[05/27 09:53:50   3818s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/27 09:53:50   3818s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/27 09:53:50   3818s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/27 09:53:50   3818s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/27 09:53:50   3818s] setOptMode -drcMargin                               0
[05/27 09:53:50   3818s] setOptMode -fixCap                                  true
[05/27 09:53:50   3818s] setOptMode -fixDrc                                  true
[05/27 09:53:50   3818s] setOptMode -fixFanoutLoad                           false
[05/27 09:53:50   3818s] setOptMode -fixTran                                 true
[05/27 09:53:50   3818s] setOptMode -optimizeFF                              true
[05/27 09:53:50   3818s] setOptMode -setupTargetSlack                        0
[05/27 09:53:50   3818s] setPlaceMode -place_design_floorplan_mode           false
[05/27 09:53:50   3818s] setPlaceMode -place_detail_check_route              false
[05/27 09:53:50   3818s] setPlaceMode -place_detail_preserve_routing         true
[05/27 09:53:50   3818s] setPlaceMode -place_detail_remove_affected_routing  false
[05/27 09:53:50   3818s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/27 09:53:50   3818s] setPlaceMode -place_global_clock_gate_aware         true
[05/27 09:53:50   3818s] setPlaceMode -place_global_cong_effort              auto
[05/27 09:53:50   3818s] setPlaceMode -place_global_ignore_scan              true
[05/27 09:53:50   3818s] setPlaceMode -place_global_ignore_spare             false
[05/27 09:53:50   3818s] setPlaceMode -place_global_max_density              0.8
[05/27 09:53:50   3818s] setPlaceMode -place_global_module_aware_spare       false
[05/27 09:53:50   3818s] setPlaceMode -place_global_place_io_pins            false
[05/27 09:53:50   3818s] setPlaceMode -place_global_reorder_scan             true
[05/27 09:53:50   3818s] setPlaceMode -powerDriven                           false
[05/27 09:53:50   3818s] setPlaceMode -timingDriven                          true
[05/27 09:53:50   3818s] setAnalysisMode -analysisType                       bcwc
[05/27 09:53:50   3818s] setAnalysisMode -checkType                          setup
[05/27 09:53:50   3818s] setAnalysisMode -clkSrcPath                         false
[05/27 09:53:50   3818s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/27 09:53:50   3818s] setAnalysisMode -usefulSkew                         true
[05/27 09:53:50   3818s] setAnalysisMode -virtualIPO                         false
[05/27 09:53:50   3818s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/27 09:53:50   3818s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/27 09:53:50   3818s] 
[05/27 09:53:50   3818s] #optDebug: fT-E <X 2 3 1 0>
[05/27 09:53:50   3818s] OPERPROF: Starting DPlace-Init at level 1, MEM:1729.0M
[05/27 09:53:50   3818s] #spOpts: mergeVia=F 
[05/27 09:53:50   3818s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1727.9M
[05/27 09:53:50   3818s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1727.9M
[05/27 09:53:50   3818s] Core basic site is core_5040
[05/27 09:53:50   3818s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 09:53:50   3818s] SiteArray: use 1,105,920 bytes
[05/27 09:53:50   3818s] SiteArray: current memory after site array memory allocation 1745.7M
[05/27 09:53:50   3818s] SiteArray: FP blocked sites are writable
[05/27 09:53:50   3818s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:53:50   3818s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.045, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Starting CMU at level 3, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.057, MEM:1745.7M
[05/27 09:53:50   3818s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1745.7MB).
[05/27 09:53:50   3818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.111, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1745.7M
[05/27 09:53:50   3818s] All LLGs are deleted
[05/27 09:53:50   3818s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1745.7M
[05/27 09:53:50   3818s] VSMManager cleared!
[05/27 09:53:50   3818s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1391.1M, totSessionCpu=1:03:39 **
[05/27 09:53:50   3818s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 09:53:50   3818s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:53:50   3818s] GigaOpt running with 1 threads.
[05/27 09:53:50   3818s] Info: 1 threads available for lower-level modules during optimization.
[05/27 09:53:50   3818s] OPERPROF: Starting DPlace-Init at level 1, MEM:1745.7M
[05/27 09:53:50   3818s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:53:50   3818s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1745.7M
[05/27 09:53:50   3818s] Core basic site is core_5040
[05/27 09:53:50   3818s] Fast DP-INIT is on for default
[05/27 09:53:50   3818s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:53:50   3818s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.034, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Starting CMU at level 3, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1745.7M
[05/27 09:53:50   3818s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.045, MEM:1745.7M
[05/27 09:53:50   3818s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1745.7MB).
[05/27 09:53:50   3818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.084, MEM:1745.7M
[05/27 09:53:50   3818s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 09:53:50   3818s] Summary for sequential cells identification: 
[05/27 09:53:50   3818s]   Identified SBFF number: 42
[05/27 09:53:50   3818s]   Identified MBFF number: 0
[05/27 09:53:50   3818s]   Identified SB Latch number: 0
[05/27 09:53:50   3818s]   Identified MB Latch number: 0
[05/27 09:53:50   3818s]   Not identified SBFF number: 10
[05/27 09:53:50   3818s]   Not identified MBFF number: 0
[05/27 09:53:50   3818s]   Not identified SB Latch number: 0
[05/27 09:53:50   3818s]   Not identified MB Latch number: 0
[05/27 09:53:50   3818s]   Number of sequential cells which are not FFs: 27
[05/27 09:53:50   3818s]  Visiting view : av_func_mode_max
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:50   3818s]  Visiting view : av_scan_mode_max
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:50   3818s]  Visiting view : av_func_mode_min
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:50   3818s]  Visiting view : av_scan_mode_min
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:50   3818s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:50   3818s]  Setting StdDelay to 53.60
[05/27 09:53:50   3818s] Creating Cell Server, finished. 
[05/27 09:53:50   3818s] 
[05/27 09:53:50   3818s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:53:50   3818s] 
[05/27 09:53:50   3818s] Creating Lib Analyzer ...
[05/27 09:53:50   3818s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:53:50   3818s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:53:50   3818s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:53:50   3818s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:53:50   3818s] 
[05/27 09:53:50   3818s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:53:55   3823s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:03:44 mem=1751.7M
[05/27 09:53:55   3823s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:03:44 mem=1751.7M
[05/27 09:53:55   3823s] Creating Lib Analyzer, finished. 
[05/27 09:53:55   3823s] #optDebug: fT-S <1 2 3 1 0>
[05/27 09:53:55   3823s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/27 09:53:55   3823s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/27 09:53:55   3823s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell XMD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell XMD is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell XMC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell XMC is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PUI is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PUI is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PDIX is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PDIX is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PDI is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell PDI is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 09:53:55   3823s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 09:53:55   3823s] 	...
[05/27 09:53:55   3823s] 	Reporting only the 20 first cells found...
[05/27 09:53:55   3823s] 
[05/27 09:53:55   3823s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1395.2M, totSessionCpu=1:03:44 **
[05/27 09:53:55   3823s] *** optDesign -preCTS ***
[05/27 09:53:55   3823s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 09:53:55   3823s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 09:53:55   3823s] Hold Target Slack: user slack 0
[05/27 09:53:55   3823s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1751.7M
[05/27 09:53:55   3823s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:1751.7M
[05/27 09:53:55   3823s] Deleting Cell Server ...
[05/27 09:53:55   3823s] Deleting Lib Analyzer.
[05/27 09:53:55   3823s] Multi-VT timing optimization disabled based on library information.
[05/27 09:53:55   3823s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 09:53:55   3823s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 09:53:55   3823s] Summary for sequential cells identification: 
[05/27 09:53:55   3823s]   Identified SBFF number: 42
[05/27 09:53:55   3823s]   Identified MBFF number: 0
[05/27 09:53:55   3823s]   Identified SB Latch number: 0
[05/27 09:53:55   3823s]   Identified MB Latch number: 0
[05/27 09:53:55   3823s]   Not identified SBFF number: 10
[05/27 09:53:55   3823s]   Not identified MBFF number: 0
[05/27 09:53:55   3823s]   Not identified SB Latch number: 0
[05/27 09:53:55   3823s]   Not identified MB Latch number: 0
[05/27 09:53:55   3823s]   Number of sequential cells which are not FFs: 27
[05/27 09:53:55   3823s]  Visiting view : av_func_mode_max
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_scan_mode_max
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_func_mode_min
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_scan_mode_min
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Setting StdDelay to 53.60
[05/27 09:53:55   3823s] Creating Cell Server, finished. 
[05/27 09:53:55   3823s] 
[05/27 09:53:55   3823s] Deleting Cell Server ...
[05/27 09:53:55   3823s] 
[05/27 09:53:55   3823s] Creating Lib Analyzer ...
[05/27 09:53:55   3823s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 09:53:55   3823s] Summary for sequential cells identification: 
[05/27 09:53:55   3823s]   Identified SBFF number: 42
[05/27 09:53:55   3823s]   Identified MBFF number: 0
[05/27 09:53:55   3823s]   Identified SB Latch number: 0
[05/27 09:53:55   3823s]   Identified MB Latch number: 0
[05/27 09:53:55   3823s]   Not identified SBFF number: 10
[05/27 09:53:55   3823s]   Not identified MBFF number: 0
[05/27 09:53:55   3823s]   Not identified SB Latch number: 0
[05/27 09:53:55   3823s]   Not identified MB Latch number: 0
[05/27 09:53:55   3823s]   Number of sequential cells which are not FFs: 27
[05/27 09:53:55   3823s]  Visiting view : av_func_mode_max
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_scan_mode_max
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_func_mode_min
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Visiting view : av_scan_mode_min
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 09:53:55   3823s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 09:53:55   3823s]  Setting StdDelay to 53.60
[05/27 09:53:55   3823s] Creating Cell Server, finished. 
[05/27 09:53:55   3823s] 
[05/27 09:53:56   3823s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:53:56   3824s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:53:56   3824s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:53:56   3824s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:53:56   3824s] 
[05/27 09:53:56   3824s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:54:00   3828s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:03:48 mem=1751.7M
[05/27 09:54:00   3828s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:03:48 mem=1751.7M
[05/27 09:54:00   3828s] Creating Lib Analyzer, finished. 
[05/27 09:54:00   3828s] All LLGs are deleted
[05/27 09:54:00   3828s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1751.7M
[05/27 09:54:00   3828s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1751.7M
[05/27 09:54:00   3828s] ### Creating LA Mngr. totSessionCpu=1:03:48 mem=1751.7M
[05/27 09:54:00   3828s] ### Creating LA Mngr, finished. totSessionCpu=1:03:48 mem=1751.7M
[05/27 09:54:00   3828s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1751.73 MB )
[05/27 09:54:00   3828s] (I)       Started Loading and Dumping File ( Curr Mem: 1751.73 MB )
[05/27 09:54:00   3828s] (I)       Reading DB...
[05/27 09:54:00   3828s] (I)       Read data from FE... (mem=1751.7M)
[05/27 09:54:00   3828s] (I)       Read nodes and places... (mem=1751.7M)
[05/27 09:54:00   3828s] (I)       Number of ignored instance 0
[05/27 09:54:00   3828s] (I)       Number of inbound cells 42
[05/27 09:54:00   3828s] (I)       numMoveCells=22655, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/27 09:54:00   3828s] (I)       cell height: 5040, count: 22655
[05/27 09:54:00   3828s] (I)       Done Read nodes and places (cpu=0.020s, mem=1758.1M)
[05/27 09:54:00   3828s] (I)       Read nets... (mem=1758.1M)
[05/27 09:54:00   3828s] (I)       Number of nets = 24390 ( 73 ignored )
[05/27 09:54:00   3828s] (I)       Done Read nets (cpu=0.100s, mem=1764.6M)
[05/27 09:54:00   3828s] (I)       Read rows... (mem=1764.6M)
[05/27 09:54:00   3828s] (I)       rowRegion is not equal to core box, resetting core box
[05/27 09:54:00   3828s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/27 09:54:00   3828s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/27 09:54:00   3828s] (I)       Done Read rows (cpu=0.000s, mem=1764.6M)
[05/27 09:54:00   3828s] (I)       Identified Clock instances: Flop 3632, Clock buffer/inverter 0, Gate 0, Logic 1
[05/27 09:54:00   3828s] (I)       Read module constraints... (mem=1764.6M)
[05/27 09:54:00   3828s] (I)       Done Read module constraints (cpu=0.000s, mem=1764.6M)
[05/27 09:54:00   3828s] (I)       Done Read data from FE (cpu=0.130s, mem=1764.6M)
[05/27 09:54:00   3828s] (I)       before initializing RouteDB syMemory usage = 1764.6 MB
[05/27 09:54:00   3828s] (I)       == Non-default Options ==
[05/27 09:54:00   3828s] (I)       Maximum routing layer                              : 6
[05/27 09:54:00   3828s] (I)       Buffering-aware routing                            : true
[05/27 09:54:00   3828s] (I)       Spread congestion away from blockages              : true
[05/27 09:54:00   3828s] (I)       Overflow penalty cost                              : 10
[05/27 09:54:00   3828s] (I)       Punch through distance                             : 4642.740000
[05/27 09:54:00   3828s] (I)       Source-to-sink ratio                               : 0.300000
[05/27 09:54:00   3828s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 09:54:00   3828s] (I)       Use row-based GCell size
[05/27 09:54:00   3828s] (I)       GCell unit size  : 5040
[05/27 09:54:00   3828s] (I)       GCell multiplier : 1
[05/27 09:54:00   3828s] (I)       build grid graph
[05/27 09:54:00   3828s] (I)       build grid graph start
[05/27 09:54:00   3828s] [NR-eGR] Track table information for default rule: 
[05/27 09:54:00   3828s] [NR-eGR] metal1 has no routable track
[05/27 09:54:00   3828s] [NR-eGR] metal2 has single uniform track structure
[05/27 09:54:00   3828s] [NR-eGR] metal3 has single uniform track structure
[05/27 09:54:00   3828s] [NR-eGR] metal4 has single uniform track structure
[05/27 09:54:00   3828s] [NR-eGR] metal5 has single uniform track structure
[05/27 09:54:00   3828s] [NR-eGR] metal6 has single uniform track structure
[05/27 09:54:00   3828s] (I)       build grid graph end
[05/27 09:54:00   3828s] (I)       ===========================================================================
[05/27 09:54:00   3828s] (I)       == Report All Rule Vias ==
[05/27 09:54:00   3828s] (I)       ===========================================================================
[05/27 09:54:00   3828s] (I)        Via Rule : (Default)
[05/27 09:54:00   3828s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 09:54:00   3828s] (I)       ---------------------------------------------------------------------------
[05/27 09:54:00   3828s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 09:54:00   3828s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 09:54:00   3828s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 09:54:00   3828s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 09:54:00   3828s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 09:54:00   3828s] (I)       ===========================================================================
[05/27 09:54:00   3828s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1764.61 MB )
[05/27 09:54:00   3828s] (I)       Num PG vias on layer 2 : 0
[05/27 09:54:00   3828s] (I)       Num PG vias on layer 3 : 0
[05/27 09:54:00   3828s] (I)       Num PG vias on layer 4 : 0
[05/27 09:54:00   3828s] (I)       Num PG vias on layer 5 : 0
[05/27 09:54:00   3828s] (I)       Num PG vias on layer 6 : 0
[05/27 09:54:00   3828s] [NR-eGR] Read 32960 PG shapes
[05/27 09:54:00   3828s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1764.61 MB )
[05/27 09:54:00   3828s] [NR-eGR] #Routing Blockages  : 0
[05/27 09:54:00   3828s] [NR-eGR] #Instance Blockages : 2061
[05/27 09:54:00   3828s] [NR-eGR] #PG Blockages       : 32960
[05/27 09:54:00   3828s] [NR-eGR] #Halo Blockages     : 0
[05/27 09:54:00   3828s] [NR-eGR] #Boundary Blockages : 0
[05/27 09:54:00   3828s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 09:54:00   3828s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 09:54:00   3828s] (I)       readDataFromPlaceDB
[05/27 09:54:00   3828s] (I)       Read net information..
[05/27 09:54:00   3828s] [NR-eGR] Read numTotalNets=24390  numIgnoredNets=0
[05/27 09:54:00   3828s] (I)       Read testcase time = 0.010 seconds
[05/27 09:54:00   3828s] 
[05/27 09:54:00   3828s] (I)       early_global_route_priority property id does not exist.
[05/27 09:54:00   3828s] (I)       Start initializing grid graph
[05/27 09:54:00   3828s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 09:54:00   3828s] (I)       End initializing grid graph
[05/27 09:54:00   3828s] (I)       Model blockages into capacity
[05/27 09:54:00   3828s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 09:54:00   3828s] (I)       Started Modeling ( Curr Mem: 1770.00 MB )
[05/27 09:54:00   3828s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 09:54:00   3828s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 09:54:00   3828s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 09:54:00   3828s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 09:54:00   3828s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 09:54:00   3828s] (I)       Finished Modeling ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1770.00 MB )
[05/27 09:54:00   3828s] (I)       -- layer congestion ratio --
[05/27 09:54:00   3828s] (I)       Layer 1 : 0.100000
[05/27 09:54:00   3828s] (I)       Layer 2 : 0.700000
[05/27 09:54:00   3828s] (I)       Layer 3 : 0.700000
[05/27 09:54:00   3828s] (I)       Layer 4 : 0.700000
[05/27 09:54:00   3828s] (I)       Layer 5 : 0.700000
[05/27 09:54:00   3828s] (I)       Layer 6 : 0.700000
[05/27 09:54:00   3828s] (I)       ----------------------------
[05/27 09:54:00   3828s] (I)       Number of ignored nets = 0
[05/27 09:54:00   3828s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 09:54:00   3828s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 09:54:00   3828s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 09:54:00   3828s] (I)       Constructing bin map
[05/27 09:54:00   3828s] (I)       Initialize bin information with width=10080 height=10080
[05/27 09:54:00   3828s] (I)       Done constructing bin map
[05/27 09:54:00   3828s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 09:54:00   3828s] (I)       Before initializing Early Global Route syMemory usage = 1770.0 MB
[05/27 09:54:00   3828s] (I)       Ndr track 0 does not exist
[05/27 09:54:00   3828s] (I)       ---------------------Grid Graph Info--------------------
[05/27 09:54:00   3828s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 09:54:00   3828s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/27 09:54:00   3828s] (I)       Site width          :   620  (dbu)
[05/27 09:54:00   3828s] (I)       Row height          :  5040  (dbu)
[05/27 09:54:00   3828s] (I)       GCell width         :  5040  (dbu)
[05/27 09:54:00   3828s] (I)       GCell height        :  5040  (dbu)
[05/27 09:54:00   3828s] (I)       Grid                :   268   268     6
[05/27 09:54:00   3828s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 09:54:00   3828s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 09:54:00   3828s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 09:54:00   3828s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 09:54:00   3828s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 09:54:00   3828s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 09:54:00   3828s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 09:54:00   3828s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 09:54:00   3828s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 09:54:00   3828s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 09:54:00   3828s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 09:54:00   3828s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 09:54:00   3828s] (I)       --------------------------------------------------------
[05/27 09:54:00   3828s] 
[05/27 09:54:00   3828s] [NR-eGR] ============ Routing rule table ============
[05/27 09:54:00   3828s] [NR-eGR] Rule id: 0  Nets: 24360 
[05/27 09:54:00   3828s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 09:54:00   3828s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 09:54:00   3828s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:54:00   3828s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:54:00   3828s] [NR-eGR] ========================================
[05/27 09:54:00   3828s] [NR-eGR] 
[05/27 09:54:00   3828s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 09:54:00   3828s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 09:54:00   3828s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 09:54:00   3828s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 09:54:00   3828s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 09:54:00   3828s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 09:54:00   3828s] (I)       After initializing Early Global Route syMemory usage = 1772.9 MB
[05/27 09:54:00   3828s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Reset routing kernel
[05/27 09:54:00   3828s] (I)       Started Global Routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       ============= Initialization =============
[05/27 09:54:00   3828s] (I)       totalPins=86092  totalGlobalPin=81206 (94.32%)
[05/27 09:54:00   3828s] (I)       Started Net group 1 ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Build MST ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Generate topology with single threads
[05/27 09:54:00   3828s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 09:54:00   3828s] (I)       #blocked areas for congestion spreading : 21
[05/27 09:54:00   3828s] [NR-eGR] Layer group 1: route 24360 net(s) in layer range [2, 6]
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1a Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1a ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Pattern routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 09:54:00   3828s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Usage: 189197 = (97392 H, 91805 V) = (13.04% H, 12.27% V) = (4.909e+05um H, 4.627e+05um V)
[05/27 09:54:00   3828s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1b Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1b ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Monotonic routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Usage: 189195 = (97389 H, 91806 V) = (13.04% H, 12.27% V) = (4.908e+05um H, 4.627e+05um V)
[05/27 09:54:00   3828s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 9.535428e+05um
[05/27 09:54:00   3828s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1c Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1c ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Two level routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Level2 Grid: 54 x 54
[05/27 09:54:00   3828s] (I)       Started Two Level Routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Two level routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Usage: 189195 = (97389 H, 91806 V) = (13.04% H, 12.27% V) = (4.908e+05um H, 4.627e+05um V)
[05/27 09:54:00   3828s] (I)       Finished Phase 1c ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1d Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1d ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Detoured routing ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Usage: 189196 = (97389 H, 91807 V) = (13.04% H, 12.27% V) = (4.908e+05um H, 4.627e+05um V)
[05/27 09:54:00   3828s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1e Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1e ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Route legalization ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Usage: 189196 = (97389 H, 91807 V) = (13.04% H, 12.27% V) = (4.908e+05um H, 4.627e+05um V)
[05/27 09:54:00   3828s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.535478e+05um
[05/27 09:54:00   3828s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Layer assignment ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Running layer assignment with 1 threads
[05/27 09:54:00   3828s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Net group 1 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] (I)       ============  Phase 1l Route ============
[05/27 09:54:00   3828s] (I)       Started Phase 1l ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       
[05/27 09:54:00   3828s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 09:54:00   3828s] [NR-eGR]                        OverCon            
[05/27 09:54:00   3828s] [NR-eGR]                         #Gcell     %Gcell
[05/27 09:54:00   3828s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 09:54:00   3828s] [NR-eGR] ----------------------------------------------
[05/27 09:54:00   3828s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 09:54:00   3828s] [NR-eGR]  metal2  (2)        16( 0.04%)   ( 0.04%) 
[05/27 09:54:00   3828s] [NR-eGR]  metal3  (3)         9( 0.02%)   ( 0.02%) 
[05/27 09:54:00   3828s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 09:54:00   3828s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 09:54:00   3828s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 09:54:00   3828s] [NR-eGR] ----------------------------------------------
[05/27 09:54:00   3828s] [NR-eGR] Total               25( 0.01%)   ( 0.01%) 
[05/27 09:54:00   3828s] [NR-eGR] 
[05/27 09:54:00   3828s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 09:54:00   3828s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 09:54:00   3828s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 09:54:00   3828s] (I)       ============= track Assignment ============
[05/27 09:54:00   3828s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Started Track Assignment ( Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 09:54:00   3828s] (I)       Running track assignment with 1 threads
[05/27 09:54:00   3828s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:00   3828s] (I)       Run Multi-thread track assignment
[05/27 09:54:01   3829s] (I)       Finished Track Assignment ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Started Export DB wires ( Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Started Export all nets ( Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Started Set wire vias ( Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1772.89 MB )
[05/27 09:54:01   3829s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:54:01   3829s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 86092
[05/27 09:54:01   3829s] [NR-eGR] metal2  (2V) length: 3.489286e+05um, number of vias: 119422
[05/27 09:54:01   3829s] [NR-eGR] metal3  (3H) length: 4.407033e+05um, number of vias: 9632
[05/27 09:54:01   3829s] [NR-eGR] metal4  (4V) length: 1.431290e+05um, number of vias: 1833
[05/27 09:54:01   3829s] [NR-eGR] metal5  (5H) length: 6.219084e+04um, number of vias: 52
[05/27 09:54:01   3829s] [NR-eGR] metal6  (6V) length: 2.408000e+03um, number of vias: 0
[05/27 09:54:01   3829s] [NR-eGR] Total length: 9.973597e+05um, number of vias: 217031
[05/27 09:54:01   3829s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:54:01   3829s] [NR-eGR] Total eGR-routed clock nets wire length: 3.889489e+04um 
[05/27 09:54:01   3829s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:54:01   3829s] Saved RC grid cleaned up.
[05/27 09:54:01   3829s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.61 sec, Real: 1.62 sec, Curr Mem: 1724.12 MB )
[05/27 09:54:01   3829s] ### Creating LA Mngr. totSessionCpu=1:03:50 mem=1718.1M
[05/27 09:54:01   3829s] LayerId::1 widthSet size::4
[05/27 09:54:01   3829s] LayerId::2 widthSet size::4
[05/27 09:54:01   3829s] LayerId::3 widthSet size::4
[05/27 09:54:01   3829s] LayerId::4 widthSet size::4
[05/27 09:54:01   3829s] LayerId::5 widthSet size::4
[05/27 09:54:01   3829s] LayerId::6 widthSet size::2
[05/27 09:54:01   3829s] Updating RC grid for preRoute extraction ...
[05/27 09:54:01   3829s] Initializing multi-corner capacitance tables ... 
[05/27 09:54:01   3829s] Initializing multi-corner resistance tables ...
[05/27 09:54:02   3829s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:54:02   3830s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248149 ; uaWl: 1.000000 ; uaWlH: 0.208278 ; aWlH: 0.000000 ; Pmax: 0.834400 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 09:54:02   3830s] ### Creating LA Mngr, finished. totSessionCpu=1:03:50 mem=1718.1M
[05/27 09:54:02   3830s] Extraction called for design 'CHIP' of instances=22958 and nets=28786 using extraction engine 'preRoute' .
[05/27 09:54:02   3830s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 09:54:02   3830s] Type 'man IMPEXT-3530' for more detail.
[05/27 09:54:02   3830s] PreRoute RC Extraction called for design CHIP.
[05/27 09:54:02   3830s] RC Extraction called in multi-corner(2) mode.
[05/27 09:54:02   3830s] RCMode: PreRoute
[05/27 09:54:02   3830s]       RC Corner Indexes            0       1   
[05/27 09:54:02   3830s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 09:54:02   3830s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 09:54:02   3830s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 09:54:02   3830s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 09:54:02   3830s] Shrink Factor                : 1.00000
[05/27 09:54:02   3830s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 09:54:02   3830s] Using capacitance table file ...
[05/27 09:54:02   3830s] LayerId::1 widthSet size::4
[05/27 09:54:02   3830s] LayerId::2 widthSet size::4
[05/27 09:54:02   3830s] LayerId::3 widthSet size::4
[05/27 09:54:02   3830s] LayerId::4 widthSet size::4
[05/27 09:54:02   3830s] LayerId::5 widthSet size::4
[05/27 09:54:02   3830s] LayerId::6 widthSet size::2
[05/27 09:54:02   3830s] Updating RC grid for preRoute extraction ...
[05/27 09:54:02   3830s] Initializing multi-corner capacitance tables ... 
[05/27 09:54:02   3830s] Initializing multi-corner resistance tables ...
[05/27 09:54:02   3830s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:54:02   3830s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248149 ; uaWl: 1.000000 ; uaWlH: 0.208278 ; aWlH: 0.000000 ; Pmax: 0.834400 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 09:54:02   3830s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1718.125M)
[05/27 09:54:02   3830s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1718.1M
[05/27 09:54:02   3830s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1718.1M
[05/27 09:54:02   3830s] Fast DP-INIT is on for default
[05/27 09:54:02   3830s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.036, MEM:1718.1M
[05/27 09:54:02   3830s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.044, MEM:1718.1M
[05/27 09:54:02   3830s] Starting delay calculation for Setup views
[05/27 09:54:02   3830s] #################################################################################
[05/27 09:54:02   3830s] # Design Stage: PreRoute
[05/27 09:54:02   3830s] # Design Name: CHIP
[05/27 09:54:02   3830s] # Design Mode: 90nm
[05/27 09:54:02   3830s] # Analysis Mode: MMMC Non-OCV 
[05/27 09:54:02   3830s] # Parasitics Mode: No SPEF/RCDB
[05/27 09:54:02   3830s] # Signoff Settings: SI Off 
[05/27 09:54:02   3830s] #################################################################################
[05/27 09:54:04   3832s] Calculate delays in BcWc mode...
[05/27 09:54:04   3832s] Calculate delays in BcWc mode...
[05/27 09:54:04   3832s] Topological Sorting (REAL = 0:00:00.0, MEM = 1729.6M, InitMEM = 1726.2M)
[05/27 09:54:04   3832s] Start delay calculation (fullDC) (1 T). (MEM=1729.64)
[05/27 09:54:04   3832s] End AAE Lib Interpolated Model. (MEM=1746.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 09:54:15   3843s] Total number of fetched objects 24506
[05/27 09:54:15   3843s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 09:54:15   3843s] End delay calculation. (MEM=1762.09 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 09:54:15   3843s] End delay calculation (fullDC). (MEM=1762.09 CPU=0:00:11.2 REAL=0:00:11.0)
[05/27 09:54:15   3843s] *** CDM Built up (cpu=0:00:13.0  real=0:00:13.0  mem= 1762.1M) ***
[05/27 09:54:17   3845s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:15.0 totSessionCpu=1:04:05 mem=1762.1M)
[05/27 09:54:18   3846s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.572  |
|           TNS (ns):| -9.029  |
|    Violating Paths:|   22    |
|          All Paths:|  7264   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1341 (1341)    |    -69     |   1342 (1342)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.808%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1392.0M, totSessionCpu=1:04:06 **
[05/27 09:54:18   3846s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 09:54:18   3846s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:54:18   3846s] ### Creating PhyDesignMc. totSessionCpu=1:04:06 mem=1737.4M
[05/27 09:54:18   3846s] OPERPROF: Starting DPlace-Init at level 1, MEM:1737.4M
[05/27 09:54:18   3846s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:54:18   3846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:     Starting CMU at level 3, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1737.4M
[05/27 09:54:18   3846s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1737.4MB).
[05/27 09:54:18   3846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.091, MEM:1737.4M
[05/27 09:54:18   3846s] TotalInstCnt at PhyDesignMc Initialization: 22,655
[05/27 09:54:18   3846s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:06 mem=1737.4M
[05/27 09:54:18   3846s] TotalInstCnt at PhyDesignMc Destruction: 22,655
[05/27 09:54:18   3846s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:54:18   3846s] ### Creating PhyDesignMc. totSessionCpu=1:04:06 mem=1737.4M
[05/27 09:54:18   3846s] OPERPROF: Starting DPlace-Init at level 1, MEM:1737.4M
[05/27 09:54:18   3846s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:54:18   3846s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:     Starting CMU at level 3, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1737.4M
[05/27 09:54:18   3846s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1737.4M
[05/27 09:54:18   3846s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1737.4MB).
[05/27 09:54:18   3846s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1737.4M
[05/27 09:54:18   3846s] TotalInstCnt at PhyDesignMc Initialization: 22,655
[05/27 09:54:18   3846s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:07 mem=1737.4M
[05/27 09:54:18   3846s] TotalInstCnt at PhyDesignMc Destruction: 22,655
[05/27 09:54:18   3846s] *** Starting optimizing excluded clock nets MEM= 1737.4M) ***
[05/27 09:54:18   3846s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1737.4M) ***
[05/27 09:54:18   3846s] The useful skew maximum allowed delay set by user is: 1
[05/27 09:54:22   3850s] Deleting Lib Analyzer.
[05/27 09:54:22   3850s] 
[05/27 09:54:22   3850s] Optimization is working on the following views:
[05/27 09:54:22   3850s]   Setup views: av_scan_mode_max 
[05/27 09:54:22   3850s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/27 09:54:22   3850s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 09:54:22   3850s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:54:22   3850s] Info: 30 io nets excluded
[05/27 09:54:22   3850s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:54:22   3850s] ### Creating LA Mngr. totSessionCpu=1:04:11 mem=1737.4M
[05/27 09:54:22   3850s] ### Creating LA Mngr, finished. totSessionCpu=1:04:11 mem=1737.4M
[05/27 09:54:22   3850s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:10.7/1:22:44.2 (0.8), mem = 1737.4M
[05/27 09:54:22   3850s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.10
[05/27 09:54:22   3850s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:54:22   3850s] ### Creating PhyDesignMc. totSessionCpu=1:04:11 mem=1745.4M
[05/27 09:54:22   3850s] OPERPROF: Starting DPlace-Init at level 1, MEM:1745.4M
[05/27 09:54:22   3850s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:54:22   3850s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1745.4M
[05/27 09:54:22   3850s] OPERPROF:     Starting CMU at level 3, MEM:1745.4M
[05/27 09:54:22   3850s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1745.4M
[05/27 09:54:22   3850s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1745.4M
[05/27 09:54:22   3850s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1745.4MB).
[05/27 09:54:22   3850s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1745.4M
[05/27 09:54:22   3850s] TotalInstCnt at PhyDesignMc Initialization: 22,655
[05/27 09:54:22   3850s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:11 mem=1745.4M
[05/27 09:54:22   3850s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:22   3850s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:23   3851s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:23   3851s] 
[05/27 09:54:23   3851s] Creating Lib Analyzer ...
[05/27 09:54:23   3851s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:23   3851s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:54:23   3851s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:54:23   3851s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:54:23   3851s] 
[05/27 09:54:23   3851s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:54:26   3854s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:15 mem=1853.5M
[05/27 09:54:26   3854s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:15 mem=1853.5M
[05/27 09:54:26   3854s] Creating Lib Analyzer, finished. 
[05/27 09:54:26   3854s] 
[05/27 09:54:26   3854s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 09:54:28   3856s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1872.6M
[05/27 09:54:28   3856s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1872.6M
[05/27 09:54:28   3857s] 
[05/27 09:54:28   3857s] Netlist preparation processing... 
[05/27 09:54:29   3857s] Removed 0 instance
[05/27 09:54:29   3857s] *info: Marking 0 isolation instances dont touch
[05/27 09:54:29   3857s] *info: Marking 0 level shifter instances dont touch
[05/27 09:54:29   3857s] TotalInstCnt at PhyDesignMc Destruction: 22,655
[05/27 09:54:29   3857s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.10
[05/27 09:54:29   3857s] *** AreaOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 1:04:17.3/1:22:50.7 (0.8), mem = 1853.5M
[05/27 09:54:29   3857s] 
[05/27 09:54:29   3857s] =============================================================================================
[05/27 09:54:29   3857s]  Step TAT Report for SimplifyNetlist #2
[05/27 09:54:29   3857s] =============================================================================================
[05/27 09:54:29   3857s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:54:29   3857s] ---------------------------------------------------------------------------------------------
[05/27 09:54:29   3857s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  54.1 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 09:54:29   3857s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:54:29   3857s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:54:29   3857s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 09:54:29   3857s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.3    1.0
[05/27 09:54:29   3857s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 09:54:29   3857s] [ MISC                   ]          0:00:02.5  (  37.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 09:54:29   3857s] ---------------------------------------------------------------------------------------------
[05/27 09:54:29   3857s]  SimplifyNetlist #2 TOTAL           0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.7    1.0
[05/27 09:54:29   3857s] ---------------------------------------------------------------------------------------------
[05/27 09:54:29   3857s] 
[05/27 09:54:30   3858s] 
[05/27 09:54:30   3858s] Active setup views:
[05/27 09:54:30   3858s]  av_scan_mode_max
[05/27 09:54:30   3858s]   Dominating endpoints: 0
[05/27 09:54:30   3858s]   Dominating TNS: -0.000
[05/27 09:54:30   3858s] 
[05/27 09:54:30   3858s] Deleting Lib Analyzer.
[05/27 09:54:30   3858s] Begin: GigaOpt Global Optimization
[05/27 09:54:30   3858s] *info: use new DP (enabled)
[05/27 09:54:30   3858s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 09:54:30   3858s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:54:30   3858s] Info: 30 io nets excluded
[05/27 09:54:30   3858s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:54:30   3858s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:04:18.5/1:22:52.0 (0.8), mem = 1798.5M
[05/27 09:54:30   3858s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.11
[05/27 09:54:30   3858s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:54:30   3858s] ### Creating PhyDesignMc. totSessionCpu=1:04:18 mem=1798.5M
[05/27 09:54:30   3858s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 09:54:30   3858s] OPERPROF: Starting DPlace-Init at level 1, MEM:1798.5M
[05/27 09:54:30   3858s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:54:30   3858s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1798.5M
[05/27 09:54:30   3858s] OPERPROF:     Starting CMU at level 3, MEM:1798.5M
[05/27 09:54:30   3858s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1798.5M
[05/27 09:54:30   3858s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1798.5M
[05/27 09:54:30   3858s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1798.5MB).
[05/27 09:54:30   3858s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1798.5M
[05/27 09:54:30   3858s] TotalInstCnt at PhyDesignMc Initialization: 22,655
[05/27 09:54:30   3858s] ### Creating PhyDesignMc, finished. totSessionCpu=1:04:19 mem=1798.5M
[05/27 09:54:30   3858s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:30   3858s] 
[05/27 09:54:30   3858s] Creating Lib Analyzer ...
[05/27 09:54:30   3858s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:54:30   3858s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:54:30   3858s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:54:30   3858s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:54:30   3858s] 
[05/27 09:54:30   3858s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:54:34   3862s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:04:22 mem=1798.5M
[05/27 09:54:34   3862s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:04:22 mem=1798.5M
[05/27 09:54:34   3862s] Creating Lib Analyzer, finished. 
[05/27 09:54:34   3862s] 
[05/27 09:54:34   3862s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 09:54:42   3870s] *info: 30 io nets excluded
[05/27 09:54:42   3870s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:54:42   3870s] *info: 2 clock nets excluded
[05/27 09:54:42   3870s] *info: 2 special nets excluded.
[05/27 09:54:42   3870s] *info: 4324 no-driver nets excluded.
[05/27 09:54:45   3873s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1817.6M
[05/27 09:54:45   3873s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1817.6M
[05/27 09:54:45   3873s] ** GigaOpt Global Opt WNS Slack -0.572  TNS Slack -9.029 
[05/27 09:54:45   3873s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:54:45   3873s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:54:45   3873s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:54:45   3873s] |  -0.572|  -9.029|    76.81%|   0:00:00.0| 1817.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:54:54   3882s] |  -0.590|  -9.250|    76.78%|   0:00:09.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:54:55   3883s] |  -0.590|  -9.175|    76.78%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:54:56   3884s] |  -0.590|  -9.175|    76.78%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:00   3888s] |  -0.590|  -9.123|    76.78%|   0:00:04.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:08   3896s] |  -0.592|  -9.119|    76.76%|   0:00:08.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:09   3897s] |  -0.592|  -9.119|    76.76%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:09   3897s] |  -0.592|  -9.119|    76.76%|   0:00:00.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:10   3898s] |  -0.590|  -9.072|    76.76%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:13   3901s] |  -0.591|  -9.075|    76.75%|   0:00:03.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:13   3901s] |  -0.591|  -9.075|    76.76%|   0:00:00.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:14   3902s] |  -0.591|  -9.075|    76.76%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:14   3902s] |  -0.588|  -9.023|    76.76%|   0:00:00.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:16   3904s] |  -0.588|  -9.021|    76.76%|   0:00:02.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:16   3904s] |  -0.588|  -9.021|    76.76%|   0:00:00.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:17   3905s] |  -0.588|  -9.021|    76.76%|   0:00:01.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:17   3906s] |  -0.588|  -9.020|    76.77%|   0:00:00.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:20   3908s] |  -0.588|  -9.020|    76.77%|   0:00:03.0| 1855.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[13]/D    |
[05/27 09:55:20   3908s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:34.5 real=0:00:35.0 mem=1855.8M) ***
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] *** Finish pre-CTS Setup Fixing (cpu=0:00:34.5 real=0:00:35.0 mem=1855.8M) ***
[05/27 09:55:20   3908s] Bottom Preferred Layer:
[05/27 09:55:20   3908s]     None
[05/27 09:55:20   3908s] Via Pillar Rule:
[05/27 09:55:20   3908s]     None
[05/27 09:55:20   3908s] ** GigaOpt Global Opt End WNS Slack -0.588  TNS Slack -9.020 
[05/27 09:55:20   3908s] TotalInstCnt at PhyDesignMc Destruction: 22,596
[05/27 09:55:20   3908s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.11
[05/27 09:55:20   3908s] *** SetupOpt [finish] : cpu/real = 0:00:50.0/0:00:50.0 (1.0), totSession cpu/real = 1:05:08.5/1:23:41.9 (0.8), mem = 1836.7M
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] =============================================================================================
[05/27 09:55:20   3908s]  Step TAT Report for GlobalOpt #2
[05/27 09:55:20   3908s] =============================================================================================
[05/27 09:55:20   3908s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:55:20   3908s] ---------------------------------------------------------------------------------------------
[05/27 09:55:20   3908s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 09:55:20   3908s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   7.2 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 09:55:20   3908s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:55:20   3908s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:55:20   3908s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 09:55:20   3908s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:55:20   3908s] [ TransformInit          ]      1   0:00:10.7  (  21.4 % )     0:00:10.7 /  0:00:10.7    1.0
[05/27 09:55:20   3908s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.1 % )     0:00:34.3 /  0:00:34.3    1.0
[05/27 09:55:20   3908s] [ OptGetWeight           ]     17   0:00:03.4  (   6.8 % )     0:00:03.4 /  0:00:03.4    1.0
[05/27 09:55:20   3908s] [ OptEval                ]     17   0:00:19.9  (  39.8 % )     0:00:19.9 /  0:00:19.9    1.0
[05/27 09:55:20   3908s] [ OptCommit              ]     17   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:55:20   3908s] [ IncrTimingUpdate       ]     10   0:00:01.5  (   3.1 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 09:55:20   3908s] [ PostCommitDelayCalc    ]     17   0:00:01.1  (   2.2 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 09:55:20   3908s] [ SetupOptGetWorkingSet  ]     17   0:00:03.0  (   5.9 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 09:55:20   3908s] [ SetupOptGetActiveNode  ]     17   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/27 09:55:20   3908s] [ SetupOptSlackGraph     ]     17   0:00:04.2  (   8.5 % )     0:00:04.2 /  0:00:04.2    1.0
[05/27 09:55:20   3908s] [ MISC                   ]          0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 09:55:20   3908s] ---------------------------------------------------------------------------------------------
[05/27 09:55:20   3908s]  GlobalOpt #2 TOTAL                 0:00:50.0  ( 100.0 % )     0:00:50.0 /  0:00:50.0    1.0
[05/27 09:55:20   3908s] ---------------------------------------------------------------------------------------------
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] End: GigaOpt Global Optimization
[05/27 09:55:20   3908s] *** Timing NOT met, worst failing slack is -0.588
[05/27 09:55:20   3908s] *** Check timing (0:00:00.0)
[05/27 09:55:20   3908s] Deleting Lib Analyzer.
[05/27 09:55:20   3908s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/27 09:55:20   3908s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:55:20   3908s] Info: 30 io nets excluded
[05/27 09:55:20   3908s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:55:20   3908s] ### Creating LA Mngr. totSessionCpu=1:05:09 mem=1796.7M
[05/27 09:55:20   3908s] ### Creating LA Mngr, finished. totSessionCpu=1:05:09 mem=1796.7M
[05/27 09:55:20   3908s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/27 09:55:20   3908s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:55:20   3908s] ### Creating PhyDesignMc. totSessionCpu=1:05:09 mem=1815.8M
[05/27 09:55:20   3908s] OPERPROF: Starting DPlace-Init at level 1, MEM:1815.8M
[05/27 09:55:20   3908s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:55:20   3908s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1815.8M
[05/27 09:55:20   3908s] OPERPROF:     Starting CMU at level 3, MEM:1815.8M
[05/27 09:55:20   3908s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1815.8M
[05/27 09:55:20   3908s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1815.8M
[05/27 09:55:20   3908s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1815.8MB).
[05/27 09:55:20   3908s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1815.8M
[05/27 09:55:20   3908s] TotalInstCnt at PhyDesignMc Initialization: 22,596
[05/27 09:55:20   3908s] ### Creating PhyDesignMc, finished. totSessionCpu=1:05:09 mem=1815.8M
[05/27 09:55:20   3908s] Begin: Area Reclaim Optimization
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] Creating Lib Analyzer ...
[05/27 09:55:20   3908s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:55:20   3908s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:55:20   3908s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:55:20   3908s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:55:20   3908s] 
[05/27 09:55:20   3908s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:55:23   3911s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:05:12 mem=1817.8M
[05/27 09:55:23   3911s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:05:12 mem=1817.8M
[05/27 09:55:23   3911s] Creating Lib Analyzer, finished. 
[05/27 09:55:23   3911s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:05:12.0/1:23:45.5 (0.8), mem = 1817.8M
[05/27 09:55:23   3911s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.12
[05/27 09:55:24   3912s] 
[05/27 09:55:24   3912s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 09:55:25   3913s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1817.8M
[05/27 09:55:25   3913s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1817.8M
[05/27 09:55:25   3913s] Reclaim Optimization WNS Slack -0.588  TNS Slack -9.020 Density 76.77
[05/27 09:55:25   3913s] +----------+---------+--------+--------+------------+--------+
[05/27 09:55:25   3913s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 09:55:25   3913s] +----------+---------+--------+--------+------------+--------+
[05/27 09:55:25   3913s] |    76.77%|        -|  -0.588|  -9.020|   0:00:00.0| 1817.8M|
[05/27 09:55:33   3921s] |    76.70%|       33|  -0.587|  -9.014|   0:00:08.0| 1855.9M|
[05/27 09:55:33   3921s] |    76.70%|        1|  -0.587|  -9.014|   0:00:00.0| 1855.9M|
[05/27 09:55:33   3922s] |    76.70%|        1|  -0.587|  -9.014|   0:00:00.0| 1855.9M|
[05/27 09:55:34   3922s] |    76.70%|        1|  -0.587|  -9.014|   0:00:01.0| 1855.9M|
[05/27 09:55:34   3922s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:55:34   3922s] |    76.70%|        0|  -0.587|  -9.014|   0:00:00.0| 1855.9M|
[05/27 09:55:36   3925s] |    76.69%|        9|  -0.587|  -9.006|   0:00:02.0| 1855.9M|
[05/27 09:55:51   3939s] |    76.48%|      354|  -0.555|  -8.580|   0:00:15.0| 1855.9M|
[05/27 09:55:52   3941s] |    76.46%|       21|  -0.555|  -8.577|   0:00:01.0| 1855.9M|
[05/27 09:55:53   3941s] |    76.46%|        2|  -0.555|  -8.577|   0:00:01.0| 1855.9M|
[05/27 09:55:53   3941s] |    76.46%|        0|  -0.555|  -8.577|   0:00:00.0| 1855.9M|
[05/27 09:55:53   3941s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 09:55:53   3941s] |    76.46%|        0|  -0.555|  -8.577|   0:00:00.0| 1855.9M|
[05/27 09:55:53   3941s] +----------+---------+--------+--------+------------+--------+
[05/27 09:55:53   3941s] Reclaim Optimization End WNS Slack -0.555  TNS Slack -8.577 Density 76.46
[05/27 09:55:53   3941s] 
[05/27 09:55:53   3941s] ** Summary: Restruct = 36 Buffer Deletion = 3 Declone = 6 Resize = 238 **
[05/27 09:55:53   3941s] --------------------------------------------------------------
[05/27 09:55:53   3941s] |                                   | Total     | Sequential |
[05/27 09:55:53   3941s] --------------------------------------------------------------
[05/27 09:55:53   3941s] | Num insts resized                 |     230  |       5    |
[05/27 09:55:53   3941s] | Num insts undone                  |     139  |       4    |
[05/27 09:55:53   3941s] | Num insts Downsized               |     230  |       5    |
[05/27 09:55:53   3941s] | Num insts Samesized               |       0  |       0    |
[05/27 09:55:53   3941s] | Num insts Upsized                 |       0  |       0    |
[05/27 09:55:53   3941s] | Num multiple commits+uncommits    |       8  |       -    |
[05/27 09:55:53   3941s] --------------------------------------------------------------
[05/27 09:55:53   3941s] Bottom Preferred Layer:
[05/27 09:55:53   3941s]     None
[05/27 09:55:53   3941s] Via Pillar Rule:
[05/27 09:55:53   3941s]     None
[05/27 09:55:53   3941s] End: Core Area Reclaim Optimization (cpu = 0:00:32.8) (real = 0:00:33.0) **
[05/27 09:55:53   3941s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.12
[05/27 09:55:53   3941s] *** AreaOpt [finish] : cpu/real = 0:00:29.7/0:00:29.6 (1.0), totSession cpu/real = 1:05:41.6/1:24:15.1 (0.8), mem = 1855.9M
[05/27 09:55:53   3941s] 
[05/27 09:55:53   3941s] =============================================================================================
[05/27 09:55:53   3941s]  Step TAT Report for AreaOpt #13
[05/27 09:55:53   3941s] =============================================================================================
[05/27 09:55:53   3941s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 09:55:53   3941s] ---------------------------------------------------------------------------------------------
[05/27 09:55:53   3941s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 09:55:53   3941s] [ LibAnalyzerInit        ]      1   0:00:03.2  (   9.6 % )     0:00:03.2 /  0:00:03.1    1.0
[05/27 09:55:53   3941s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:55:53   3941s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 09:55:53   3941s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 09:55:53   3941s] [ OptSingleIteration     ]     11   0:00:00.6  (   1.9 % )     0:00:27.2 /  0:00:27.3    1.0
[05/27 09:55:53   3941s] [ OptGetWeight           ]    932   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.5
[05/27 09:55:53   3941s] [ OptEval                ]    932   0:00:14.2  (  43.2 % )     0:00:14.2 /  0:00:14.2    1.0
[05/27 09:55:53   3941s] [ OptCommit              ]    932   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.3
[05/27 09:55:53   3941s] [ IncrTimingUpdate       ]    181   0:00:06.6  (  20.1 % )     0:00:06.6 /  0:00:06.5    1.0
[05/27 09:55:53   3941s] [ PostCommitDelayCalc    ]    990   0:00:05.6  (  16.9 % )     0:00:05.6 /  0:00:05.6    1.0
[05/27 09:55:53   3941s] [ MISC                   ]          0:00:02.1  (   6.4 % )     0:00:02.1 /  0:00:02.1    1.0
[05/27 09:55:53   3941s] ---------------------------------------------------------------------------------------------
[05/27 09:55:53   3941s]  AreaOpt #13 TOTAL                  0:00:32.8  ( 100.0 % )     0:00:32.8 /  0:00:32.8    1.0
[05/27 09:55:53   3941s] ---------------------------------------------------------------------------------------------
[05/27 09:55:53   3941s] 
[05/27 09:55:53   3941s] Executing incremental physical updates
[05/27 09:55:53   3941s] Executing incremental physical updates
[05/27 09:55:53   3941s] TotalInstCnt at PhyDesignMc Destruction: 22,539
[05/27 09:55:53   3941s] End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:33, mem=1798.87M, totSessionCpu=1:05:42).
[05/27 09:55:54   3942s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1798.9M
[05/27 09:55:54   3942s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:1798.9M
[05/27 09:55:54   3942s] **INFO: Flow update: Design is easy to close.
[05/27 09:55:54   3942s] 
[05/27 09:55:54   3942s] *** Start incrementalPlace ***
[05/27 09:55:54   3942s] User Input Parameters:
[05/27 09:55:54   3942s] - Congestion Driven    : On
[05/27 09:55:54   3942s] - Timing Driven        : On
[05/27 09:55:54   3942s] - Area-Violation Based : On
[05/27 09:55:54   3942s] - Start Rollback Level : -5
[05/27 09:55:54   3942s] - Legalized            : On
[05/27 09:55:54   3942s] - Window Based         : Off
[05/27 09:55:54   3942s] - eDen incr mode       : Off
[05/27 09:55:54   3942s] - Small incr mode      : Off
[05/27 09:55:54   3942s] 
[05/27 09:55:54   3942s] no activity file in design. spp won't run.
[05/27 09:55:54   3942s] Effort level <high> specified for reg2reg path_group
[05/27 09:55:55   3943s] Collecting buffer chain nets ...
[05/27 09:55:55   3943s] No Views given, use default active views for adaptive view pruning
[05/27 09:55:55   3943s] SKP will enable view:
[05/27 09:55:55   3943s]   av_scan_mode_max
[05/27 09:55:55   3943s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1800.9M
[05/27 09:55:55   3943s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.018, MEM:1800.9M
[05/27 09:55:55   3943s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1800.9M
[05/27 09:55:55   3943s] Starting Early Global Route congestion estimation: mem = 1800.9M
[05/27 09:55:55   3943s] (I)       Started Loading and Dumping File ( Curr Mem: 1800.87 MB )
[05/27 09:55:55   3943s] (I)       Reading DB...
[05/27 09:55:55   3943s] (I)       Read data from FE... (mem=1800.9M)
[05/27 09:55:55   3943s] (I)       Read nodes and places... (mem=1800.9M)
[05/27 09:55:55   3943s] (I)       Done Read nodes and places (cpu=0.030s, mem=1807.2M)
[05/27 09:55:55   3943s] (I)       Read nets... (mem=1807.2M)
[05/27 09:55:55   3943s] (I)       Done Read nets (cpu=0.080s, mem=1813.7M)
[05/27 09:55:55   3943s] (I)       Done Read data from FE (cpu=0.110s, mem=1813.7M)
[05/27 09:55:55   3943s] (I)       before initializing RouteDB syMemory usage = 1813.7 MB
[05/27 09:55:55   3943s] (I)       == Non-default Options ==
[05/27 09:55:55   3943s] (I)       Maximum routing layer                              : 6
[05/27 09:55:55   3943s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 09:55:55   3943s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 09:55:55   3943s] (I)       Use row-based GCell size
[05/27 09:55:55   3943s] (I)       GCell unit size  : 5040
[05/27 09:55:55   3943s] (I)       GCell multiplier : 1
[05/27 09:55:55   3943s] (I)       build grid graph
[05/27 09:55:55   3943s] (I)       build grid graph start
[05/27 09:55:55   3943s] [NR-eGR] Track table information for default rule: 
[05/27 09:55:55   3943s] [NR-eGR] metal1 has no routable track
[05/27 09:55:55   3943s] [NR-eGR] metal2 has single uniform track structure
[05/27 09:55:55   3943s] [NR-eGR] metal3 has single uniform track structure
[05/27 09:55:55   3943s] [NR-eGR] metal4 has single uniform track structure
[05/27 09:55:55   3943s] [NR-eGR] metal5 has single uniform track structure
[05/27 09:55:55   3943s] [NR-eGR] metal6 has single uniform track structure
[05/27 09:55:55   3943s] (I)       build grid graph end
[05/27 09:55:55   3943s] (I)       ===========================================================================
[05/27 09:55:55   3943s] (I)       == Report All Rule Vias ==
[05/27 09:55:55   3943s] (I)       ===========================================================================
[05/27 09:55:55   3943s] (I)        Via Rule : (Default)
[05/27 09:55:55   3943s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 09:55:55   3943s] (I)       ---------------------------------------------------------------------------
[05/27 09:55:55   3943s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 09:55:55   3943s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 09:55:55   3943s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 09:55:55   3943s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 09:55:55   3943s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 09:55:55   3943s] (I)       ===========================================================================
[05/27 09:55:55   3943s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1813.74 MB )
[05/27 09:55:55   3943s] (I)       Num PG vias on layer 2 : 0
[05/27 09:55:55   3943s] (I)       Num PG vias on layer 3 : 0
[05/27 09:55:55   3943s] (I)       Num PG vias on layer 4 : 0
[05/27 09:55:55   3943s] (I)       Num PG vias on layer 5 : 0
[05/27 09:55:55   3943s] (I)       Num PG vias on layer 6 : 0
[05/27 09:55:55   3943s] [NR-eGR] Read 32960 PG shapes
[05/27 09:55:55   3943s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1813.74 MB )
[05/27 09:55:55   3943s] [NR-eGR] #Routing Blockages  : 0
[05/27 09:55:55   3943s] [NR-eGR] #Instance Blockages : 2061
[05/27 09:55:55   3943s] [NR-eGR] #PG Blockages       : 32960
[05/27 09:55:55   3943s] [NR-eGR] #Halo Blockages     : 0
[05/27 09:55:55   3943s] [NR-eGR] #Boundary Blockages : 0
[05/27 09:55:55   3943s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 09:55:55   3943s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 09:55:55   3943s] (I)       readDataFromPlaceDB
[05/27 09:55:55   3943s] (I)       Read net information..
[05/27 09:55:55   3943s] [NR-eGR] Read numTotalNets=24274  numIgnoredNets=0
[05/27 09:55:55   3943s] (I)       Read testcase time = 0.010 seconds
[05/27 09:55:55   3943s] 
[05/27 09:55:55   3943s] (I)       early_global_route_priority property id does not exist.
[05/27 09:55:55   3943s] (I)       Start initializing grid graph
[05/27 09:55:55   3943s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 09:55:55   3943s] (I)       End initializing grid graph
[05/27 09:55:55   3943s] (I)       Model blockages into capacity
[05/27 09:55:55   3943s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 09:55:55   3943s] (I)       Started Modeling ( Curr Mem: 1819.12 MB )
[05/27 09:55:55   3943s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 09:55:55   3943s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 09:55:55   3943s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 09:55:55   3943s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 09:55:55   3943s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 09:55:55   3943s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1819.12 MB )
[05/27 09:55:55   3943s] (I)       -- layer congestion ratio --
[05/27 09:55:55   3943s] (I)       Layer 1 : 0.100000
[05/27 09:55:55   3943s] (I)       Layer 2 : 0.700000
[05/27 09:55:55   3943s] (I)       Layer 3 : 0.700000
[05/27 09:55:55   3943s] (I)       Layer 4 : 0.700000
[05/27 09:55:55   3943s] (I)       Layer 5 : 0.700000
[05/27 09:55:55   3943s] (I)       Layer 6 : 0.700000
[05/27 09:55:55   3943s] (I)       ----------------------------
[05/27 09:55:55   3943s] (I)       Number of ignored nets = 0
[05/27 09:55:55   3943s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 09:55:55   3943s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 09:55:55   3943s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 09:55:55   3943s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 09:55:55   3943s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 09:55:55   3943s] (I)       Before initializing Early Global Route syMemory usage = 1819.1 MB
[05/27 09:55:55   3943s] (I)       Ndr track 0 does not exist
[05/27 09:55:55   3943s] (I)       ---------------------Grid Graph Info--------------------
[05/27 09:55:55   3943s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 09:55:55   3943s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 09:55:55   3943s] (I)       Site width          :   620  (dbu)
[05/27 09:55:55   3943s] (I)       Row height          :  5040  (dbu)
[05/27 09:55:55   3943s] (I)       GCell width         :  5040  (dbu)
[05/27 09:55:55   3943s] (I)       GCell height        :  5040  (dbu)
[05/27 09:55:55   3943s] (I)       Grid                :   268   268     6
[05/27 09:55:55   3943s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 09:55:55   3943s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 09:55:55   3943s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 09:55:55   3943s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 09:55:55   3943s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 09:55:55   3943s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 09:55:55   3943s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 09:55:55   3943s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 09:55:55   3943s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 09:55:55   3943s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 09:55:55   3943s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 09:55:55   3943s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 09:55:55   3943s] (I)       --------------------------------------------------------
[05/27 09:55:55   3943s] 
[05/27 09:55:55   3943s] [NR-eGR] ============ Routing rule table ============
[05/27 09:55:55   3943s] [NR-eGR] Rule id: 0  Nets: 24244 
[05/27 09:55:55   3943s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 09:55:55   3943s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 09:55:55   3943s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:55:55   3943s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:55:55   3943s] [NR-eGR] ========================================
[05/27 09:55:55   3943s] [NR-eGR] 
[05/27 09:55:55   3943s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 09:55:55   3943s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 09:55:55   3943s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 09:55:55   3943s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 09:55:55   3943s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 09:55:55   3943s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 09:55:55   3943s] (I)       After initializing Early Global Route syMemory usage = 1822.0 MB
[05/27 09:55:55   3943s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Reset routing kernel
[05/27 09:55:55   3943s] (I)       Started Global Routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       ============= Initialization =============
[05/27 09:55:55   3943s] (I)       totalPins=85812  totalGlobalPin=80994 (94.39%)
[05/27 09:55:55   3943s] (I)       Started Net group 1 ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Build MST ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Generate topology with single threads
[05/27 09:55:55   3943s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 09:55:55   3943s] [NR-eGR] Layer group 1: route 24244 net(s) in layer range [2, 6]
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1a Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1a ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Pattern routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 09:55:55   3943s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Usage: 187255 = (95687 H, 91568 V) = (12.81% H, 12.23% V) = (4.823e+05um H, 4.615e+05um V)
[05/27 09:55:55   3943s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1b Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1b ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Monotonic routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Usage: 187254 = (95685 H, 91569 V) = (12.81% H, 12.23% V) = (4.823e+05um H, 4.615e+05um V)
[05/27 09:55:55   3943s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 9.437602e+05um
[05/27 09:55:55   3943s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1c Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1c ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Two level routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Level2 Grid: 54 x 54
[05/27 09:55:55   3943s] (I)       Started Two Level Routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Usage: 187254 = (95685 H, 91569 V) = (12.81% H, 12.23% V) = (4.823e+05um H, 4.615e+05um V)
[05/27 09:55:55   3943s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1d Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1d ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Detoured routing ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Usage: 187255 = (95685 H, 91570 V) = (12.81% H, 12.23% V) = (4.823e+05um H, 4.615e+05um V)
[05/27 09:55:55   3943s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1e Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1e ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Route legalization ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Usage: 187255 = (95685 H, 91570 V) = (12.81% H, 12.23% V) = (4.823e+05um H, 4.615e+05um V)
[05/27 09:55:55   3943s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.437652e+05um
[05/27 09:55:55   3943s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Started Layer assignment ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Running layer assignment with 1 threads
[05/27 09:55:55   3943s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] (I)       ============  Phase 1l Route ============
[05/27 09:55:55   3943s] (I)       Started Phase 1l ( Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       
[05/27 09:55:55   3943s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 09:55:55   3943s] [NR-eGR]                        OverCon            
[05/27 09:55:55   3943s] [NR-eGR]                         #Gcell     %Gcell
[05/27 09:55:55   3943s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 09:55:55   3943s] [NR-eGR] ----------------------------------------------
[05/27 09:55:55   3943s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 09:55:55   3943s] [NR-eGR]  metal2  (2)        17( 0.04%)   ( 0.04%) 
[05/27 09:55:55   3943s] [NR-eGR]  metal3  (3)         7( 0.02%)   ( 0.02%) 
[05/27 09:55:55   3943s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 09:55:55   3943s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 09:55:55   3943s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 09:55:55   3943s] [NR-eGR] ----------------------------------------------
[05/27 09:55:55   3943s] [NR-eGR] Total               24( 0.01%)   ( 0.01%) 
[05/27 09:55:55   3943s] [NR-eGR] 
[05/27 09:55:55   3943s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1822.00 MB )
[05/27 09:55:55   3943s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 09:55:55   3943s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 09:55:55   3943s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 09:55:55   3943s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 1822.0M
[05/27 09:55:55   3943s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.570, REAL:0.572, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF: Starting HotSpotCal at level 1, MEM:1822.0M
[05/27 09:55:55   3943s] [hotspot] +------------+---------------+---------------+
[05/27 09:55:55   3943s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 09:55:55   3943s] [hotspot] +------------+---------------+---------------+
[05/27 09:55:55   3943s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 09:55:55   3943s] [hotspot] +------------+---------------+---------------+
[05/27 09:55:55   3943s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 09:55:55   3943s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 09:55:55   3943s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1822.0M
[05/27 09:55:55   3943s] 
[05/27 09:55:55   3943s] === incrementalPlace Internal Loop 1 ===
[05/27 09:55:55   3943s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 09:55:55   3943s] OPERPROF: Starting IPInitSPData at level 1, MEM:1822.0M
[05/27 09:55:55   3943s] #spOpts: minPadR=1.1 
[05/27 09:55:55   3943s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:   Starting post-place ADS at level 2, MEM:1822.0M
[05/27 09:55:55   3943s] ADSU 0.956 -> 0.956. GS 40.320
[05/27 09:55:55   3943s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.062, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:   Starting spMPad at level 2, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:     Starting spContextMPad at level 3, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1822.0M
[05/27 09:55:55   3943s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1822.0M
[05/27 09:55:55   3943s] no activity file in design. spp won't run.
[05/27 09:55:55   3943s] [spp] 0
[05/27 09:55:55   3943s] [adp] 0:1:1:3
[05/27 09:55:55   3943s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.008, MEM:1822.0M
[05/27 09:55:55   3943s] SP #FI/SF FL/PI 0/0 22539/0
[05/27 09:55:55   3943s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.187, MEM:1822.0M
[05/27 09:55:55   3943s] PP off. flexM 0
[05/27 09:55:55   3943s] OPERPROF: Starting CDPad at level 1, MEM:1822.0M
[05/27 09:55:55   3943s] 3DP is on.
[05/27 09:55:55   3943s] 3DP OF M2 0.002, M4 0.000. Diff 0
[05/27 09:55:55   3943s] design sh 0.044.
[05/27 09:55:55   3943s] design sh 0.044.
[05/27 09:55:55   3943s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/27 09:55:55   3943s] design sh 0.041.
[05/27 09:55:56   3944s] CDPadU 1.049 -> 0.959. R=0.956, N=22539, GS=5.040
[05/27 09:55:56   3944s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.297, MEM:1823.4M
[05/27 09:55:56   3944s] OPERPROF: Starting InitSKP at level 1, MEM:1823.4M
[05/27 09:55:56   3944s] no activity file in design. spp won't run.
[05/27 09:55:58   3946s] no activity file in design. spp won't run.
[05/27 09:56:01   3949s] *** Finished SKP initialization (cpu=0:00:05.5, real=0:00:05.0)***
[05/27 09:56:01   3949s] OPERPROF: Finished InitSKP at level 1, CPU:5.530, REAL:5.504, MEM:1850.0M
[05/27 09:56:01   3949s] NP #FI/FS/SF FL/PI: 0/303/0 22539/0
[05/27 09:56:01   3949s] no activity file in design. spp won't run.
[05/27 09:56:01   3949s] 
[05/27 09:56:01   3949s] AB Est...
[05/27 09:56:01   3949s] OPERPROF: Starting npPlace at level 1, MEM:1852.1M
[05/27 09:56:01   3949s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.101, MEM:1901.9M
[05/27 09:56:01   3949s] Iteration  4: Skipped, with CDP Off
[05/27 09:56:01   3949s] 
[05/27 09:56:01   3949s] AB Est...
[05/27 09:56:01   3949s] OPERPROF: Starting npPlace at level 1, MEM:1901.9M
[05/27 09:56:01   3950s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.093, MEM:1901.9M
[05/27 09:56:02   3950s] Iteration  5: Skipped, with CDP Off
[05/27 09:56:02   3950s] 
[05/27 09:56:02   3950s] AB Est...
[05/27 09:56:02   3950s] OPERPROF: Starting npPlace at level 1, MEM:1901.9M
[05/27 09:56:02   3950s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.099, MEM:1901.9M
[05/27 09:56:02   3950s] Iteration  6: Skipped, with CDP Off
[05/27 09:56:02   3950s] OPERPROF: Starting npPlace at level 1, MEM:1901.9M
[05/27 09:56:02   3950s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/27 09:56:02   3950s] No instances found in the vector
[05/27 09:56:02   3950s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1901.9M, DRC: 0)
[05/27 09:56:02   3950s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:56:11   3959s] Iteration  7: Total net bbox = 6.164e+05 (3.33e+05 2.83e+05)
[05/27 09:56:11   3959s]               Est.  stn bbox = 8.299e+05 (4.54e+05 3.76e+05)
[05/27 09:56:11   3959s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 1971.2M
[05/27 09:56:11   3959s] OPERPROF: Finished npPlace at level 1, CPU:9.230, REAL:9.363, MEM:1971.2M
[05/27 09:56:11   3959s] no activity file in design. spp won't run.
[05/27 09:56:11   3959s] NP #FI/FS/SF FL/PI: 0/303/0 22539/0
[05/27 09:56:11   3959s] no activity file in design. spp won't run.
[05/27 09:56:11   3959s] OPERPROF: Starting npPlace at level 1, MEM:1971.2M
[05/27 09:56:12   3960s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/27 09:56:12   3960s] No instances found in the vector
[05/27 09:56:12   3960s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1971.2M, DRC: 0)
[05/27 09:56:12   3960s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:56:32   3979s] Iteration  8: Total net bbox = 6.553e+05 (3.55e+05 3.01e+05)
[05/27 09:56:32   3979s]               Est.  stn bbox = 8.793e+05 (4.80e+05 3.99e+05)
[05/27 09:56:32   3979s]               cpu = 0:00:19.7 real = 0:00:20.0 mem = 1958.2M
[05/27 09:56:32   3979s] OPERPROF: Finished npPlace at level 1, CPU:19.760, REAL:20.018, MEM:1958.2M
[05/27 09:56:32   3979s] no activity file in design. spp won't run.
[05/27 09:56:32   3979s] NP #FI/FS/SF FL/PI: 0/303/0 22539/0
[05/27 09:56:32   3979s] no activity file in design. spp won't run.
[05/27 09:56:32   3980s] OPERPROF: Starting npPlace at level 1, MEM:1958.2M
[05/27 09:56:32   3980s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 09:56:32   3980s] No instances found in the vector
[05/27 09:56:32   3980s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1958.2M, DRC: 0)
[05/27 09:56:32   3980s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:57:06   4013s] Iteration  9: Total net bbox = 6.829e+05 (3.70e+05 3.13e+05)
[05/27 09:57:06   4013s]               Est.  stn bbox = 9.087e+05 (4.97e+05 4.12e+05)
[05/27 09:57:06   4013s]               cpu = 0:00:33.8 real = 0:00:34.0 mem = 1958.1M
[05/27 09:57:06   4013s] OPERPROF: Finished npPlace at level 1, CPU:33.850, REAL:34.248, MEM:1958.1M
[05/27 09:57:06   4013s] no activity file in design. spp won't run.
[05/27 09:57:06   4013s] NP #FI/FS/SF FL/PI: 0/303/0 22539/0
[05/27 09:57:06   4014s] no activity file in design. spp won't run.
[05/27 09:57:06   4014s] OPERPROF: Starting npPlace at level 1, MEM:1958.1M
[05/27 09:57:06   4014s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 09:57:06   4014s] No instances found in the vector
[05/27 09:57:06   4014s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1958.1M, DRC: 0)
[05/27 09:57:06   4014s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:57:06   4014s] Starting Early Global Route supply map. mem = 1958.1M
[05/27 09:57:07   4014s] Finished Early Global Route supply map. mem = 1973.9M
[05/27 09:58:27   4094s] Iteration 10: Total net bbox = 7.539e+05 (4.06e+05 3.48e+05)
[05/27 09:58:27   4094s]               Est.  stn bbox = 9.781e+05 (5.32e+05 4.46e+05)
[05/27 09:58:27   4094s]               cpu = 0:01:20 real = 0:01:21 mem = 1958.9M
[05/27 09:58:27   4094s] OPERPROF: Finished npPlace at level 1, CPU:80.560, REAL:80.463, MEM:1958.9M
[05/27 09:58:27   4094s] no activity file in design. spp won't run.
[05/27 09:58:27   4094s] NP #FI/FS/SF FL/PI: 0/303/0 22539/0
[05/27 09:58:27   4094s] no activity file in design. spp won't run.
[05/27 09:58:27   4095s] OPERPROF: Starting npPlace at level 1, MEM:1958.9M
[05/27 09:58:27   4095s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 09:58:27   4095s] No instances found in the vector
[05/27 09:58:27   4095s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1958.9M, DRC: 0)
[05/27 09:58:27   4095s] 0 (out of 0) MH cells were successfully legalized.
[05/27 09:58:41   4109s] Iteration 11: Total net bbox = 7.657e+05 (4.12e+05 3.54e+05)
[05/27 09:58:41   4109s]               Est.  stn bbox = 9.890e+05 (5.37e+05 4.52e+05)
[05/27 09:58:41   4109s]               cpu = 0:00:14.1 real = 0:00:14.0 mem = 1961.2M
[05/27 09:58:41   4109s] OPERPROF: Finished npPlace at level 1, CPU:14.130, REAL:14.119, MEM:1961.2M
[05/27 09:58:41   4109s] Move report: Timing Driven Placement moves 22539 insts, mean move: 44.80 um, max move: 270.84 um
[05/27 09:58:41   4109s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC838_N1001): (726.64, 331.08) --> (975.31, 353.25)
[05/27 09:58:41   4109s] no activity file in design. spp won't run.
[05/27 09:58:41   4109s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.006, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.029, MEM:1961.2M
[05/27 09:58:41   4109s] 
[05/27 09:58:41   4109s] Finished Incremental Placement (cpu=0:02:46, real=0:02:46, mem=1961.2M)
[05/27 09:58:41   4109s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 09:58:41   4109s] Type 'man IMPSP-9025' for more detail.
[05/27 09:58:41   4109s] CongRepair sets shifter mode to gplace
[05/27 09:58:41   4109s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1961.2M
[05/27 09:58:41   4109s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 09:58:41   4109s] All LLGs are deleted
[05/27 09:58:41   4109s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1961.2M
[05/27 09:58:41   4109s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1961.2M
[05/27 09:58:42   4109s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1961.2M
[05/27 09:58:42   4109s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1961.2M
[05/27 09:58:42   4109s] Core basic site is core_5040
[05/27 09:58:42   4109s] Fast DP-INIT is on for default
[05/27 09:58:42   4109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:58:42   4109s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.040, MEM:1961.9M
[05/27 09:58:42   4109s] OPERPROF:         Starting CMU at level 5, MEM:1961.9M
[05/27 09:58:42   4109s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:1961.9M
[05/27 09:58:42   4109s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.053, MEM:1961.9M
[05/27 09:58:42   4109s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1961.9MB).
[05/27 09:58:42   4109s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.150, REAL:0.088, MEM:1961.9M
[05/27 09:58:42   4109s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.160, REAL:0.088, MEM:1961.9M
[05/27 09:58:42   4109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.17
[05/27 09:58:42   4109s] OPERPROF:   Starting RefinePlace at level 2, MEM:1961.9M
[05/27 09:58:42   4109s] *** Starting refinePlace (1:08:30 mem=1961.9M) ***
[05/27 09:58:42   4109s] Total net bbox length = 7.999e+05 (4.423e+05 3.576e+05) (ext = 2.186e+04)
[05/27 09:58:42   4109s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:58:42   4109s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1961.9M
[05/27 09:58:42   4109s] Starting refinePlace ...
[05/27 09:58:42   4109s] ** Cut row section cpu time 0:00:00.0.
[05/27 09:58:42   4109s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 09:58:42   4110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1961.9MB) @(1:08:30 - 1:08:30).
[05/27 09:58:42   4110s] Move report: preRPlace moves 22539 insts, mean move: 1.49 um, max move: 8.72 um
[05/27 09:58:42   4110s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6891_0): (700.61, 408.57) --> (706.18, 411.72)
[05/27 09:58:42   4110s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 09:58:42   4110s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 09:58:42   4110s] Placement tweakage begins.
[05/27 09:58:42   4110s] wire length = 1.014e+06
[05/27 09:58:44   4112s] wire length = 9.606e+05
[05/27 09:58:44   4112s] Placement tweakage ends.
[05/27 09:58:44   4112s] Move report: tweak moves 4818 insts, mean move: 4.85 um, max move: 39.06 um
[05/27 09:58:44   4112s] 	Max move on inst (top_in/pricing0/mc_core0/r957/U220): (414.78, 628.44) --> (375.72, 628.44)
[05/27 09:58:44   4112s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1961.9MB) @(1:08:30 - 1:08:32).
[05/27 09:58:44   4112s] 
[05/27 09:58:44   4112s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 09:58:45   4112s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 09:58:45   4112s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1961.9MB) @(1:08:32 - 1:08:33).
[05/27 09:58:45   4112s] Move report: Detail placement moves 22539 insts, mean move: 2.45 um, max move: 39.62 um
[05/27 09:58:45   4112s] 	Max move on inst (top_in/pricing0/mc_core0/r957/U220): (414.65, 627.75) --> (375.72, 628.44)
[05/27 09:58:45   4112s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1961.9MB
[05/27 09:58:45   4112s] Statistics of distance of Instance movement in refine placement:
[05/27 09:58:45   4112s]   maximum (X+Y) =        39.62 um
[05/27 09:58:45   4112s]   inst (top_in/pricing0/mc_core0/r957/U220) with max move: (414.646, 627.745) -> (375.72, 628.44)
[05/27 09:58:45   4112s]   mean    (X+Y) =         2.45 um
[05/27 09:58:45   4112s] Summary Report:
[05/27 09:58:45   4112s] Instances move: 22539 (out of 22539 movable)
[05/27 09:58:45   4112s] Instances flipped: 0
[05/27 09:58:45   4112s] Mean displacement: 2.45 um
[05/27 09:58:45   4112s] Max displacement: 39.62 um (Instance: top_in/pricing0/mc_core0/r957/U220) (414.646, 627.745) -> (375.72, 628.44)
[05/27 09:58:45   4112s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 09:58:45   4112s] Total instances moved : 22539
[05/27 09:58:45   4112s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.250, REAL:3.252, MEM:1961.9M
[05/27 09:58:45   4112s] Total net bbox length = 7.572e+05 (3.961e+05 3.611e+05) (ext = 2.187e+04)
[05/27 09:58:45   4112s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 1961.9MB
[05/27 09:58:45   4112s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=1961.9MB) @(1:08:30 - 1:08:33).
[05/27 09:58:45   4112s] *** Finished refinePlace (1:08:33 mem=1961.9M) ***
[05/27 09:58:45   4112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.17
[05/27 09:58:45   4112s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.330, REAL:3.330, MEM:1961.9M
[05/27 09:58:45   4112s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.570, REAL:3.492, MEM:1961.9M
[05/27 09:58:45   4112s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1961.9M
[05/27 09:58:45   4112s] Starting Early Global Route congestion estimation: mem = 1961.9M
[05/27 09:58:45   4112s] (I)       Started Loading and Dumping File ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4112s] (I)       Reading DB...
[05/27 09:58:45   4112s] (I)       Read data from FE... (mem=1961.9M)
[05/27 09:58:45   4112s] (I)       Read nodes and places... (mem=1961.9M)
[05/27 09:58:45   4112s] (I)       Done Read nodes and places (cpu=0.030s, mem=1961.9M)
[05/27 09:58:45   4112s] (I)       Read nets... (mem=1961.9M)
[05/27 09:58:45   4113s] (I)       Done Read nets (cpu=0.090s, mem=1961.9M)
[05/27 09:58:45   4113s] (I)       Done Read data from FE (cpu=0.120s, mem=1961.9M)
[05/27 09:58:45   4113s] (I)       before initializing RouteDB syMemory usage = 1961.9 MB
[05/27 09:58:45   4113s] (I)       == Non-default Options ==
[05/27 09:58:45   4113s] (I)       Maximum routing layer                              : 6
[05/27 09:58:45   4113s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 09:58:45   4113s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 09:58:45   4113s] (I)       Use row-based GCell size
[05/27 09:58:45   4113s] (I)       GCell unit size  : 5040
[05/27 09:58:45   4113s] (I)       GCell multiplier : 1
[05/27 09:58:45   4113s] (I)       build grid graph
[05/27 09:58:45   4113s] (I)       build grid graph start
[05/27 09:58:45   4113s] [NR-eGR] Track table information for default rule: 
[05/27 09:58:45   4113s] [NR-eGR] metal1 has no routable track
[05/27 09:58:45   4113s] [NR-eGR] metal2 has single uniform track structure
[05/27 09:58:45   4113s] [NR-eGR] metal3 has single uniform track structure
[05/27 09:58:45   4113s] [NR-eGR] metal4 has single uniform track structure
[05/27 09:58:45   4113s] [NR-eGR] metal5 has single uniform track structure
[05/27 09:58:45   4113s] [NR-eGR] metal6 has single uniform track structure
[05/27 09:58:45   4113s] (I)       build grid graph end
[05/27 09:58:45   4113s] (I)       ===========================================================================
[05/27 09:58:45   4113s] (I)       == Report All Rule Vias ==
[05/27 09:58:45   4113s] (I)       ===========================================================================
[05/27 09:58:45   4113s] (I)        Via Rule : (Default)
[05/27 09:58:45   4113s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 09:58:45   4113s] (I)       ---------------------------------------------------------------------------
[05/27 09:58:45   4113s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 09:58:45   4113s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 09:58:45   4113s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 09:58:45   4113s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 09:58:45   4113s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 09:58:45   4113s] (I)       ===========================================================================
[05/27 09:58:45   4113s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Num PG vias on layer 2 : 0
[05/27 09:58:45   4113s] (I)       Num PG vias on layer 3 : 0
[05/27 09:58:45   4113s] (I)       Num PG vias on layer 4 : 0
[05/27 09:58:45   4113s] (I)       Num PG vias on layer 5 : 0
[05/27 09:58:45   4113s] (I)       Num PG vias on layer 6 : 0
[05/27 09:58:45   4113s] [NR-eGR] Read 32960 PG shapes
[05/27 09:58:45   4113s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] [NR-eGR] #Routing Blockages  : 0
[05/27 09:58:45   4113s] [NR-eGR] #Instance Blockages : 2061
[05/27 09:58:45   4113s] [NR-eGR] #PG Blockages       : 32960
[05/27 09:58:45   4113s] [NR-eGR] #Halo Blockages     : 0
[05/27 09:58:45   4113s] [NR-eGR] #Boundary Blockages : 0
[05/27 09:58:45   4113s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 09:58:45   4113s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 09:58:45   4113s] (I)       readDataFromPlaceDB
[05/27 09:58:45   4113s] (I)       Read net information..
[05/27 09:58:45   4113s] [NR-eGR] Read numTotalNets=24274  numIgnoredNets=0
[05/27 09:58:45   4113s] (I)       Read testcase time = 0.010 seconds
[05/27 09:58:45   4113s] 
[05/27 09:58:45   4113s] (I)       early_global_route_priority property id does not exist.
[05/27 09:58:45   4113s] (I)       Start initializing grid graph
[05/27 09:58:45   4113s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 09:58:45   4113s] (I)       End initializing grid graph
[05/27 09:58:45   4113s] (I)       Model blockages into capacity
[05/27 09:58:45   4113s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 09:58:45   4113s] (I)       Started Modeling ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 09:58:45   4113s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 09:58:45   4113s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 09:58:45   4113s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 09:58:45   4113s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 09:58:45   4113s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       -- layer congestion ratio --
[05/27 09:58:45   4113s] (I)       Layer 1 : 0.100000
[05/27 09:58:45   4113s] (I)       Layer 2 : 0.700000
[05/27 09:58:45   4113s] (I)       Layer 3 : 0.700000
[05/27 09:58:45   4113s] (I)       Layer 4 : 0.700000
[05/27 09:58:45   4113s] (I)       Layer 5 : 0.700000
[05/27 09:58:45   4113s] (I)       Layer 6 : 0.700000
[05/27 09:58:45   4113s] (I)       ----------------------------
[05/27 09:58:45   4113s] (I)       Number of ignored nets = 0
[05/27 09:58:45   4113s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 09:58:45   4113s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 09:58:45   4113s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 09:58:45   4113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 09:58:45   4113s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 09:58:45   4113s] (I)       Before initializing Early Global Route syMemory usage = 1961.9 MB
[05/27 09:58:45   4113s] (I)       Ndr track 0 does not exist
[05/27 09:58:45   4113s] (I)       ---------------------Grid Graph Info--------------------
[05/27 09:58:45   4113s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 09:58:45   4113s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 09:58:45   4113s] (I)       Site width          :   620  (dbu)
[05/27 09:58:45   4113s] (I)       Row height          :  5040  (dbu)
[05/27 09:58:45   4113s] (I)       GCell width         :  5040  (dbu)
[05/27 09:58:45   4113s] (I)       GCell height        :  5040  (dbu)
[05/27 09:58:45   4113s] (I)       Grid                :   268   268     6
[05/27 09:58:45   4113s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 09:58:45   4113s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 09:58:45   4113s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 09:58:45   4113s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 09:58:45   4113s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 09:58:45   4113s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 09:58:45   4113s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 09:58:45   4113s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 09:58:45   4113s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 09:58:45   4113s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 09:58:45   4113s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 09:58:45   4113s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 09:58:45   4113s] (I)       --------------------------------------------------------
[05/27 09:58:45   4113s] 
[05/27 09:58:45   4113s] [NR-eGR] ============ Routing rule table ============
[05/27 09:58:45   4113s] [NR-eGR] Rule id: 0  Nets: 24244 
[05/27 09:58:45   4113s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 09:58:45   4113s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 09:58:45   4113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:58:45   4113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 09:58:45   4113s] [NR-eGR] ========================================
[05/27 09:58:45   4113s] [NR-eGR] 
[05/27 09:58:45   4113s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 09:58:45   4113s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 09:58:45   4113s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 09:58:45   4113s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 09:58:45   4113s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 09:58:45   4113s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 09:58:45   4113s] (I)       After initializing Early Global Route syMemory usage = 1961.9 MB
[05/27 09:58:45   4113s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Reset routing kernel
[05/27 09:58:45   4113s] (I)       Started Global Routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       ============= Initialization =============
[05/27 09:58:45   4113s] (I)       totalPins=85812  totalGlobalPin=80928 (94.31%)
[05/27 09:58:45   4113s] (I)       Started Net group 1 ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Build MST ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Generate topology with single threads
[05/27 09:58:45   4113s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 09:58:45   4113s] [NR-eGR] Layer group 1: route 24244 net(s) in layer range [2, 6]
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1a Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1a ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Pattern routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 09:58:45   4113s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Usage: 183830 = (94407 H, 89423 V) = (12.64% H, 11.95% V) = (4.758e+05um H, 4.507e+05um V)
[05/27 09:58:45   4113s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1b Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1b ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Monotonic routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Usage: 183830 = (94407 H, 89423 V) = (12.64% H, 11.95% V) = (4.758e+05um H, 4.507e+05um V)
[05/27 09:58:45   4113s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.265032e+05um
[05/27 09:58:45   4113s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1c Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1c ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Two level routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Level2 Grid: 54 x 54
[05/27 09:58:45   4113s] (I)       Started Two Level Routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Usage: 183830 = (94407 H, 89423 V) = (12.64% H, 11.95% V) = (4.758e+05um H, 4.507e+05um V)
[05/27 09:58:45   4113s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1d Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1d ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Detoured routing ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Usage: 183830 = (94407 H, 89423 V) = (12.64% H, 11.95% V) = (4.758e+05um H, 4.507e+05um V)
[05/27 09:58:45   4113s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1e Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1e ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Route legalization ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Usage: 183830 = (94407 H, 89423 V) = (12.64% H, 11.95% V) = (4.758e+05um H, 4.507e+05um V)
[05/27 09:58:45   4113s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.265032e+05um
[05/27 09:58:45   4113s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Started Layer assignment ( Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Running layer assignment with 1 threads
[05/27 09:58:45   4113s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:45   4113s] (I)       
[05/27 09:58:45   4113s] (I)       ============  Phase 1l Route ============
[05/27 09:58:45   4113s] (I)       Started Phase 1l ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       
[05/27 09:58:46   4113s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 09:58:46   4113s] [NR-eGR]                        OverCon            
[05/27 09:58:46   4113s] [NR-eGR]                         #Gcell     %Gcell
[05/27 09:58:46   4113s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 09:58:46   4113s] [NR-eGR] ----------------------------------------------
[05/27 09:58:46   4113s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 09:58:46   4113s] [NR-eGR]  metal2  (2)        12( 0.03%)   ( 0.03%) 
[05/27 09:58:46   4113s] [NR-eGR]  metal3  (3)         9( 0.02%)   ( 0.02%) 
[05/27 09:58:46   4113s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/27 09:58:46   4113s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 09:58:46   4113s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 09:58:46   4113s] [NR-eGR] ----------------------------------------------
[05/27 09:58:46   4113s] [NR-eGR] Total               22( 0.01%)   ( 0.01%) 
[05/27 09:58:46   4113s] [NR-eGR] 
[05/27 09:58:46   4113s] (I)       Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 09:58:46   4113s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 09:58:46   4113s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 09:58:46   4113s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 1961.9M
[05/27 09:58:46   4113s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.570, REAL:0.576, MEM:1961.9M
[05/27 09:58:46   4113s] OPERPROF: Starting HotSpotCal at level 1, MEM:1961.9M
[05/27 09:58:46   4113s] [hotspot] +------------+---------------+---------------+
[05/27 09:58:46   4113s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 09:58:46   4113s] [hotspot] +------------+---------------+---------------+
[05/27 09:58:46   4113s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 09:58:46   4113s] [hotspot] +------------+---------------+---------------+
[05/27 09:58:46   4113s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 09:58:46   4113s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 09:58:46   4113s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1961.9M
[05/27 09:58:46   4113s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1961.9M
[05/27 09:58:46   4113s] Starting Early Global Route wiring: mem = 1961.9M
[05/27 09:58:46   4113s] (I)       ============= track Assignment ============
[05/27 09:58:46   4113s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       Started Track Assignment ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 09:58:46   4113s] (I)       Running track assignment with 1 threads
[05/27 09:58:46   4113s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4113s] (I)       Run Multi-thread track assignment
[05/27 09:58:46   4114s] (I)       Finished Track Assignment ( CPU: 0.43 sec, Real: 0.42 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Started Export DB wires ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Started Export all nets ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Started Set wire vias ( Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1961.90 MB )
[05/27 09:58:46   4114s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:58:46   4114s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 85812
[05/27 09:58:46   4114s] [NR-eGR] metal2  (2V) length: 3.410121e+05um, number of vias: 118408
[05/27 09:58:46   4114s] [NR-eGR] metal3  (3H) length: 4.243836e+05um, number of vias: 9270
[05/27 09:58:46   4114s] [NR-eGR] metal4  (4V) length: 1.389326e+05um, number of vias: 1801
[05/27 09:58:46   4114s] [NR-eGR] metal5  (5H) length: 6.367721e+04um, number of vias: 44
[05/27 09:58:46   4114s] [NR-eGR] metal6  (6V) length: 1.211840e+03um, number of vias: 0
[05/27 09:58:46   4114s] [NR-eGR] Total length: 9.692174e+05um, number of vias: 215335
[05/27 09:58:46   4114s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:58:46   4114s] [NR-eGR] Total eGR-routed clock nets wire length: 3.555573e+04um 
[05/27 09:58:46   4114s] [NR-eGR] --------------------------------------------------------------------------
[05/27 09:58:46   4114s] Early Global Route wiring runtime: 0.76 seconds, mem = 1926.9M
[05/27 09:58:46   4114s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.760, REAL:0.758, MEM:1926.9M
[05/27 09:58:46   4114s] 0 delay mode for cte disabled.
[05/27 09:58:46   4114s] SKP cleared!
[05/27 09:58:46   4114s] 
[05/27 09:58:46   4114s] *** Finished incrementalPlace (cpu=0:02:52, real=0:02:52)***
[05/27 09:58:46   4114s] All LLGs are deleted
[05/27 09:58:46   4114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1926.9M
[05/27 09:58:46   4114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:1926.9M
[05/27 09:58:46   4114s] Start to check current routing status for nets...
[05/27 09:58:47   4114s] All nets are already routed correctly.
[05/27 09:58:47   4114s] End to check current routing status for nets (mem=1926.9M)
[05/27 09:58:47   4114s] Extraction called for design 'CHIP' of instances=22842 and nets=28672 using extraction engine 'preRoute' .
[05/27 09:58:47   4114s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 09:58:47   4114s] Type 'man IMPEXT-3530' for more detail.
[05/27 09:58:47   4114s] PreRoute RC Extraction called for design CHIP.
[05/27 09:58:47   4114s] RC Extraction called in multi-corner(2) mode.
[05/27 09:58:47   4114s] RCMode: PreRoute
[05/27 09:58:47   4114s]       RC Corner Indexes            0       1   
[05/27 09:58:47   4114s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 09:58:47   4114s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 09:58:47   4114s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 09:58:47   4114s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 09:58:47   4114s] Shrink Factor                : 1.00000
[05/27 09:58:47   4114s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 09:58:47   4114s] Using capacitance table file ...
[05/27 09:58:47   4114s] LayerId::1 widthSet size::4
[05/27 09:58:47   4114s] LayerId::2 widthSet size::4
[05/27 09:58:47   4114s] LayerId::3 widthSet size::4
[05/27 09:58:47   4114s] LayerId::4 widthSet size::4
[05/27 09:58:47   4114s] LayerId::5 widthSet size::4
[05/27 09:58:47   4114s] LayerId::6 widthSet size::2
[05/27 09:58:47   4114s] Updating RC grid for preRoute extraction ...
[05/27 09:58:47   4114s] Initializing multi-corner capacitance tables ... 
[05/27 09:58:47   4114s] Initializing multi-corner resistance tables ...
[05/27 09:58:47   4114s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:58:47   4114s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249853 ; uaWl: 1.000000 ; uaWlH: 0.210295 ; aWlH: 0.000000 ; Pmax: 0.834700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 09:58:47   4114s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1926.898M)
[05/27 09:58:48   4115s] Compute RC Scale Done ...
[05/27 09:58:48   4115s] **optDesign ... cpu = 0:04:57, real = 0:04:58, mem = 1426.0M, totSessionCpu=1:08:36 **
[05/27 09:58:48   4115s] #################################################################################
[05/27 09:58:48   4115s] # Design Stage: PreRoute
[05/27 09:58:48   4115s] # Design Name: CHIP
[05/27 09:58:48   4115s] # Design Mode: 90nm
[05/27 09:58:48   4115s] # Analysis Mode: MMMC Non-OCV 
[05/27 09:58:48   4115s] # Parasitics Mode: No SPEF/RCDB
[05/27 09:58:48   4115s] # Signoff Settings: SI Off 
[05/27 09:58:48   4115s] #################################################################################
[05/27 09:58:50   4117s] Calculate delays in BcWc mode...
[05/27 09:58:50   4117s] Topological Sorting (REAL = 0:00:00.0, MEM = 1843.4M, InitMEM = 1839.9M)
[05/27 09:58:50   4117s] Start delay calculation (fullDC) (1 T). (MEM=1843.39)
[05/27 09:58:50   4118s] End AAE Lib Interpolated Model. (MEM=1860.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 09:58:58   4126s] Total number of fetched objects 24390
[05/27 09:58:58   4126s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/27 09:58:58   4126s] End delay calculation. (MEM=1875.84 CPU=0:00:07.1 REAL=0:00:07.0)
[05/27 09:58:58   4126s] End delay calculation (fullDC). (MEM=1875.84 CPU=0:00:08.6 REAL=0:00:08.0)
[05/27 09:58:58   4126s] *** CDM Built up (cpu=0:00:10.6  real=0:00:10.0  mem= 1875.8M) ***
[05/27 09:59:01   4129s] *** Timing NOT met, worst failing slack is -0.762
[05/27 09:59:01   4129s] *** Check timing (0:00:00.0)
[05/27 09:59:01   4129s] Deleting Lib Analyzer.
[05/27 09:59:01   4129s] Begin: GigaOpt Optimization in WNS mode
[05/27 09:59:01   4129s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/27 09:59:01   4129s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:59:01   4129s] Info: 30 io nets excluded
[05/27 09:59:01   4129s] Info: 2 clock nets excluded from IPO operation.
[05/27 09:59:01   4129s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:49.2/1:27:23.2 (0.8), mem = 1891.8M
[05/27 09:59:01   4129s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.13
[05/27 09:59:01   4129s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 09:59:01   4129s] ### Creating PhyDesignMc. totSessionCpu=1:08:49 mem=1891.8M
[05/27 09:59:01   4129s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 09:59:01   4129s] OPERPROF: Starting DPlace-Init at level 1, MEM:1891.8M
[05/27 09:59:01   4129s] #spOpts: minPadR=1.1 
[05/27 09:59:01   4129s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1891.8M
[05/27 09:59:01   4129s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1891.8M
[05/27 09:59:01   4129s] Core basic site is core_5040
[05/27 09:59:01   4129s] Fast DP-INIT is on for default
[05/27 09:59:01   4129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 09:59:01   4129s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.037, MEM:1907.8M
[05/27 09:59:01   4129s] OPERPROF:     Starting CMU at level 3, MEM:1907.8M
[05/27 09:59:01   4129s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1907.8M
[05/27 09:59:01   4129s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.048, MEM:1907.8M
[05/27 09:59:01   4129s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1907.8MB).
[05/27 09:59:01   4129s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.079, MEM:1907.8M
[05/27 09:59:01   4129s] TotalInstCnt at PhyDesignMc Initialization: 22,539
[05/27 09:59:01   4129s] ### Creating PhyDesignMc, finished. totSessionCpu=1:08:50 mem=1907.8M
[05/27 09:59:01   4129s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:59:01   4129s] 
[05/27 09:59:01   4129s] Creating Lib Analyzer ...
[05/27 09:59:01   4129s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 09:59:02   4129s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 09:59:02   4129s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 09:59:02   4129s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 09:59:02   4129s] 
[05/27 09:59:02   4129s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 09:59:05   4133s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:08:53 mem=1907.8M
[05/27 09:59:05   4133s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:08:53 mem=1907.8M
[05/27 09:59:05   4133s] Creating Lib Analyzer, finished. 
[05/27 09:59:05   4133s] 
[05/27 09:59:05   4133s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 09:59:05   4133s] ### Creating LA Mngr. totSessionCpu=1:08:53 mem=1907.8M
[05/27 09:59:05   4133s] ### Creating LA Mngr, finished. totSessionCpu=1:08:53 mem=1907.8M
[05/27 09:59:14   4142s] *info: 30 io nets excluded
[05/27 09:59:14   4142s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 09:59:14   4142s] *info: 2 clock nets excluded
[05/27 09:59:14   4142s] *info: 2 special nets excluded.
[05/27 09:59:14   4142s] *info: 4326 no-driver nets excluded.
[05/27 09:59:17   4144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.3
[05/27 09:59:18   4146s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 09:59:20   4147s] ** GigaOpt Optimizer WNS Slack -0.762 TNS Slack -28.328 Density 76.46
[05/27 09:59:20   4147s] Optimizer WNS Pass 0
[05/27 09:59:20   4147s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.762 TNS -28.328; HEPG WNS -0.762 TNS -28.328; all paths WNS -0.762 TNS -28.328
[05/27 09:59:20   4147s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1926.9M
[05/27 09:59:20   4147s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1926.9M
[05/27 09:59:20   4148s] Active Path Group: reg2reg  
[05/27 09:59:20   4148s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:59:20   4148s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 09:59:20   4148s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 09:59:20   4148s] |  -0.762|   -0.762| -28.328|  -28.328|    76.46%|   0:00:00.0| 1926.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:59:27   4155s] |  -0.730|   -0.730| -27.874|  -27.874|    76.47%|   0:00:07.0| 1926.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:59:40   4167s] |  -0.710|   -0.710| -27.522|  -27.522|    76.49%|   0:00:13.0| 1926.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:59:43   4171s] |  -0.692|   -0.692| -27.222|  -27.222|    76.49%|   0:00:03.0| 1926.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 09:59:46   4174s] |  -0.675|   -0.675| -26.958|  -26.958|    76.51%|   0:00:03.0| 1926.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 09:59:58   4186s] |  -0.663|   -0.663| -26.716|  -26.716|    76.55%|   0:00:12.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:00:08   4196s] |  -0.640|   -0.640| -26.410|  -26.410|    76.60%|   0:00:10.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:00:43   4231s] |  -0.623|   -0.623| -26.105|  -26.105|    76.65%|   0:00:35.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:00:58   4246s] |  -0.620|   -0.620| -26.079|  -26.079|    76.67%|   0:00:15.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:12   4260s] |  -0.616|   -0.616| -26.016|  -26.016|    76.70%|   0:00:14.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:01:19   4267s] |  -0.611|   -0.611| -25.907|  -25.907|    76.74%|   0:00:07.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:22   4270s] |  -0.611|   -0.611| -25.895|  -25.895|    76.76%|   0:00:03.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:23   4271s] |  -0.611|   -0.611| -25.886|  -25.886|    76.78%|   0:00:01.0| 1946.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:36   4284s] |  -0.608|   -0.608| -25.819|  -25.819|    76.95%|   0:00:13.0| 1941.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:37   4285s] |  -0.605|   -0.605| -25.769|  -25.769|    76.95%|   0:00:01.0| 1941.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:43   4291s] |  -0.604|   -0.604| -25.751|  -25.751|    77.08%|   0:00:06.0| 1941.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:47   4294s] |  -0.603|   -0.603| -25.750|  -25.750|    77.19%|   0:00:04.0| 1941.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:51   4298s] |  -0.603|   -0.603| -25.750|  -25.750|    77.26%|   0:00:04.0| 1941.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/27 10:01:51   4298s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:01:51   4298s] 
[05/27 10:01:51   4298s] *** Finish Core Optimize Step (cpu=0:02:31 real=0:02:31 mem=1941.0M) ***
[05/27 10:01:51   4298s] 
[05/27 10:01:51   4298s] *** Finished Optimize Step Cumulative (cpu=0:02:31 real=0:02:31 mem=1941.0M) ***
[05/27 10:01:51   4298s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.603 TNS -25.750; HEPG WNS -0.603 TNS -25.750; all paths WNS -0.603 TNS -25.750
[05/27 10:01:51   4298s] ** GigaOpt Optimizer WNS Slack -0.603 TNS Slack -25.750 Density 77.26
[05/27 10:01:51   4298s] Placement Snapshot: Density distribution:
[05/27 10:01:51   4298s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:01:51   4298s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:01:51   4298s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:01:51   4298s] [0.40 - 0.45]: 7 (2.16%)
[05/27 10:01:51   4298s] [0.35 - 0.40]: 10 (3.09%)
[05/27 10:01:51   4298s] [0.30 - 0.35]: 67 (20.68%)
[05/27 10:01:51   4298s] [0.25 - 0.30]: 146 (45.06%)
[05/27 10:01:51   4298s] [0.20 - 0.25]: 69 (21.30%)
[05/27 10:01:51   4298s] [0.15 - 0.20]: 17 (5.25%)
[05/27 10:01:51   4298s] [0.10 - 0.15]: 4 (1.23%)
[05/27 10:01:51   4298s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:01:51   4298s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:01:51   4298s] Begin: Area Reclaim Optimization
[05/27 10:01:51   4298s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:39.0/1:30:12.7 (0.8), mem = 1941.0M
[05/27 10:01:52   4300s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1941.0M
[05/27 10:01:52   4300s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1941.0M
[05/27 10:01:52   4300s] Reclaim Optimization WNS Slack -0.603  TNS Slack -25.750 Density 77.26
[05/27 10:01:52   4300s] +----------+---------+--------+--------+------------+--------+
[05/27 10:01:52   4300s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:01:52   4300s] +----------+---------+--------+--------+------------+--------+
[05/27 10:01:52   4300s] |    77.26%|        -|  -0.603| -25.750|   0:00:00.0| 1941.0M|
[05/27 10:01:52   4300s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:01:55   4303s] |    77.23%|       22|  -0.603| -25.750|   0:00:03.0| 1941.0M|
[05/27 10:02:02   4310s] |    77.13%|      168|  -0.581| -25.553|   0:00:07.0| 1941.0M|
[05/27 10:02:02   4310s] |    77.13%|        1|  -0.581| -25.553|   0:00:00.0| 1941.0M|
[05/27 10:02:02   4310s] |    77.13%|        0|  -0.581| -25.553|   0:00:00.0| 1941.0M|
[05/27 10:02:02   4310s] +----------+---------+--------+--------+------------+--------+
[05/27 10:02:02   4310s] Reclaim Optimization End WNS Slack -0.582  TNS Slack -25.553 Density 77.13
[05/27 10:02:02   4310s] 
[05/27 10:02:02   4310s] ** Summary: Restruct = 0 Buffer Deletion = 16 Declone = 6 Resize = 110 **
[05/27 10:02:02   4310s] --------------------------------------------------------------
[05/27 10:02:02   4310s] |                                   | Total     | Sequential |
[05/27 10:02:02   4310s] --------------------------------------------------------------
[05/27 10:02:02   4310s] | Num insts resized                 |     109  |       1    |
[05/27 10:02:02   4310s] | Num insts undone                  |      59  |       0    |
[05/27 10:02:02   4310s] | Num insts Downsized               |     109  |       1    |
[05/27 10:02:02   4310s] | Num insts Samesized               |       0  |       0    |
[05/27 10:02:02   4310s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:02:02   4310s] | Num multiple commits+uncommits    |       1  |       -    |
[05/27 10:02:02   4310s] --------------------------------------------------------------
[05/27 10:02:02   4310s] Bottom Preferred Layer:
[05/27 10:02:02   4310s]     None
[05/27 10:02:02   4310s] Via Pillar Rule:
[05/27 10:02:02   4310s]     None
[05/27 10:02:02   4310s] End: Core Area Reclaim Optimization (cpu = 0:00:11.6) (real = 0:00:11.0) **
[05/27 10:02:02   4310s] *** AreaOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 1:11:50.5/1:30:24.4 (0.8), mem = 1941.0M
[05/27 10:02:02   4310s] 
[05/27 10:02:02   4310s] =============================================================================================
[05/27 10:02:02   4310s]  Step TAT Report for AreaOpt #14
[05/27 10:02:02   4310s] =============================================================================================
[05/27 10:02:02   4310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:02:02   4310s] ---------------------------------------------------------------------------------------------
[05/27 10:02:02   4310s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:02:02   4310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:02:02   4310s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.5 % )     0:00:09.7 /  0:00:09.7    1.0
[05/27 10:02:02   4310s] [ OptGetWeight           ]    435   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[05/27 10:02:02   4310s] [ OptEval                ]    435   0:00:04.1  (  35.0 % )     0:00:04.1 /  0:00:04.0    1.0
[05/27 10:02:02   4310s] [ OptCommit              ]    435   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 10:02:02   4310s] [ IncrTimingUpdate       ]    101   0:00:03.4  (  29.0 % )     0:00:03.4 /  0:00:03.4    1.0
[05/27 10:02:02   4310s] [ PostCommitDelayCalc    ]    461   0:00:01.8  (  15.8 % )     0:00:01.8 /  0:00:01.8    1.0
[05/27 10:02:02   4310s] [ MISC                   ]          0:00:01.7  (  14.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/27 10:02:02   4310s] ---------------------------------------------------------------------------------------------
[05/27 10:02:02   4310s]  AreaOpt #14 TOTAL                  0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:11.6    1.0
[05/27 10:02:02   4310s] ---------------------------------------------------------------------------------------------
[05/27 10:02:02   4310s] 
[05/27 10:02:02   4310s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:11, mem=1920.00M, totSessionCpu=1:11:51).
[05/27 10:02:02   4310s] Placement Snapshot: Density distribution:
[05/27 10:02:02   4310s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:02:02   4310s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:02:02   4310s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:02:02   4310s] [0.40 - 0.45]: 7 (2.16%)
[05/27 10:02:02   4310s] [0.35 - 0.40]: 10 (3.09%)
[05/27 10:02:02   4310s] [0.30 - 0.35]: 68 (20.99%)
[05/27 10:02:02   4310s] [0.25 - 0.30]: 147 (45.37%)
[05/27 10:02:02   4310s] [0.20 - 0.25]: 69 (21.30%)
[05/27 10:02:02   4310s] [0.15 - 0.20]: 17 (5.25%)
[05/27 10:02:02   4310s] [0.10 - 0.15]: 2 (0.62%)
[05/27 10:02:02   4310s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:02:02   4310s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:02:02   4310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.12
[05/27 10:02:02   4310s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:       Starting CMU at level 4, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.070, MEM:1920.0M
[05/27 10:02:02   4310s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:1920.0M
[05/27 10:02:02   4310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.18
[05/27 10:02:02   4310s] OPERPROF: Starting RefinePlace at level 1, MEM:1920.0M
[05/27 10:02:02   4310s] *** Starting refinePlace (1:11:51 mem=1920.0M) ***
[05/27 10:02:02   4310s] Total net bbox length = 7.610e+05 (3.986e+05 3.625e+05) (ext = 2.187e+04)
[05/27 10:02:03   4310s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:02:03   4310s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1920.0M
[05/27 10:02:03   4310s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1920.0M
[05/27 10:02:03   4310s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1920.0M
[05/27 10:02:03   4310s] default core: bins with density > 0.750 = 69.59 % ( 238 / 342 )
[05/27 10:02:03   4310s] Density distribution unevenness ratio = 2.585%
[05/27 10:02:03   4310s] RPlace IncrNP Skipped
[05/27 10:02:03   4310s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1920.0MB) @(1:11:51 - 1:11:51).
[05/27 10:02:03   4310s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1920.0M
[05/27 10:02:03   4310s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1920.0M
[05/27 10:02:03   4310s] Starting refinePlace ...
[05/27 10:02:03   4310s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:02:03   4310s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:02:03   4311s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1923.1MB) @(1:11:51 - 1:11:51).
[05/27 10:02:03   4311s] Move report: preRPlace moves 1876 insts, mean move: 2.03 um, max move: 13.10 um
[05/27 10:02:03   4311s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1179_n343): (1031.06, 462.12) --> (1039.12, 457.08)
[05/27 10:02:03   4311s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: BUF6
[05/27 10:02:03   4311s] Move report: Detail placement moves 1876 insts, mean move: 2.03 um, max move: 13.10 um
[05/27 10:02:03   4311s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1179_n343): (1031.06, 462.12) --> (1039.12, 457.08)
[05/27 10:02:03   4311s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1923.1MB
[05/27 10:02:03   4311s] Statistics of distance of Instance movement in refine placement:
[05/27 10:02:03   4311s]   maximum (X+Y) =        13.10 um
[05/27 10:02:03   4311s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1179_n343) with max move: (1031.06, 462.12) -> (1039.12, 457.08)
[05/27 10:02:03   4311s]   mean    (X+Y) =         2.03 um
[05/27 10:02:03   4311s] Summary Report:
[05/27 10:02:03   4311s] Instances move: 1876 (out of 22722 movable)
[05/27 10:02:03   4311s] Instances flipped: 0
[05/27 10:02:03   4311s] Mean displacement: 2.03 um
[05/27 10:02:03   4311s] Max displacement: 13.10 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1179_n343) (1031.06, 462.12) -> (1039.12, 457.08)
[05/27 10:02:03   4311s] 	Length: 12 sites, height: 1 rows, site name: core_5040, cell type: BUF6
[05/27 10:02:03   4311s] Total instances moved : 1876
[05/27 10:02:03   4311s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.438, MEM:1923.1M
[05/27 10:02:03   4311s] Total net bbox length = 7.629e+05 (3.998e+05 3.631e+05) (ext = 2.187e+04)
[05/27 10:02:03   4311s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1923.1MB
[05/27 10:02:03   4311s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1923.1MB) @(1:11:51 - 1:11:51).
[05/27 10:02:03   4311s] *** Finished refinePlace (1:11:51 mem=1923.1M) ***
[05/27 10:02:03   4311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.18
[05/27 10:02:03   4311s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.517, MEM:1923.1M
[05/27 10:02:03   4311s] *** maximum move = 13.10 um ***
[05/27 10:02:03   4311s] *** Finished re-routing un-routed nets (1923.1M) ***
[05/27 10:02:03   4311s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.1M
[05/27 10:02:03   4311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1923.1M
[05/27 10:02:03   4311s] OPERPROF:     Starting CMU at level 3, MEM:1923.1M
[05/27 10:02:03   4311s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1923.1M
[05/27 10:02:03   4311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1923.1M
[05/27 10:02:03   4311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1923.1M
[05/27 10:02:03   4311s] 
[05/27 10:02:03   4311s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1923.1M) ***
[05/27 10:02:03   4311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.12
[05/27 10:02:04   4311s] ** GigaOpt Optimizer WNS Slack -0.582 TNS Slack -25.553 Density 77.13
[05/27 10:02:04   4311s] Optimizer WNS Pass 1
[05/27 10:02:04   4311s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.582 TNS -25.553; HEPG WNS -0.582 TNS -25.553; all paths WNS -0.582 TNS -25.553
[05/27 10:02:04   4311s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1923.1M
[05/27 10:02:04   4311s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1923.1M
[05/27 10:02:04   4312s] Active Path Group: reg2reg  
[05/27 10:02:04   4312s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:02:04   4312s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:02:04   4312s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:02:04   4312s] |  -0.582|   -0.582| -25.553|  -25.553|    77.13%|   0:00:00.0| 1923.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:03:45   4412s] |  -0.540|   -0.540| -24.863|  -24.863|    77.24%|   0:01:41.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:03:51   4419s] |  -0.536|   -0.536| -24.821|  -24.821|    77.26%|   0:00:06.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:03:57   4425s] |  -0.531|   -0.531| -24.711|  -24.711|    77.26%|   0:00:06.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:04:07   4435s] |  -0.530|   -0.530| -24.700|  -24.700|    77.28%|   0:00:10.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:04:12   4440s] |  -0.521|   -0.521| -24.577|  -24.577|    77.28%|   0:00:05.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:04:19   4447s] |  -0.521|   -0.521| -24.561|  -24.561|    77.28%|   0:00:07.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:04:21   4449s] |  -0.519|   -0.519| -24.547|  -24.547|    77.29%|   0:00:02.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:05:23   4511s] |  -0.519|   -0.519| -24.528|  -24.528|    77.37%|   0:01:02.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:05:50   4538s] |  -0.519|   -0.519| -24.527|  -24.527|    77.47%|   0:00:27.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:05:51   4539s] |  -0.519|   -0.519| -24.526|  -24.526|    77.48%|   0:00:01.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:06:01   4549s] |  -0.518|   -0.518| -24.521|  -24.521|    77.61%|   0:00:10.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:06:06   4554s] |  -0.519|   -0.519| -24.525|  -24.525|    77.66%|   0:00:05.0| 1942.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:06:06   4554s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:06:06   4554s] 
[05/27 10:06:06   4554s] *** Finish Core Optimize Step (cpu=0:04:02 real=0:04:02 mem=1942.2M) ***
[05/27 10:06:06   4554s] 
[05/27 10:06:06   4554s] *** Finished Optimize Step Cumulative (cpu=0:04:03 real=0:04:02 mem=1942.2M) ***
[05/27 10:06:06   4554s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.519 TNS -24.525; HEPG WNS -0.519 TNS -24.525; all paths WNS -0.519 TNS -24.525
[05/27 10:06:06   4554s] ** GigaOpt Optimizer WNS Slack -0.519 TNS Slack -24.525 Density 77.66
[05/27 10:06:06   4554s] Placement Snapshot: Density distribution:
[05/27 10:06:06   4554s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:06:06   4554s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:06:06   4554s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:06:06   4554s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:06:06   4554s] [0.40 - 0.45]: 6 (1.85%)
[05/27 10:06:06   4554s] [0.35 - 0.40]: 12 (3.70%)
[05/27 10:06:06   4554s] [0.30 - 0.35]: 64 (19.75%)
[05/27 10:06:06   4554s] [0.25 - 0.30]: 141 (43.52%)
[05/27 10:06:06   4554s] [0.20 - 0.25]: 61 (18.83%)
[05/27 10:06:06   4554s] [0.15 - 0.20]: 24 (7.41%)
[05/27 10:06:06   4554s] [0.10 - 0.15]: 10 (3.09%)
[05/27 10:06:06   4554s] [0.05 - 0.10]: 2 (0.62%)
[05/27 10:06:06   4554s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:06:06   4554s] Begin: Area Reclaim Optimization
[05/27 10:06:06   4554s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:15:54.9/1:34:28.5 (0.8), mem = 1942.2M
[05/27 10:06:08   4556s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1942.2M
[05/27 10:06:08   4556s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1942.2M
[05/27 10:06:08   4556s] Reclaim Optimization WNS Slack -0.519  TNS Slack -24.525 Density 77.66
[05/27 10:06:08   4556s] +----------+---------+--------+--------+------------+--------+
[05/27 10:06:08   4556s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:06:08   4556s] +----------+---------+--------+--------+------------+--------+
[05/27 10:06:08   4556s] |    77.66%|        -|  -0.519| -24.525|   0:00:00.0| 1942.2M|
[05/27 10:06:08   4556s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:06:11   4559s] |    77.62%|       20|  -0.516| -24.456|   0:00:03.0| 1942.2M|
[05/27 10:06:19   4567s] |    77.46%|      265|  -0.500| -24.192|   0:00:08.0| 1942.2M|
[05/27 10:06:19   4567s] |    77.46%|        0|  -0.500| -24.192|   0:00:00.0| 1942.2M|
[05/27 10:06:19   4567s] +----------+---------+--------+--------+------------+--------+
[05/27 10:06:19   4567s] Reclaim Optimization End WNS Slack -0.500  TNS Slack -24.192 Density 77.46
[05/27 10:06:19   4567s] 
[05/27 10:06:19   4567s] ** Summary: Restruct = 0 Buffer Deletion = 16 Declone = 6 Resize = 180 **
[05/27 10:06:19   4567s] --------------------------------------------------------------
[05/27 10:06:19   4567s] |                                   | Total     | Sequential |
[05/27 10:06:19   4567s] --------------------------------------------------------------
[05/27 10:06:19   4567s] | Num insts resized                 |     180  |       4    |
[05/27 10:06:19   4567s] | Num insts undone                  |      85  |       1    |
[05/27 10:06:19   4567s] | Num insts Downsized               |     180  |       4    |
[05/27 10:06:19   4567s] | Num insts Samesized               |       0  |       0    |
[05/27 10:06:19   4567s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:06:19   4567s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 10:06:19   4567s] --------------------------------------------------------------
[05/27 10:06:19   4567s] Bottom Preferred Layer:
[05/27 10:06:19   4567s]     None
[05/27 10:06:19   4567s] Via Pillar Rule:
[05/27 10:06:19   4567s]     None
[05/27 10:06:19   4567s] End: Core Area Reclaim Optimization (cpu = 0:00:12.5) (real = 0:00:13.0) **
[05/27 10:06:19   4567s] *** AreaOpt [finish] : cpu/real = 0:00:12.5/0:00:12.5 (1.0), totSession cpu/real = 1:16:07.4/1:34:41.0 (0.8), mem = 1942.2M
[05/27 10:06:19   4567s] 
[05/27 10:06:19   4567s] =============================================================================================
[05/27 10:06:19   4567s]  Step TAT Report for AreaOpt #15
[05/27 10:06:19   4567s] =============================================================================================
[05/27 10:06:19   4567s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:06:19   4567s] ---------------------------------------------------------------------------------------------
[05/27 10:06:19   4567s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:06:19   4567s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:06:19   4567s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.4 % )     0:00:10.7 /  0:00:10.6    1.0
[05/27 10:06:19   4567s] [ OptGetWeight           ]    337   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.4
[05/27 10:06:19   4567s] [ OptEval                ]    337   0:00:04.7  (  37.7 % )     0:00:04.7 /  0:00:04.8    1.0
[05/27 10:06:19   4567s] [ OptCommit              ]    337   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.2    1.2
[05/27 10:06:19   4567s] [ IncrTimingUpdate       ]    121   0:00:03.0  (  23.9 % )     0:00:03.0 /  0:00:02.9    1.0
[05/27 10:06:19   4567s] [ PostCommitDelayCalc    ]    380   0:00:02.5  (  20.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 10:06:19   4567s] [ MISC                   ]          0:00:01.6  (  12.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 10:06:19   4567s] ---------------------------------------------------------------------------------------------
[05/27 10:06:19   4567s]  AreaOpt #15 TOTAL                  0:00:12.5  ( 100.0 % )     0:00:12.5 /  0:00:12.5    1.0
[05/27 10:06:19   4567s] ---------------------------------------------------------------------------------------------
[05/27 10:06:19   4567s] 
[05/27 10:06:19   4567s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:13, mem=1920.21M, totSessionCpu=1:16:07).
[05/27 10:06:19   4567s] Placement Snapshot: Density distribution:
[05/27 10:06:19   4567s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:06:19   4567s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:06:19   4567s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:06:19   4567s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:06:19   4567s] [0.40 - 0.45]: 6 (1.85%)
[05/27 10:06:19   4567s] [0.35 - 0.40]: 12 (3.70%)
[05/27 10:06:19   4567s] [0.30 - 0.35]: 65 (20.06%)
[05/27 10:06:19   4567s] [0.25 - 0.30]: 141 (43.52%)
[05/27 10:06:19   4567s] [0.20 - 0.25]: 66 (20.37%)
[05/27 10:06:19   4567s] [0.15 - 0.20]: 24 (7.41%)
[05/27 10:06:19   4567s] [0.10 - 0.15]: 4 (1.23%)
[05/27 10:06:19   4567s] [0.05 - 0.10]: 2 (0.62%)
[05/27 10:06:19   4567s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:06:19   4567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.13
[05/27 10:06:19   4567s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:       Starting CMU at level 4, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.070, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.071, MEM:1920.2M
[05/27 10:06:19   4567s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.19
[05/27 10:06:19   4567s] OPERPROF: Starting RefinePlace at level 1, MEM:1920.2M
[05/27 10:06:19   4567s] *** Starting refinePlace (1:16:08 mem=1920.2M) ***
[05/27 10:06:19   4567s] Total net bbox length = 7.663e+05 (4.015e+05 3.648e+05) (ext = 2.187e+04)
[05/27 10:06:19   4567s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:06:19   4567s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:1920.2M
[05/27 10:06:19   4567s] default core: bins with density > 0.750 = 70.18 % ( 240 / 342 )
[05/27 10:06:19   4567s] Density distribution unevenness ratio = 2.763%
[05/27 10:06:19   4567s] RPlace IncrNP Skipped
[05/27 10:06:19   4567s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1920.2MB) @(1:16:08 - 1:16:08).
[05/27 10:06:19   4567s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1920.2M
[05/27 10:06:19   4567s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1920.2M
[05/27 10:06:19   4567s] Starting refinePlace ...
[05/27 10:06:19   4567s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:06:19   4567s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:06:20   4568s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1923.3MB) @(1:16:08 - 1:16:08).
[05/27 10:06:20   4568s] Move report: preRPlace moves 1953 insts, mean move: 2.04 um, max move: 18.14 um
[05/27 10:06:20   4568s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8108_0): (988.28, 341.16) --> (980.22, 331.08)
[05/27 10:06:20   4568s] 	Length: 21 sites, height: 1 rows, site name: core_5040, cell type: MOAI1HP
[05/27 10:06:20   4568s] Move report: Detail placement moves 1953 insts, mean move: 2.04 um, max move: 18.14 um
[05/27 10:06:20   4568s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8108_0): (988.28, 341.16) --> (980.22, 331.08)
[05/27 10:06:20   4568s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1923.3MB
[05/27 10:06:20   4568s] Statistics of distance of Instance movement in refine placement:
[05/27 10:06:20   4568s]   maximum (X+Y) =        18.14 um
[05/27 10:06:20   4568s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8108_0) with max move: (988.28, 341.16) -> (980.22, 331.08)
[05/27 10:06:20   4568s]   mean    (X+Y) =         2.04 um
[05/27 10:06:20   4568s] Summary Report:
[05/27 10:06:20   4568s] Instances move: 1953 (out of 22829 movable)
[05/27 10:06:20   4568s] Instances flipped: 0
[05/27 10:06:20   4568s] Mean displacement: 2.04 um
[05/27 10:06:20   4568s] Max displacement: 18.14 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8108_0) (988.28, 341.16) -> (980.22, 331.08)
[05/27 10:06:20   4568s] 	Length: 21 sites, height: 1 rows, site name: core_5040, cell type: MOAI1HP
[05/27 10:06:20   4568s] Total instances moved : 1953
[05/27 10:06:20   4568s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.438, MEM:1923.3M
[05/27 10:06:20   4568s] Total net bbox length = 7.684e+05 (4.030e+05 3.655e+05) (ext = 2.187e+04)
[05/27 10:06:20   4568s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1923.3MB
[05/27 10:06:20   4568s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1923.3MB) @(1:16:08 - 1:16:08).
[05/27 10:06:20   4568s] *** Finished refinePlace (1:16:08 mem=1923.3M) ***
[05/27 10:06:20   4568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.19
[05/27 10:06:20   4568s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.519, MEM:1923.3M
[05/27 10:06:20   4568s] *** maximum move = 18.14 um ***
[05/27 10:06:20   4568s] *** Finished re-routing un-routed nets (1923.3M) ***
[05/27 10:06:20   4568s] OPERPROF: Starting DPlace-Init at level 1, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF:     Starting CMU at level 3, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1923.3M
[05/27 10:06:20   4568s] 
[05/27 10:06:20   4568s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1923.3M) ***
[05/27 10:06:20   4568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.13
[05/27 10:06:20   4568s] ** GigaOpt Optimizer WNS Slack -0.500 TNS Slack -24.192 Density 77.47
[05/27 10:06:20   4568s] Optimizer WNS Pass 2
[05/27 10:06:20   4568s] OptDebug: Start of Optimizer WNS Pass 2: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.500 TNS -24.192; HEPG WNS -0.500 TNS -24.192; all paths WNS -0.500 TNS -24.192
[05/27 10:06:20   4568s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1923.3M
[05/27 10:06:20   4568s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1923.3M
[05/27 10:06:21   4569s] Active Path Group: reg2reg  
[05/27 10:06:21   4569s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:06:21   4569s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:06:21   4569s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:06:21   4569s] |  -0.500|   -0.500| -24.192|  -24.192|    77.47%|   0:00:00.0| 1923.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 10:09:36   4764s] |  -0.496|   -0.496| -24.165|  -24.165|    77.77%|   0:03:15.0| 1942.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:09:43   4772s] |  -0.497|   -0.497| -24.158|  -24.158|    77.84%|   0:00:07.0| 1942.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[25]/D    |
[05/27 10:09:47   4775s] |  -0.495|   -0.495| -24.152|  -24.152|    77.86%|   0:00:04.0| 1942.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:09:54   4782s] |  -0.495|   -0.495| -24.154|  -24.154|    77.92%|   0:00:07.0| 1942.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:09:54   4782s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:09:54   4782s] 
[05/27 10:09:54   4782s] *** Finish Core Optimize Step (cpu=0:03:34 real=0:03:33 mem=1942.4M) ***
[05/27 10:09:54   4782s] 
[05/27 10:09:54   4782s] *** Finished Optimize Step Cumulative (cpu=0:03:34 real=0:03:33 mem=1942.4M) ***
[05/27 10:09:54   4782s] OptDebug: End of Optimizer WNS Pass 2: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.495 TNS -24.154; HEPG WNS -0.495 TNS -24.154; all paths WNS -0.495 TNS -24.154
[05/27 10:09:54   4782s] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -24.154 Density 77.92
[05/27 10:09:54   4782s] Placement Snapshot: Density distribution:
[05/27 10:09:54   4782s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:09:54   4782s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:09:54   4782s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:09:54   4782s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:09:54   4782s] [0.40 - 0.45]: 6 (1.85%)
[05/27 10:09:54   4782s] [0.35 - 0.40]: 11 (3.40%)
[05/27 10:09:54   4782s] [0.30 - 0.35]: 64 (19.75%)
[05/27 10:09:54   4782s] [0.25 - 0.30]: 141 (43.52%)
[05/27 10:09:54   4782s] [0.20 - 0.25]: 61 (18.83%)
[05/27 10:09:54   4782s] [0.15 - 0.20]: 19 (5.86%)
[05/27 10:09:54   4782s] [0.10 - 0.15]: 13 (4.01%)
[05/27 10:09:54   4782s] [0.05 - 0.10]: 5 (1.54%)
[05/27 10:09:54   4782s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:09:54   4782s] Begin: Area Reclaim Optimization
[05/27 10:09:54   4783s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:19:43.0/1:38:16.4 (0.8), mem = 1942.4M
[05/27 10:09:56   4784s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1942.4M
[05/27 10:09:56   4784s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1942.4M
[05/27 10:09:56   4784s] Reclaim Optimization WNS Slack -0.495  TNS Slack -24.154 Density 77.92
[05/27 10:09:56   4784s] +----------+---------+--------+--------+------------+--------+
[05/27 10:09:56   4784s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:09:56   4784s] +----------+---------+--------+--------+------------+--------+
[05/27 10:09:56   4784s] |    77.92%|        -|  -0.495| -24.154|   0:00:00.0| 1942.4M|
[05/27 10:09:56   4784s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:09:59   4787s] |    77.90%|       11|  -0.495| -24.154|   0:00:03.0| 1942.4M|
[05/27 10:10:09   4797s] |    77.71%|      331|  -0.491| -24.057|   0:00:10.0| 1942.4M|
[05/27 10:10:09   4797s] |    77.71%|        1|  -0.491| -24.057|   0:00:00.0| 1942.4M|
[05/27 10:10:09   4797s] |    77.71%|        0|  -0.491| -24.057|   0:00:00.0| 1942.4M|
[05/27 10:10:09   4797s] +----------+---------+--------+--------+------------+--------+
[05/27 10:10:09   4797s] Reclaim Optimization End WNS Slack -0.491  TNS Slack -24.057 Density 77.71
[05/27 10:10:09   4797s] 
[05/27 10:10:09   4797s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 8 Resize = 212 **
[05/27 10:10:09   4797s] --------------------------------------------------------------
[05/27 10:10:09   4797s] |                                   | Total     | Sequential |
[05/27 10:10:09   4797s] --------------------------------------------------------------
[05/27 10:10:09   4797s] | Num insts resized                 |     211  |       2    |
[05/27 10:10:09   4797s] | Num insts undone                  |     120  |       0    |
[05/27 10:10:09   4797s] | Num insts Downsized               |     211  |       2    |
[05/27 10:10:09   4797s] | Num insts Samesized               |       0  |       0    |
[05/27 10:10:09   4797s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:10:09   4797s] | Num multiple commits+uncommits    |       1  |       -    |
[05/27 10:10:09   4797s] --------------------------------------------------------------
[05/27 10:10:09   4797s] Bottom Preferred Layer:
[05/27 10:10:09   4797s]     None
[05/27 10:10:09   4797s] Via Pillar Rule:
[05/27 10:10:09   4797s]     None
[05/27 10:10:09   4797s] End: Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:15.0) **
[05/27 10:10:09   4797s] *** AreaOpt [finish] : cpu/real = 0:00:14.7/0:00:14.7 (1.0), totSession cpu/real = 1:19:57.7/1:38:31.2 (0.8), mem = 1942.4M
[05/27 10:10:09   4797s] 
[05/27 10:10:09   4797s] =============================================================================================
[05/27 10:10:09   4797s]  Step TAT Report for AreaOpt #16
[05/27 10:10:09   4797s] =============================================================================================
[05/27 10:10:09   4797s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:10:09   4797s] ---------------------------------------------------------------------------------------------
[05/27 10:10:09   4797s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:10:09   4797s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:10:09   4797s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.2 % )     0:00:12.8 /  0:00:12.8    1.0
[05/27 10:10:09   4797s] [ OptGetWeight           ]    413   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[05/27 10:10:09   4797s] [ OptEval                ]    413   0:00:05.6  (  37.8 % )     0:00:05.6 /  0:00:05.5    1.0
[05/27 10:10:09   4797s] [ OptCommit              ]    413   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    1.3
[05/27 10:10:09   4797s] [ IncrTimingUpdate       ]    126   0:00:04.0  (  26.9 % )     0:00:04.0 /  0:00:04.0    1.0
[05/27 10:10:09   4797s] [ PostCommitDelayCalc    ]    460   0:00:02.8  (  19.0 % )     0:00:02.8 /  0:00:02.7    1.0
[05/27 10:10:09   4797s] [ MISC                   ]          0:00:01.7  (  11.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/27 10:10:09   4797s] ---------------------------------------------------------------------------------------------
[05/27 10:10:09   4797s]  AreaOpt #16 TOTAL                  0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:14.7    1.0
[05/27 10:10:09   4797s] ---------------------------------------------------------------------------------------------
[05/27 10:10:09   4797s] 
[05/27 10:10:09   4797s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1919.43M, totSessionCpu=1:19:58).
[05/27 10:10:09   4797s] Placement Snapshot: Density distribution:
[05/27 10:10:09   4797s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.65 - 0.70]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:10:09   4797s] [0.55 - 0.60]: 2 (0.62%)
[05/27 10:10:09   4797s] [0.50 - 0.55]: 1 (0.31%)
[05/27 10:10:09   4797s] [0.45 - 0.50]: 1 (0.31%)
[05/27 10:10:09   4797s] [0.40 - 0.45]: 6 (1.85%)
[05/27 10:10:09   4797s] [0.35 - 0.40]: 11 (3.40%)
[05/27 10:10:09   4797s] [0.30 - 0.35]: 65 (20.06%)
[05/27 10:10:09   4797s] [0.25 - 0.30]: 142 (43.83%)
[05/27 10:10:09   4797s] [0.20 - 0.25]: 62 (19.14%)
[05/27 10:10:09   4797s] [0.15 - 0.20]: 20 (6.17%)
[05/27 10:10:09   4797s] [0.10 - 0.15]: 10 (3.09%)
[05/27 10:10:09   4797s] [0.05 - 0.10]: 4 (1.23%)
[05/27 10:10:09   4797s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:10:09   4797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.14
[05/27 10:10:09   4797s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:       Starting CMU at level 4, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.070, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.070, MEM:1919.4M
[05/27 10:10:09   4797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.20
[05/27 10:10:09   4797s] OPERPROF: Starting RefinePlace at level 1, MEM:1919.4M
[05/27 10:10:09   4797s] *** Starting refinePlace (1:19:58 mem=1919.4M) ***
[05/27 10:10:09   4797s] Total net bbox length = 7.713e+05 (4.049e+05 3.664e+05) (ext = 2.187e+04)
[05/27 10:10:09   4797s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:10:09   4797s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1919.4M
[05/27 10:10:09   4797s] default core: bins with density > 0.750 = 70.76 % ( 242 / 342 )
[05/27 10:10:09   4797s] Density distribution unevenness ratio = 2.887%
[05/27 10:10:09   4797s] RPlace IncrNP Skipped
[05/27 10:10:09   4797s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1919.4MB) @(1:19:58 - 1:19:58).
[05/27 10:10:09   4797s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1919.4M
[05/27 10:10:09   4797s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1919.4M
[05/27 10:10:09   4797s] Starting refinePlace ...
[05/27 10:10:09   4798s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:10:09   4798s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:10:10   4798s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1922.6MB) @(1:19:58 - 1:19:58).
[05/27 10:10:10   4798s] Move report: preRPlace moves 1721 insts, mean move: 1.80 um, max move: 14.42 um
[05/27 10:10:10   4798s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6463_0): (757.64, 421.80) --> (753.30, 431.88)
[05/27 10:10:10   4798s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: XOR2HS
[05/27 10:10:10   4798s] Move report: Detail placement moves 1721 insts, mean move: 1.80 um, max move: 14.42 um
[05/27 10:10:10   4798s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6463_0): (757.64, 421.80) --> (753.30, 431.88)
[05/27 10:10:10   4798s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1922.6MB
[05/27 10:10:10   4798s] Statistics of distance of Instance movement in refine placement:
[05/27 10:10:10   4798s]   maximum (X+Y) =        14.42 um
[05/27 10:10:10   4798s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6463_0) with max move: (757.64, 421.8) -> (753.3, 431.88)
[05/27 10:10:10   4798s]   mean    (X+Y) =         1.80 um
[05/27 10:10:10   4798s] Summary Report:
[05/27 10:10:10   4798s] Instances move: 1721 (out of 22865 movable)
[05/27 10:10:10   4798s] Instances flipped: 0
[05/27 10:10:10   4798s] Mean displacement: 1.80 um
[05/27 10:10:10   4798s] Max displacement: 14.42 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6463_0) (757.64, 421.8) -> (753.3, 431.88)
[05/27 10:10:10   4798s] 	Length: 9 sites, height: 1 rows, site name: core_5040, cell type: XOR2HS
[05/27 10:10:10   4798s] Total instances moved : 1721
[05/27 10:10:10   4798s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.437, MEM:1922.6M
[05/27 10:10:10   4798s] Total net bbox length = 7.729e+05 (4.061e+05 3.668e+05) (ext = 2.187e+04)
[05/27 10:10:10   4798s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1922.6MB
[05/27 10:10:10   4798s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1922.6MB) @(1:19:58 - 1:19:58).
[05/27 10:10:10   4798s] *** Finished refinePlace (1:19:58 mem=1922.6M) ***
[05/27 10:10:10   4798s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.20
[05/27 10:10:10   4798s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.517, MEM:1922.6M
[05/27 10:10:10   4798s] *** maximum move = 14.42 um ***
[05/27 10:10:10   4798s] *** Finished re-routing un-routed nets (1922.6M) ***
[05/27 10:10:10   4798s] OPERPROF: Starting DPlace-Init at level 1, MEM:1922.6M
[05/27 10:10:10   4798s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.6M
[05/27 10:10:10   4798s] OPERPROF:     Starting CMU at level 3, MEM:1922.6M
[05/27 10:10:10   4798s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1922.6M
[05/27 10:10:10   4798s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1922.6M
[05/27 10:10:10   4798s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:1922.6M
[05/27 10:10:10   4798s] 
[05/27 10:10:10   4798s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1922.6M) ***
[05/27 10:10:10   4798s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.14
[05/27 10:10:11   4799s] ** GigaOpt Optimizer WNS Slack -0.491 TNS Slack -24.057 Density 77.71
[05/27 10:10:11   4799s] Optimizer WNS Pass 3
[05/27 10:10:11   4799s] OptDebug: Start of Optimizer WNS Pass 3: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.491 TNS -24.057; HEPG WNS -0.491 TNS -24.057; all paths WNS -0.491 TNS -24.057
[05/27 10:10:11   4799s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1922.6M
[05/27 10:10:11   4799s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1922.6M
[05/27 10:10:11   4799s] Active Path Group: reg2reg  
[05/27 10:10:11   4799s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:10:11   4799s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:10:11   4799s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:10:11   4799s] |  -0.491|   -0.491| -24.057|  -24.057|    77.71%|   0:00:00.0| 1922.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:11:36   4884s] |  -0.482|   -0.482| -23.976|  -23.976|    77.77%|   0:01:25.0| 1941.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[19]/D    |
[05/27 10:11:49   4897s] |  -0.477|   -0.477| -23.869|  -23.869|    77.80%|   0:00:13.0| 1941.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:12:59   4967s] Starting generalSmallTnsOpt
[05/27 10:13:00   4969s] Ending generalSmallTnsOpt End
[05/27 10:13:00   4969s] Analyzing useful skew in preCTS mode ...
[05/27 10:13:00   4969s] The view delay ratios are: (av_func_mode_max 1) (av_scan_mode_max 1) (av_func_mode_min 0.412845) (av_scan_mode_min 0.412845)
[05/27 10:13:00   4969s] Restoring previous 'useful skew' info from scheduling_file.cts.31784 ...
[05/27 10:13:00   4969s] skewClock is  advancing: -95.5ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[12]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -60.3ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[15]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -47.6ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[14]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -45.2ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[15]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -45ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -35.8ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[13]/CK
[05/27 10:13:00   4969s] skewClock is  advancing: -19.3ps, top_in/pricing0/mc_core0/count_r_reg[2]/CK
[05/27 10:13:01   4969s] Finish useful skew analysis
[05/27 10:13:06   4975s] |  -0.482|   -0.482| -23.973|  -23.973|    77.92%|   0:01:17.0| 1941.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:13:08   4976s] |  -0.482|   -0.482| -23.973|  -23.973|    77.94%|   0:00:02.0| 1941.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:13:08   4976s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:13:08   4976s] 
[05/27 10:13:08   4976s] *** Finish Core Optimize Step (cpu=0:02:57 real=0:02:57 mem=1941.6M) ***
[05/27 10:13:08   4976s] 
[05/27 10:13:08   4976s] *** Finished Optimize Step Cumulative (cpu=0:02:57 real=0:02:57 mem=1941.6M) ***
[05/27 10:13:08   4976s] OptDebug: End of Optimizer WNS Pass 3: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.482 TNS -23.973; HEPG WNS -0.482 TNS -23.973; all paths WNS -0.482 TNS -23.973
[05/27 10:13:08   4976s] ** GigaOpt Optimizer WNS Slack -0.482 TNS Slack -23.973 Density 77.94
[05/27 10:13:08   4976s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.15
[05/27 10:13:08   4976s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1941.6M
[05/27 10:13:08   4976s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:       Starting CMU at level 4, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.038, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.072, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.072, MEM:1941.6M
[05/27 10:13:08   4977s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.21
[05/27 10:13:08   4977s] OPERPROF: Starting RefinePlace at level 1, MEM:1941.6M
[05/27 10:13:08   4977s] *** Starting refinePlace (1:22:57 mem=1941.6M) ***
[05/27 10:13:08   4977s] Total net bbox length = 7.736e+05 (4.065e+05 3.670e+05) (ext = 2.187e+04)
[05/27 10:13:08   4977s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:13:08   4977s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:1941.6M
[05/27 10:13:08   4977s] default core: bins with density > 0.750 = 70.47 % ( 241 / 342 )
[05/27 10:13:08   4977s] Density distribution unevenness ratio = 2.993%
[05/27 10:13:08   4977s] RPlace IncrNP Skipped
[05/27 10:13:08   4977s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1941.6MB) @(1:22:57 - 1:22:57).
[05/27 10:13:08   4977s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1941.6M
[05/27 10:13:08   4977s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1941.6M
[05/27 10:13:08   4977s] Starting refinePlace ...
[05/27 10:13:08   4977s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:13:08   4977s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:13:09   4977s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1941.6MB) @(1:22:57 - 1:22:58).
[05/27 10:13:09   4977s] Move report: preRPlace moves 1359 insts, mean move: 1.90 um, max move: 16.28 um
[05/27 10:13:09   4977s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6666_0): (960.38, 416.76) --> (954.18, 406.68)
[05/27 10:13:09   4977s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: ND2T
[05/27 10:13:09   4977s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:13:09   4977s] 
[05/27 10:13:09   4977s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:13:09   4978s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:13:09   4978s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1941.6MB) @(1:22:58 - 1:22:58).
[05/27 10:13:09   4978s] Move report: Detail placement moves 1359 insts, mean move: 1.90 um, max move: 16.28 um
[05/27 10:13:09   4978s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6666_0): (960.38, 416.76) --> (954.18, 406.68)
[05/27 10:13:09   4978s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1941.6MB
[05/27 10:13:09   4978s] Statistics of distance of Instance movement in refine placement:
[05/27 10:13:09   4978s]   maximum (X+Y) =        16.28 um
[05/27 10:13:09   4978s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6666_0) with max move: (960.38, 416.76) -> (954.18, 406.68)
[05/27 10:13:09   4978s]   mean    (X+Y) =         1.90 um
[05/27 10:13:09   4978s] Total instances flipped for legalization: 216
[05/27 10:13:09   4978s] Summary Report:
[05/27 10:13:09   4978s] Instances move: 1359 (out of 22877 movable)
[05/27 10:13:09   4978s] Instances flipped: 216
[05/27 10:13:09   4978s] Mean displacement: 1.90 um
[05/27 10:13:09   4978s] Max displacement: 16.28 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_6666_0) (960.38, 416.76) -> (954.18, 406.68)
[05/27 10:13:09   4978s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: ND2T
[05/27 10:13:09   4978s] Total instances moved : 1359
[05/27 10:13:09   4978s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.990, REAL:0.993, MEM:1941.6M
[05/27 10:13:09   4978s] Total net bbox length = 7.748e+05 (4.073e+05 3.675e+05) (ext = 2.187e+04)
[05/27 10:13:09   4978s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1941.6MB
[05/27 10:13:09   4978s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1941.6MB) @(1:22:57 - 1:22:58).
[05/27 10:13:09   4978s] *** Finished refinePlace (1:22:58 mem=1941.6M) ***
[05/27 10:13:09   4978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.21
[05/27 10:13:09   4978s] OPERPROF: Finished RefinePlace at level 1, CPU:1.080, REAL:1.073, MEM:1941.6M
[05/27 10:13:10   4978s] *** maximum move = 16.28 um ***
[05/27 10:13:10   4978s] *** Finished re-routing un-routed nets (1941.6M) ***
[05/27 10:13:10   4978s] OPERPROF: Starting DPlace-Init at level 1, MEM:1941.6M
[05/27 10:13:10   4978s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1941.6M
[05/27 10:13:10   4978s] OPERPROF:     Starting CMU at level 3, MEM:1941.6M
[05/27 10:13:10   4978s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1941.6M
[05/27 10:13:10   4978s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1941.6M
[05/27 10:13:10   4978s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.066, MEM:1941.6M
[05/27 10:13:10   4978s] 
[05/27 10:13:10   4978s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1941.6M) ***
[05/27 10:13:10   4978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.15
[05/27 10:13:10   4978s] ** GigaOpt Optimizer WNS Slack -0.482 TNS Slack -23.973 Density 77.94
[05/27 10:13:10   4978s] Bottom Preferred Layer:
[05/27 10:13:10   4978s]     None
[05/27 10:13:10   4978s] Via Pillar Rule:
[05/27 10:13:10   4978s]     None
[05/27 10:13:10   4978s] 
[05/27 10:13:10   4978s] *** Finish pre-CTS Setup Fixing (cpu=0:13:54 real=0:13:53 mem=1941.6M) ***
[05/27 10:13:10   4978s] 
[05/27 10:13:10   4978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.3
[05/27 10:13:10   4978s] TotalInstCnt at PhyDesignMc Destruction: 22,877
[05/27 10:13:10   4978s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.13
[05/27 10:13:10   4978s] *** SetupOpt [finish] : cpu/real = 0:14:09.7/0:14:09.0 (1.0), totSession cpu/real = 1:22:59.0/1:41:32.2 (0.8), mem = 1922.6M
[05/27 10:13:10   4978s] 
[05/27 10:13:10   4978s] =============================================================================================
[05/27 10:13:10   4978s]  Step TAT Report for WnsOpt #2
[05/27 10:13:10   4978s] =============================================================================================
[05/27 10:13:10   4978s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:13:10   4978s] ---------------------------------------------------------------------------------------------
[05/27 10:13:10   4978s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:13:10   4978s] [ AreaOpt                ]      3   0:00:04.9  (   0.6 % )     0:00:38.9 /  0:00:38.7    1.0
[05/27 10:13:10   4978s] [ RefinePlace            ]      4   0:00:05.2  (   0.6 % )     0:00:05.2 /  0:00:05.2    1.0
[05/27 10:13:10   4978s] [ SlackTraversorInit     ]      8   0:00:02.8  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[05/27 10:13:10   4978s] [ LibAnalyzerInit        ]      1   0:00:03.7  (   0.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:13:10   4978s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:13:10   4978s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.3
[05/27 10:13:10   4978s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:13:10   4978s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:13:10   4978s] [ TransformInit          ]      1   0:00:11.4  (   1.3 % )     0:00:11.4 /  0:00:11.4    1.0
[05/27 10:13:10   4978s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 10:13:10   4978s] [ OptSingleIteration     ]    110   0:00:01.4  (   0.2 % )     0:13:34.9 /  0:13:35.6    1.0
[05/27 10:13:10   4978s] [ OptGetWeight           ]   1284   0:00:03.3  (   0.4 % )     0:00:03.3 /  0:00:03.3    1.0
[05/27 10:13:10   4978s] [ OptEval                ]   1284   0:12:39.3  (  89.4 % )     0:12:39.3 /  0:12:40.2    1.0
[05/27 10:13:10   4978s] [ OptCommit              ]   1284   0:00:02.1  (   0.2 % )     0:00:02.1 /  0:00:02.2    1.0
[05/27 10:13:10   4978s] [ IncrTimingUpdate       ]    443   0:00:18.0  (   2.1 % )     0:00:18.0 /  0:00:18.0    1.0
[05/27 10:13:10   4978s] [ PostCommitDelayCalc    ]   1404   0:00:15.3  (   1.8 % )     0:00:15.3 /  0:00:15.0    1.0
[05/27 10:13:10   4978s] [ SetupOptGetWorkingSet  ]    272   0:00:09.0  (   1.1 % )     0:00:09.0 /  0:00:09.1    1.0
[05/27 10:13:10   4978s] [ SetupOptGetActiveNode  ]    272   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.3
[05/27 10:13:10   4978s] [ SetupOptSlackGraph     ]     99   0:00:06.6  (   0.8 % )     0:00:06.6 /  0:00:06.6    1.0
[05/27 10:13:10   4978s] [ MISC                   ]          0:00:05.5  (   0.6 % )     0:00:05.5 /  0:00:05.5    1.0
[05/27 10:13:10   4978s] ---------------------------------------------------------------------------------------------
[05/27 10:13:10   4978s]  WnsOpt #2 TOTAL                    0:14:09.0  ( 100.0 % )     0:14:09.0 /  0:14:09.7    1.0
[05/27 10:13:10   4978s] ---------------------------------------------------------------------------------------------
[05/27 10:13:10   4978s] 
[05/27 10:13:10   4978s] End: GigaOpt Optimization in WNS mode
[05/27 10:13:10   4979s] **Info: Dumped 7 clock latencies for ever disabled views: av_func_mode_max
[05/27 10:13:12   4980s] *** Timing NOT met, worst failing slack is -0.482
[05/27 10:13:12   4980s] *** Check timing (0:00:01.2)
[05/27 10:13:12   4980s] Deleting Lib Analyzer.
[05/27 10:13:12   4980s] Begin: GigaOpt Optimization in TNS mode
[05/27 10:13:13   4981s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/27 10:13:13   4981s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:13:13   4981s] Info: 30 io nets excluded
[05/27 10:13:13   4981s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:13:13   4981s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:23:01.6/1:41:34.9 (0.8), mem = 1860.6M
[05/27 10:13:13   4981s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.14
[05/27 10:13:13   4981s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:13:13   4981s] ### Creating PhyDesignMc. totSessionCpu=1:23:02 mem=1860.6M
[05/27 10:13:13   4981s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:13:13   4981s] OPERPROF: Starting DPlace-Init at level 1, MEM:1860.6M
[05/27 10:13:13   4981s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:13:13   4981s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1860.6M
[05/27 10:13:13   4981s] OPERPROF:     Starting CMU at level 3, MEM:1860.6M
[05/27 10:13:13   4981s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1860.6M
[05/27 10:13:13   4981s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1860.6M
[05/27 10:13:13   4981s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1860.6MB).
[05/27 10:13:13   4981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1860.6M
[05/27 10:13:13   4981s] TotalInstCnt at PhyDesignMc Initialization: 22,877
[05/27 10:13:13   4981s] ### Creating PhyDesignMc, finished. totSessionCpu=1:23:02 mem=1860.6M
[05/27 10:13:13   4981s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:13:13   4981s] 
[05/27 10:13:13   4981s] Creating Lib Analyzer ...
[05/27 10:13:13   4981s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:13:13   4982s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:13:13   4982s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:13:13   4982s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:13:13   4982s] 
[05/27 10:13:13   4982s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:13:16   4985s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:05 mem=1862.6M
[05/27 10:13:16   4985s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:05 mem=1862.6M
[05/27 10:13:16   4985s] Creating Lib Analyzer, finished. 
[05/27 10:13:16   4985s] 
[05/27 10:13:16   4985s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 10:13:16   4985s] ### Creating LA Mngr. totSessionCpu=1:23:05 mem=1862.6M
[05/27 10:13:16   4985s] ### Creating LA Mngr, finished. totSessionCpu=1:23:05 mem=1862.6M
[05/27 10:13:24   4993s] *info: 30 io nets excluded
[05/27 10:13:24   4993s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:13:24   4993s] *info: 2 clock nets excluded
[05/27 10:13:24   4993s] *info: 2 special nets excluded.
[05/27 10:13:24   4993s] *info: 4326 no-driver nets excluded.
[05/27 10:13:27   4995s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.4
[05/27 10:13:27   4995s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 10:13:27   4995s] ** GigaOpt Optimizer WNS Slack -0.482 TNS Slack -23.973 Density 77.94
[05/27 10:13:27   4995s] Optimizer TNS Opt
[05/27 10:13:27   4995s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.482 TNS -23.973; HEPG WNS -0.482 TNS -23.973; all paths WNS -0.482 TNS -23.973
[05/27 10:13:27   4995s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.7M
[05/27 10:13:27   4995s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1881.7M
[05/27 10:13:28   4996s] Active Path Group: reg2reg  
[05/27 10:13:28   4996s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:13:28   4996s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:13:28   4996s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:13:28   4996s] |  -0.482|   -0.482| -23.973|  -23.973|    77.94%|   0:00:00.0| 1881.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:14:06   5034s] |  -0.499|   -0.499|  -7.776|   -7.776|    77.98%|   0:00:38.0| 1939.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/out0_r_reg[15]/D     |
[05/27 10:14:07   5036s] |  -0.499|   -0.499|  -7.675|   -7.675|    77.98%|   0:00:01.0| 1939.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 10:14:09   5037s] |  -0.499|   -0.499|  -7.656|   -7.656|    77.99%|   0:00:02.0| 1958.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/27 10:14:10   5039s] |  -0.499|   -0.499|  -7.656|   -7.656|    78.01%|   0:00:01.0| 1958.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:14:10   5039s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:14:10   5039s] 
[05/27 10:14:10   5039s] *** Finish Core Optimize Step (cpu=0:00:43.0 real=0:00:42.0 mem=1958.3M) ***
[05/27 10:14:11   5039s] 
[05/27 10:14:11   5039s] *** Finished Optimize Step Cumulative (cpu=0:00:43.0 real=0:00:43.0 mem=1958.3M) ***
[05/27 10:14:11   5039s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.104 TNS 0.000; reg2reg* WNS -0.499 TNS -7.656; HEPG WNS -0.499 TNS -7.656; all paths WNS -0.499 TNS -7.656
[05/27 10:14:11   5039s] ** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -7.656 Density 78.01
[05/27 10:14:11   5039s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.16
[05/27 10:14:11   5039s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:       Starting CMU at level 4, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.040, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.073, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.074, MEM:1958.3M
[05/27 10:14:11   5039s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.22
[05/27 10:14:11   5039s] OPERPROF: Starting RefinePlace at level 1, MEM:1958.3M
[05/27 10:14:11   5039s] *** Starting refinePlace (1:24:00 mem=1958.3M) ***
[05/27 10:14:11   5039s] Total net bbox length = 7.752e+05 (4.076e+05 3.677e+05) (ext = 2.187e+04)
[05/27 10:14:11   5039s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:11   5039s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:1958.3M
[05/27 10:14:11   5039s] default core: bins with density > 0.750 = 71.35 % ( 244 / 342 )
[05/27 10:14:11   5039s] Density distribution unevenness ratio = 3.001%
[05/27 10:14:11   5039s] RPlace IncrNP Skipped
[05/27 10:14:11   5039s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1958.3MB) @(1:24:00 - 1:24:00).
[05/27 10:14:11   5039s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.030, REAL:0.018, MEM:1958.3M
[05/27 10:14:11   5039s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1958.3M
[05/27 10:14:11   5039s] Starting refinePlace ...
[05/27 10:14:11   5039s]   Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:14:11   5039s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1958.3MB) @(1:24:00 - 1:24:00).
[05/27 10:14:11   5039s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:11   5039s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:14:11   5039s] 
[05/27 10:14:11   5039s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:14:11   5040s] Move report: legalization moves 94 insts, mean move: 5.12 um, max move: 16.20 um
[05/27 10:14:11   5040s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5499_0): (630.54, 351.24) --> (619.38, 346.20)
[05/27 10:14:11   5040s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1958.3MB) @(1:24:00 - 1:24:00).
[05/27 10:14:11   5040s] Move report: Detail placement moves 94 insts, mean move: 5.12 um, max move: 16.20 um
[05/27 10:14:11   5040s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5499_0): (630.54, 351.24) --> (619.38, 346.20)
[05/27 10:14:11   5040s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1958.3MB
[05/27 10:14:11   5040s] Statistics of distance of Instance movement in refine placement:
[05/27 10:14:11   5040s]   maximum (X+Y) =        16.20 um
[05/27 10:14:11   5040s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5499_0) with max move: (630.54, 351.24) -> (619.38, 346.2)
[05/27 10:14:11   5040s]   mean    (X+Y) =         5.12 um
[05/27 10:14:11   5040s] Summary Report:
[05/27 10:14:11   5040s] Instances move: 94 (out of 22892 movable)
[05/27 10:14:11   5040s] Instances flipped: 0
[05/27 10:14:11   5040s] Mean displacement: 5.12 um
[05/27 10:14:11   5040s] Max displacement: 16.20 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5499_0) (630.54, 351.24) -> (619.38, 346.2)
[05/27 10:14:11   5040s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 10:14:11   5040s] Total instances moved : 94
[05/27 10:14:11   5040s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.660, REAL:0.664, MEM:1958.3M
[05/27 10:14:11   5040s] Total net bbox length = 7.756e+05 (4.077e+05 3.679e+05) (ext = 2.187e+04)
[05/27 10:14:11   5040s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1958.3MB
[05/27 10:14:11   5040s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1958.3MB) @(1:24:00 - 1:24:00).
[05/27 10:14:11   5040s] *** Finished refinePlace (1:24:00 mem=1958.3M) ***
[05/27 10:14:11   5040s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.22
[05/27 10:14:11   5040s] OPERPROF: Finished RefinePlace at level 1, CPU:0.740, REAL:0.745, MEM:1958.3M
[05/27 10:14:12   5040s] *** maximum move = 16.20 um ***
[05/27 10:14:12   5040s] *** Finished re-routing un-routed nets (1958.3M) ***
[05/27 10:14:12   5040s] OPERPROF: Starting DPlace-Init at level 1, MEM:1958.3M
[05/27 10:14:12   5040s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1958.3M
[05/27 10:14:12   5040s] OPERPROF:     Starting CMU at level 3, MEM:1958.3M
[05/27 10:14:12   5040s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1958.3M
[05/27 10:14:12   5040s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1958.3M
[05/27 10:14:12   5040s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:1958.3M
[05/27 10:14:12   5040s] 
[05/27 10:14:12   5040s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1958.3M) ***
[05/27 10:14:12   5040s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.16
[05/27 10:14:12   5040s] ** GigaOpt Optimizer WNS Slack -0.499 TNS Slack -7.656 Density 78.01
[05/27 10:14:12   5041s] Bottom Preferred Layer:
[05/27 10:14:12   5041s]     None
[05/27 10:14:12   5041s] Via Pillar Rule:
[05/27 10:14:12   5041s]     None
[05/27 10:14:12   5041s] 
[05/27 10:14:12   5041s] *** Finish pre-CTS Setup Fixing (cpu=0:00:45.4 real=0:00:45.0 mem=1958.3M) ***
[05/27 10:14:12   5041s] 
[05/27 10:14:12   5041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.4
[05/27 10:14:12   5041s] TotalInstCnt at PhyDesignMc Destruction: 22,892
[05/27 10:14:12   5041s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.14
[05/27 10:14:12   5041s] *** SetupOpt [finish] : cpu/real = 0:00:59.5/0:00:59.4 (1.0), totSession cpu/real = 1:24:01.1/1:42:34.3 (0.8), mem = 1939.2M
[05/27 10:14:12   5041s] 
[05/27 10:14:12   5041s] =============================================================================================
[05/27 10:14:12   5041s]  Step TAT Report for TnsOpt #2
[05/27 10:14:12   5041s] =============================================================================================
[05/27 10:14:12   5041s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:14:12   5041s] ---------------------------------------------------------------------------------------------
[05/27 10:14:12   5041s] [ RefinePlace            ]      1   0:00:01.4  (   2.3 % )     0:00:01.4 /  0:00:01.4    1.0
[05/27 10:14:12   5041s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 10:14:12   5041s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   5.3 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 10:14:12   5041s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:12   5041s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:14:12   5041s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[05/27 10:14:12   5041s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:12   5041s] [ TransformInit          ]      1   0:00:10.6  (  17.8 % )     0:00:10.6 /  0:00:10.6    1.0
[05/27 10:14:12   5041s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.1 % )     0:00:42.3 /  0:00:42.3    1.0
[05/27 10:14:12   5041s] [ OptGetWeight           ]     13   0:00:01.2  (   2.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 10:14:12   5041s] [ OptEval                ]     13   0:00:38.1  (  64.1 % )     0:00:38.1 /  0:00:38.1    1.0
[05/27 10:14:12   5041s] [ OptCommit              ]     13   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:14:12   5041s] [ IncrTimingUpdate       ]     16   0:00:01.5  (   2.4 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 10:14:12   5041s] [ PostCommitDelayCalc    ]     14   0:00:00.7  (   1.2 % )     0:00:00.7 /  0:00:00.7    1.0
[05/27 10:14:12   5041s] [ SetupOptGetWorkingSet  ]     39   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.1
[05/27 10:14:12   5041s] [ SetupOptGetActiveNode  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:12   5041s] [ SetupOptSlackGraph     ]     13   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    0.9
[05/27 10:14:12   5041s] [ MISC                   ]          0:00:01.2  (   2.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 10:14:12   5041s] ---------------------------------------------------------------------------------------------
[05/27 10:14:12   5041s]  TnsOpt #2 TOTAL                    0:00:59.4  ( 100.0 % )     0:00:59.4 /  0:00:59.5    1.0
[05/27 10:14:12   5041s] ---------------------------------------------------------------------------------------------
[05/27 10:14:12   5041s] 
[05/27 10:14:12   5041s] End: GigaOpt Optimization in TNS mode
[05/27 10:14:12   5041s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 10:14:13   5041s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:14:13   5041s] Info: 30 io nets excluded
[05/27 10:14:13   5041s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:14:13   5041s] ### Creating LA Mngr. totSessionCpu=1:24:01 mem=1861.2M
[05/27 10:14:13   5041s] ### Creating LA Mngr, finished. totSessionCpu=1:24:01 mem=1861.2M
[05/27 10:14:13   5041s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:14:13   5041s] ### Creating PhyDesignMc. totSessionCpu=1:24:01 mem=1880.3M
[05/27 10:14:13   5041s] OPERPROF: Starting DPlace-Init at level 1, MEM:1880.3M
[05/27 10:14:13   5041s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:14:13   5041s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1880.3M
[05/27 10:14:13   5041s] OPERPROF:     Starting CMU at level 3, MEM:1880.3M
[05/27 10:14:13   5041s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1880.3M
[05/27 10:14:13   5041s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.027, MEM:1880.3M
[05/27 10:14:13   5041s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1880.3MB).
[05/27 10:14:13   5041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:1880.3M
[05/27 10:14:13   5041s] TotalInstCnt at PhyDesignMc Initialization: 22,892
[05/27 10:14:13   5041s] ### Creating PhyDesignMc, finished. totSessionCpu=1:24:02 mem=1880.3M
[05/27 10:14:13   5041s] Begin: Area Reclaim Optimization
[05/27 10:14:13   5041s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:24:01.6/1:42:34.8 (0.8), mem = 1880.3M
[05/27 10:14:13   5041s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.15
[05/27 10:14:13   5041s] 
[05/27 10:14:13   5041s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:14:13   5041s] ### Creating LA Mngr. totSessionCpu=1:24:02 mem=1880.3M
[05/27 10:14:13   5041s] ### Creating LA Mngr, finished. totSessionCpu=1:24:02 mem=1880.3M
[05/27 10:14:14   5042s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1880.3M
[05/27 10:14:14   5042s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1880.3M
[05/27 10:14:14   5043s] Reclaim Optimization WNS Slack -0.499  TNS Slack -7.656 Density 78.01
[05/27 10:14:14   5043s] +----------+---------+--------+--------+------------+--------+
[05/27 10:14:14   5043s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:14:14   5043s] +----------+---------+--------+--------+------------+--------+
[05/27 10:14:14   5043s] |    78.01%|        -|  -0.499|  -7.656|   0:00:00.0| 1880.3M|
[05/27 10:14:14   5043s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:14:15   5043s] |    78.01%|        0|  -0.499|  -7.656|   0:00:01.0| 1880.3M|
[05/27 10:14:18   5046s] |    77.98%|       19|  -0.499|  -7.656|   0:00:03.0| 1918.4M|
[05/27 10:14:34   5062s] |    77.71%|      414|  -0.464|  -7.070|   0:00:16.0| 1918.4M|
[05/27 10:14:35   5063s] |    77.70%|       13|  -0.463|  -7.047|   0:00:01.0| 1918.4M|
[05/27 10:14:35   5064s] |    77.70%|        2|  -0.463|  -7.047|   0:00:00.0| 1918.4M|
[05/27 10:14:36   5064s] |    77.70%|        0|  -0.463|  -7.047|   0:00:01.0| 1918.4M|
[05/27 10:14:36   5064s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:14:36   5064s] |    77.70%|        0|  -0.463|  -7.047|   0:00:00.0| 1918.4M|
[05/27 10:14:36   5064s] +----------+---------+--------+--------+------------+--------+
[05/27 10:14:36   5064s] Reclaim Optimization End WNS Slack -0.463  TNS Slack -7.047 Density 77.70
[05/27 10:14:36   5064s] 
[05/27 10:14:36   5064s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 13 Resize = 307 **
[05/27 10:14:36   5064s] --------------------------------------------------------------
[05/27 10:14:36   5064s] |                                   | Total     | Sequential |
[05/27 10:14:36   5064s] --------------------------------------------------------------
[05/27 10:14:36   5064s] | Num insts resized                 |     300  |       3    |
[05/27 10:14:36   5064s] | Num insts undone                  |     121  |       1    |
[05/27 10:14:36   5064s] | Num insts Downsized               |     300  |       3    |
[05/27 10:14:36   5064s] | Num insts Samesized               |       0  |       0    |
[05/27 10:14:36   5064s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:14:36   5064s] | Num multiple commits+uncommits    |       9  |       -    |
[05/27 10:14:36   5064s] --------------------------------------------------------------
[05/27 10:14:36   5064s] Bottom Preferred Layer:
[05/27 10:14:36   5064s]     None
[05/27 10:14:36   5064s] Via Pillar Rule:
[05/27 10:14:36   5064s]     None
[05/27 10:14:36   5064s] End: Core Area Reclaim Optimization (cpu = 0:00:22.9) (real = 0:00:23.0) **
[05/27 10:14:36   5064s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:       Starting CMU at level 4, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.010, REAL:0.001, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.073, MEM:1918.4M
[05/27 10:14:36   5064s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.090, REAL:0.074, MEM:1918.4M
[05/27 10:14:36   5064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.23
[05/27 10:14:36   5064s] OPERPROF: Starting RefinePlace at level 1, MEM:1918.4M
[05/27 10:14:36   5064s] *** Starting refinePlace (1:24:25 mem=1918.4M) ***
[05/27 10:14:36   5064s] Total net bbox length = 7.755e+05 (4.077e+05 3.678e+05) (ext = 2.187e+04)
[05/27 10:14:36   5064s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:36   5064s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1918.4M
[05/27 10:14:36   5064s] Starting refinePlace ...
[05/27 10:14:36   5064s] 
[05/27 10:14:36   5064s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:14:37   5065s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:37   5065s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1918.4MB) @(1:24:25 - 1:24:25).
[05/27 10:14:37   5065s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:37   5065s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1918.4MB
[05/27 10:14:37   5065s] Statistics of distance of Instance movement in refine placement:
[05/27 10:14:37   5065s]   maximum (X+Y) =         0.00 um
[05/27 10:14:37   5065s]   mean    (X+Y) =         0.00 um
[05/27 10:14:37   5065s] Summary Report:
[05/27 10:14:37   5065s] Instances move: 0 (out of 22872 movable)
[05/27 10:14:37   5065s] Instances flipped: 0
[05/27 10:14:37   5065s] Mean displacement: 0.00 um
[05/27 10:14:37   5065s] Max displacement: 0.00 um 
[05/27 10:14:37   5065s] Total instances moved : 0
[05/27 10:14:37   5065s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.574, MEM:1918.4M
[05/27 10:14:37   5065s] Total net bbox length = 7.755e+05 (4.077e+05 3.678e+05) (ext = 2.187e+04)
[05/27 10:14:37   5065s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1918.4MB
[05/27 10:14:37   5065s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1918.4MB) @(1:24:25 - 1:24:25).
[05/27 10:14:37   5065s] *** Finished refinePlace (1:24:25 mem=1918.4M) ***
[05/27 10:14:37   5065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.23
[05/27 10:14:37   5065s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.636, MEM:1918.4M
[05/27 10:14:37   5065s] *** maximum move = 0.00 um ***
[05/27 10:14:37   5065s] *** Finished re-routing un-routed nets (1918.4M) ***
[05/27 10:14:37   5065s] OPERPROF: Starting DPlace-Init at level 1, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:     Starting CMU at level 3, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1918.4M
[05/27 10:14:37   5065s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.066, MEM:1918.4M
[05/27 10:14:37   5065s] 
[05/27 10:14:37   5065s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1918.4M) ***
[05/27 10:14:37   5065s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.15
[05/27 10:14:37   5065s] *** AreaOpt [finish] : cpu/real = 0:00:24.2/0:00:24.2 (1.0), totSession cpu/real = 1:24:25.8/1:42:59.1 (0.8), mem = 1918.4M
[05/27 10:14:37   5065s] 
[05/27 10:14:37   5065s] =============================================================================================
[05/27 10:14:37   5065s]  Step TAT Report for AreaOpt #17
[05/27 10:14:37   5065s] =============================================================================================
[05/27 10:14:37   5065s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:14:37   5065s] ---------------------------------------------------------------------------------------------
[05/27 10:14:37   5065s] [ RefinePlace            ]      1   0:00:01.3  (   5.3 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:14:37   5065s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:14:37   5065s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:37   5065s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:14:37   5065s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:37   5065s] [ OptSingleIteration     ]      7   0:00:00.5  (   2.1 % )     0:00:20.7 /  0:00:20.6    1.0
[05/27 10:14:37   5065s] [ OptGetWeight           ]    548   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[05/27 10:14:37   5065s] [ OptEval                ]    548   0:00:08.7  (  35.9 % )     0:00:08.7 /  0:00:08.8    1.0
[05/27 10:14:37   5065s] [ OptCommit              ]    548   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.8
[05/27 10:14:37   5065s] [ IncrTimingUpdate       ]    151   0:00:06.1  (  25.0 % )     0:00:06.1 /  0:00:06.0    1.0
[05/27 10:14:37   5065s] [ PostCommitDelayCalc    ]    601   0:00:05.1  (  21.0 % )     0:00:05.1 /  0:00:05.1    1.0
[05/27 10:14:37   5065s] [ MISC                   ]          0:00:02.0  (   8.1 % )     0:00:02.0 /  0:00:01.9    1.0
[05/27 10:14:37   5065s] ---------------------------------------------------------------------------------------------
[05/27 10:14:37   5065s]  AreaOpt #17 TOTAL                  0:00:24.2  ( 100.0 % )     0:00:24.2 /  0:00:24.2    1.0
[05/27 10:14:37   5065s] ---------------------------------------------------------------------------------------------
[05/27 10:14:37   5065s] 
[05/27 10:14:37   5065s] TotalInstCnt at PhyDesignMc Destruction: 22,872
[05/27 10:14:37   5065s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=1860.36M, totSessionCpu=1:24:26).
[05/27 10:14:38   5066s] GigaOpt: WNS changes during reclaim: -0.499 -> -0.463 (bump -0.036, threshold 0.536) 1
[05/27 10:14:38   5066s] GigaOpt: TNS changes during reclaim: -7.656 -> -7.047 (bump -15.312, threshold 2.0) 1
[05/27 10:14:38   5066s] GigaOpt: TNS changes during reclaim: -7.656 -> -7.047 (bump -0.609, threshold 268.0) 1
[05/27 10:14:38   5066s] GigaOpt: TNS changes during reclaim: -7.656 -> -7.047 (bump -15.312, threshold 2.0) 1
[05/27 10:14:38   5066s] GigaOpt: TNS changes during reclaim: -7.656 -> -7.047 (bump -0.609, threshold 268.0) 1
[05/27 10:14:38   5066s] Begin: GigaOpt postEco DRV Optimization
[05/27 10:14:38   5066s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/27 10:14:38   5066s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:14:38   5066s] Info: 30 io nets excluded
[05/27 10:14:38   5066s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:14:38   5066s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:24:26.5/1:42:59.8 (0.8), mem = 1860.4M
[05/27 10:14:38   5066s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.16
[05/27 10:14:38   5066s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:14:38   5066s] ### Creating PhyDesignMc. totSessionCpu=1:24:26 mem=1860.4M
[05/27 10:14:38   5066s] OPERPROF: Starting DPlace-Init at level 1, MEM:1860.4M
[05/27 10:14:38   5066s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:14:38   5066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1860.4M
[05/27 10:14:38   5066s] OPERPROF:     Starting CMU at level 3, MEM:1860.4M
[05/27 10:14:38   5066s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1860.4M
[05/27 10:14:38   5066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1860.4M
[05/27 10:14:38   5066s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1860.4MB).
[05/27 10:14:38   5066s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1860.4M
[05/27 10:14:38   5066s] TotalInstCnt at PhyDesignMc Initialization: 22,872
[05/27 10:14:38   5066s] ### Creating PhyDesignMc, finished. totSessionCpu=1:24:27 mem=1860.4M
[05/27 10:14:38   5066s] 
[05/27 10:14:38   5066s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 10:14:38   5066s] ### Creating LA Mngr. totSessionCpu=1:24:27 mem=1860.4M
[05/27 10:14:38   5066s] ### Creating LA Mngr, finished. totSessionCpu=1:24:27 mem=1860.4M
[05/27 10:14:42   5070s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1879.4M
[05/27 10:14:42   5070s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1879.4M
[05/27 10:14:42   5070s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:14:42   5070s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 10:14:42   5070s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:14:42   5070s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 10:14:42   5070s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:14:42   5071s] Info: violation cost 0.012748 (cap = 0.012748, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:14:42   5071s] |     0|     0|     0.00|     1|     1|    -0.00|  1338|  1338|     0|     0|    -0.46|    -7.05|       0|       0|       0|  77.70|          |         |
[05/27 10:14:42   5071s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:14:42   5071s] |     0|     0|     0.00|     0|     0|     0.00|  1338|  1338|     0|     0|    -0.46|    -7.05|       0|       0|       1|  77.70| 0:00:00.0|  1917.6M|
[05/27 10:14:43   5071s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:14:43   5071s] |     0|     0|     0.00|     0|     0|     0.00|  1338|  1338|     0|     0|    -0.46|    -7.05|       0|       0|       0|  77.70| 0:00:01.0|  1917.6M|
[05/27 10:14:43   5071s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:14:43   5071s] Bottom Preferred Layer:
[05/27 10:14:43   5071s]     None
[05/27 10:14:43   5071s] Via Pillar Rule:
[05/27 10:14:43   5071s]     None
[05/27 10:14:43   5071s] 
[05/27 10:14:43   5071s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1917.6M) ***
[05/27 10:14:43   5071s] 
[05/27 10:14:43   5071s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:       Starting CMU at level 4, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.067, MEM:1917.6M
[05/27 10:14:43   5071s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.068, MEM:1917.6M
[05/27 10:14:43   5071s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.24
[05/27 10:14:43   5071s] OPERPROF: Starting RefinePlace at level 1, MEM:1917.6M
[05/27 10:14:43   5071s] *** Starting refinePlace (1:24:31 mem=1917.6M) ***
[05/27 10:14:43   5071s] Total net bbox length = 7.755e+05 (4.077e+05 3.678e+05) (ext = 2.187e+04)
[05/27 10:14:43   5071s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:14:43   5071s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1917.6M
[05/27 10:14:43   5071s] Starting refinePlace ...
[05/27 10:14:43   5071s] 
[05/27 10:14:43   5071s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:14:43   5072s] Move report: legalization moves 1 insts, mean move: 5.04 um, max move: 5.04 um
[05/27 10:14:43   5072s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8179_0): (909.54, 386.52) --> (909.54, 381.48)
[05/27 10:14:43   5072s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1920.6MB) @(1:24:32 - 1:24:32).
[05/27 10:14:43   5072s] Move report: Detail placement moves 1 insts, mean move: 5.04 um, max move: 5.04 um
[05/27 10:14:43   5072s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8179_0): (909.54, 386.52) --> (909.54, 381.48)
[05/27 10:14:43   5072s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1920.6MB
[05/27 10:14:43   5072s] Statistics of distance of Instance movement in refine placement:
[05/27 10:14:43   5072s]   maximum (X+Y) =         5.04 um
[05/27 10:14:43   5072s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8179_0) with max move: (909.54, 386.52) -> (909.54, 381.48)
[05/27 10:14:43   5072s]   mean    (X+Y) =         5.04 um
[05/27 10:14:43   5072s] Summary Report:
[05/27 10:14:43   5072s] Instances move: 1 (out of 22872 movable)
[05/27 10:14:43   5072s] Instances flipped: 0
[05/27 10:14:43   5072s] Mean displacement: 5.04 um
[05/27 10:14:43   5072s] Max displacement: 5.04 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8179_0) (909.54, 386.52) -> (909.54, 381.48)
[05/27 10:14:43   5072s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/27 10:14:43   5072s] Total instances moved : 1
[05/27 10:14:43   5072s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.564, MEM:1920.6M
[05/27 10:14:43   5072s] Total net bbox length = 7.755e+05 (4.077e+05 3.677e+05) (ext = 2.187e+04)
[05/27 10:14:43   5072s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1920.6MB
[05/27 10:14:43   5072s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1920.6MB) @(1:24:31 - 1:24:32).
[05/27 10:14:43   5072s] *** Finished refinePlace (1:24:32 mem=1920.6M) ***
[05/27 10:14:43   5072s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.24
[05/27 10:14:43   5072s] OPERPROF: Finished RefinePlace at level 1, CPU:0.620, REAL:0.625, MEM:1920.6M
[05/27 10:14:44   5072s] *** maximum move = 5.04 um ***
[05/27 10:14:44   5072s] *** Finished re-routing un-routed nets (1920.6M) ***
[05/27 10:14:44   5072s] OPERPROF: Starting DPlace-Init at level 1, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:     Starting CMU at level 3, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1920.6M
[05/27 10:14:44   5072s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.067, MEM:1920.6M
[05/27 10:14:44   5072s] 
[05/27 10:14:44   5072s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1920.6M) ***
[05/27 10:14:44   5072s] TotalInstCnt at PhyDesignMc Destruction: 22,872
[05/27 10:14:44   5072s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.16
[05/27 10:14:44   5072s] *** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 1:24:32.6/1:43:05.9 (0.8), mem = 1901.6M
[05/27 10:14:44   5072s] 
[05/27 10:14:44   5072s] =============================================================================================
[05/27 10:14:44   5072s]  Step TAT Report for DrvOpt #4
[05/27 10:14:44   5072s] =============================================================================================
[05/27 10:14:44   5072s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:14:44   5072s] ---------------------------------------------------------------------------------------------
[05/27 10:14:44   5072s] [ RefinePlace            ]      1   0:00:01.2  (  19.9 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:14:44   5072s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:14:44   5072s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:44   5072s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:14:44   5072s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:14:44   5072s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:44   5072s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.1
[05/27 10:14:44   5072s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:44   5072s] [ OptEval                ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:14:44   5072s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:14:44   5072s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.2
[05/27 10:14:44   5072s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:14:44   5072s] [ DrvFindVioNets         ]      3   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 10:14:44   5072s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:14:44   5072s] [ MISC                   ]          0:00:03.9  (  62.2 % )     0:00:03.9 /  0:00:03.9    1.0
[05/27 10:14:44   5072s] ---------------------------------------------------------------------------------------------
[05/27 10:14:44   5072s]  DrvOpt #4 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.2    1.0
[05/27 10:14:44   5072s] ---------------------------------------------------------------------------------------------
[05/27 10:14:44   5072s] 
[05/27 10:14:44   5072s] End: GigaOpt postEco DRV Optimization
[05/27 10:14:44   5072s] 
[05/27 10:14:44   5072s] Active setup views:
[05/27 10:14:44   5072s]  av_scan_mode_max
[05/27 10:14:44   5072s]   Dominating endpoints: 0
[05/27 10:14:44   5072s]   Dominating TNS: -0.000
[05/27 10:14:44   5072s] 
[05/27 10:14:44   5072s] *** Enable all active views. ***
[05/27 10:14:44   5073s] Extraction called for design 'CHIP' of instances=23175 and nets=28991 using extraction engine 'preRoute' .
[05/27 10:14:44   5073s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:14:44   5073s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:14:44   5073s] PreRoute RC Extraction called for design CHIP.
[05/27 10:14:44   5073s] RC Extraction called in multi-corner(2) mode.
[05/27 10:14:44   5073s] RCMode: PreRoute
[05/27 10:14:44   5073s]       RC Corner Indexes            0       1   
[05/27 10:14:44   5073s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:14:44   5073s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:14:44   5073s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:14:44   5073s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:14:44   5073s] Shrink Factor                : 1.00000
[05/27 10:14:44   5073s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:14:44   5073s] Using capacitance table file ...
[05/27 10:14:44   5073s] RC Grid backup saved.
[05/27 10:14:45   5073s] LayerId::1 widthSet size::4
[05/27 10:14:45   5073s] LayerId::2 widthSet size::4
[05/27 10:14:45   5073s] LayerId::3 widthSet size::4
[05/27 10:14:45   5073s] LayerId::4 widthSet size::4
[05/27 10:14:45   5073s] LayerId::5 widthSet size::4
[05/27 10:14:45   5073s] LayerId::6 widthSet size::2
[05/27 10:14:45   5073s] Skipped RC grid update for preRoute extraction.
[05/27 10:14:45   5073s] Initializing multi-corner capacitance tables ... 
[05/27 10:14:45   5073s] Initializing multi-corner resistance tables ...
[05/27 10:14:45   5073s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:14:45   5073s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249853 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.834700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:14:45   5073s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1826.805M)
[05/27 10:14:45   5073s] Skewing Data Summary (End_of_FINAL)
[05/27 10:14:47   5075s] --------------------------------------------------
[05/27 10:14:47   5075s]  Total skewed count:77   (Analysis view: av_scan_mode_max)
[05/27 10:14:47   5075s]  Advancing count:77, Max:-1000.0(ps) Min:-642.1(ps) Total:-73585.8(ps)
[05/27 10:14:47   5075s]  Delaying  count:0
[05/27 10:14:47   5075s]       --------------
[05/27 10:14:47   5075s]  Total skewed count:77   (Analysis view: av_func_mode_max)
[05/27 10:14:47   5075s]  Advancing count:77, Max:-1000.0(ps) Min:-642.1(ps) Total:-73585.8(ps)
[05/27 10:14:47   5075s]  Delaying  count:0
[05/27 10:14:47   5075s] --------------------------------------------------
[05/27 10:14:47   5075s] 
[05/27 10:14:47   5075s] ***The relative skewing result (exclude the SDC pre-settings)***
[05/27 10:14:48   5076s] --------------------------------------------------
[05/27 10:14:48   5076s]  Total skewed count:7   (Analysis view: av_scan_mode_max)
[05/27 10:14:48   5076s]  Advancing count:7, Max:-95.5(ps) Min:-19.3(ps) Total:-348.7(ps)
[05/27 10:14:48   5076s]  Delaying  count:0
[05/27 10:14:48   5076s]       --------------
[05/27 10:14:48   5076s]  Total skewed count:7   (Analysis view: av_func_mode_max)
[05/27 10:14:48   5076s]  Advancing count:7, Max:-95.5(ps) Min:-19.3(ps) Total:-348.7(ps)
[05/27 10:14:48   5076s]  Delaying  count:0
[05/27 10:14:48   5076s] --------------------------------------------------
[05/27 10:14:48   5076s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1836.84 MB )
[05/27 10:14:48   5076s] (I)       Started Loading and Dumping File ( Curr Mem: 1836.84 MB )
[05/27 10:14:48   5076s] (I)       Reading DB...
[05/27 10:14:48   5076s] (I)       Read data from FE... (mem=1836.8M)
[05/27 10:14:48   5076s] (I)       Read nodes and places... (mem=1836.8M)
[05/27 10:14:48   5076s] (I)       Done Read nodes and places (cpu=0.040s, mem=1843.2M)
[05/27 10:14:48   5076s] (I)       Read nets... (mem=1843.2M)
[05/27 10:14:48   5076s] (I)       Done Read nets (cpu=0.100s, mem=1849.7M)
[05/27 10:14:48   5076s] (I)       Done Read data from FE (cpu=0.140s, mem=1849.7M)
[05/27 10:14:48   5076s] (I)       before initializing RouteDB syMemory usage = 1849.7 MB
[05/27 10:14:48   5076s] (I)       == Non-default Options ==
[05/27 10:14:48   5076s] (I)       Build term to term wires                           : false
[05/27 10:14:48   5076s] (I)       Maximum routing layer                              : 6
[05/27 10:14:48   5076s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:14:48   5076s] (I)       Use row-based GCell size
[05/27 10:14:48   5076s] (I)       GCell unit size  : 5040
[05/27 10:14:48   5076s] (I)       GCell multiplier : 1
[05/27 10:14:48   5076s] (I)       build grid graph
[05/27 10:14:48   5076s] (I)       build grid graph start
[05/27 10:14:48   5076s] [NR-eGR] Track table information for default rule: 
[05/27 10:14:48   5076s] [NR-eGR] metal1 has no routable track
[05/27 10:14:48   5076s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:14:48   5076s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:14:48   5076s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:14:48   5076s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:14:48   5076s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:14:48   5076s] (I)       build grid graph end
[05/27 10:14:48   5076s] (I)       ===========================================================================
[05/27 10:14:48   5076s] (I)       == Report All Rule Vias ==
[05/27 10:14:48   5076s] (I)       ===========================================================================
[05/27 10:14:48   5076s] (I)        Via Rule : (Default)
[05/27 10:14:48   5076s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:14:48   5076s] (I)       ---------------------------------------------------------------------------
[05/27 10:14:48   5076s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:14:48   5076s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:14:48   5076s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:14:48   5076s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:14:48   5076s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:14:48   5076s] (I)       ===========================================================================
[05/27 10:14:48   5076s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1849.72 MB )
[05/27 10:14:48   5076s] (I)       Num PG vias on layer 2 : 0
[05/27 10:14:48   5076s] (I)       Num PG vias on layer 3 : 0
[05/27 10:14:48   5076s] (I)       Num PG vias on layer 4 : 0
[05/27 10:14:48   5076s] (I)       Num PG vias on layer 5 : 0
[05/27 10:14:48   5076s] (I)       Num PG vias on layer 6 : 0
[05/27 10:14:48   5076s] [NR-eGR] Read 32960 PG shapes
[05/27 10:14:48   5076s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1849.72 MB )
[05/27 10:14:48   5076s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:14:48   5076s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:14:48   5076s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:14:48   5076s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:14:48   5076s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:14:48   5076s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:14:48   5076s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:14:48   5076s] (I)       readDataFromPlaceDB
[05/27 10:14:48   5076s] (I)       Read net information..
[05/27 10:14:48   5076s] [NR-eGR] Read numTotalNets=24593  numIgnoredNets=0
[05/27 10:14:48   5076s] (I)       Read testcase time = 0.020 seconds
[05/27 10:14:48   5076s] 
[05/27 10:14:48   5076s] (I)       early_global_route_priority property id does not exist.
[05/27 10:14:48   5076s] (I)       Start initializing grid graph
[05/27 10:14:48   5076s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:14:48   5076s] (I)       End initializing grid graph
[05/27 10:14:48   5076s] (I)       Model blockages into capacity
[05/27 10:14:48   5076s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:14:48   5076s] (I)       Started Modeling ( Curr Mem: 1855.16 MB )
[05/27 10:14:48   5076s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:14:48   5076s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:14:48   5076s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:14:48   5076s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:14:48   5076s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:14:48   5076s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1855.16 MB )
[05/27 10:14:48   5076s] (I)       -- layer congestion ratio --
[05/27 10:14:48   5076s] (I)       Layer 1 : 0.100000
[05/27 10:14:48   5076s] (I)       Layer 2 : 0.700000
[05/27 10:14:48   5076s] (I)       Layer 3 : 0.700000
[05/27 10:14:48   5076s] (I)       Layer 4 : 0.700000
[05/27 10:14:48   5076s] (I)       Layer 5 : 0.700000
[05/27 10:14:48   5076s] (I)       Layer 6 : 0.700000
[05/27 10:14:48   5076s] (I)       ----------------------------
[05/27 10:14:48   5076s] (I)       Number of ignored nets = 0
[05/27 10:14:48   5076s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:14:48   5076s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:14:48   5076s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:14:48   5076s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:14:48   5076s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:14:48   5076s] (I)       Before initializing Early Global Route syMemory usage = 1855.2 MB
[05/27 10:14:48   5076s] (I)       Ndr track 0 does not exist
[05/27 10:14:48   5076s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:14:48   5076s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:14:48   5076s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:14:48   5076s] (I)       Site width          :   620  (dbu)
[05/27 10:14:48   5076s] (I)       Row height          :  5040  (dbu)
[05/27 10:14:48   5076s] (I)       GCell width         :  5040  (dbu)
[05/27 10:14:48   5076s] (I)       GCell height        :  5040  (dbu)
[05/27 10:14:48   5076s] (I)       Grid                :   268   268     6
[05/27 10:14:48   5076s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:14:48   5076s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:14:48   5076s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:14:48   5076s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:14:48   5076s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:14:48   5076s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:14:48   5076s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:14:48   5076s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:14:48   5076s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:14:48   5076s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:14:48   5076s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:14:48   5076s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:14:48   5076s] (I)       --------------------------------------------------------
[05/27 10:14:48   5076s] 
[05/27 10:14:48   5076s] [NR-eGR] ============ Routing rule table ============
[05/27 10:14:48   5076s] [NR-eGR] Rule id: 0  Nets: 24563 
[05/27 10:14:48   5076s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:14:48   5076s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:14:48   5076s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:14:48   5076s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:14:48   5076s] [NR-eGR] ========================================
[05/27 10:14:48   5076s] [NR-eGR] 
[05/27 10:14:48   5076s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:14:48   5076s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:14:48   5076s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:14:48   5076s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:14:48   5076s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:14:48   5076s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:14:48   5076s] (I)       After initializing Early Global Route syMemory usage = 1858.0 MB
[05/27 10:14:48   5076s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Reset routing kernel
[05/27 10:14:48   5076s] (I)       Started Global Routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       ============= Initialization =============
[05/27 10:14:48   5076s] (I)       totalPins=86619  totalGlobalPin=81821 (94.46%)
[05/27 10:14:48   5076s] (I)       Started Net group 1 ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Build MST ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Generate topology with single threads
[05/27 10:14:48   5076s] (I)       Finished Build MST ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:14:48   5076s] [NR-eGR] Layer group 1: route 24563 net(s) in layer range [2, 6]
[05/27 10:14:48   5076s] (I)       
[05/27 10:14:48   5076s] (I)       ============  Phase 1a Route ============
[05/27 10:14:48   5076s] (I)       Started Phase 1a ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Pattern routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:14:48   5076s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Usage: 187386 = (96685 H, 90701 V) = (12.95% H, 12.12% V) = (4.873e+05um H, 4.571e+05um V)
[05/27 10:14:48   5076s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       
[05/27 10:14:48   5076s] (I)       ============  Phase 1b Route ============
[05/27 10:14:48   5076s] (I)       Started Phase 1b ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Monotonic routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Usage: 187386 = (96685 H, 90701 V) = (12.95% H, 12.12% V) = (4.873e+05um H, 4.571e+05um V)
[05/27 10:14:48   5076s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.444254e+05um
[05/27 10:14:48   5076s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       
[05/27 10:14:48   5076s] (I)       ============  Phase 1c Route ============
[05/27 10:14:48   5076s] (I)       Started Phase 1c ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Two level routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Level2 Grid: 54 x 54
[05/27 10:14:48   5076s] (I)       Started Two Level Routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Usage: 187386 = (96685 H, 90701 V) = (12.95% H, 12.12% V) = (4.873e+05um H, 4.571e+05um V)
[05/27 10:14:48   5076s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       
[05/27 10:14:48   5076s] (I)       ============  Phase 1d Route ============
[05/27 10:14:48   5076s] (I)       Started Phase 1d ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Detoured routing ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Usage: 187386 = (96685 H, 90701 V) = (12.95% H, 12.12% V) = (4.873e+05um H, 4.571e+05um V)
[05/27 10:14:48   5076s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       
[05/27 10:14:48   5076s] (I)       ============  Phase 1e Route ============
[05/27 10:14:48   5076s] (I)       Started Phase 1e ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Route legalization ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Usage: 187386 = (96685 H, 90701 V) = (12.95% H, 12.12% V) = (4.873e+05um H, 4.571e+05um V)
[05/27 10:14:48   5076s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.444254e+05um
[05/27 10:14:48   5076s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Started Layer assignment ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5076s] (I)       Running layer assignment with 1 threads
[05/27 10:14:48   5077s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] (I)       
[05/27 10:14:48   5077s] (I)       ============  Phase 1l Route ============
[05/27 10:14:48   5077s] (I)       Started Phase 1l ( Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] (I)       
[05/27 10:14:48   5077s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:14:48   5077s] [NR-eGR]                        OverCon            
[05/27 10:14:48   5077s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:14:48   5077s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:14:48   5077s] [NR-eGR] ----------------------------------------------
[05/27 10:14:48   5077s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:14:48   5077s] [NR-eGR]  metal2  (2)        14( 0.03%)   ( 0.03%) 
[05/27 10:14:48   5077s] [NR-eGR]  metal3  (3)         7( 0.02%)   ( 0.02%) 
[05/27 10:14:48   5077s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/27 10:14:48   5077s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:14:48   5077s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:14:48   5077s] [NR-eGR] ----------------------------------------------
[05/27 10:14:48   5077s] [NR-eGR] Total               22( 0.01%)   ( 0.01%) 
[05/27 10:14:48   5077s] [NR-eGR] 
[05/27 10:14:48   5077s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.36 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:14:48   5077s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:14:48   5077s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:14:48   5077s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.63 sec, Real: 0.62 sec, Curr Mem: 1858.05 MB )
[05/27 10:14:48   5077s] OPERPROF: Starting HotSpotCal at level 1, MEM:1858.0M
[05/27 10:14:48   5077s] [hotspot] +------------+---------------+---------------+
[05/27 10:14:48   5077s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:14:48   5077s] [hotspot] +------------+---------------+---------------+
[05/27 10:14:48   5077s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:14:48   5077s] [hotspot] +------------+---------------+---------------+
[05/27 10:14:48   5077s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:14:48   5077s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:14:48   5077s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1858.0M
[05/27 10:14:48   5077s] Starting delay calculation for Setup views
[05/27 10:14:48   5077s] #################################################################################
[05/27 10:14:48   5077s] # Design Stage: PreRoute
[05/27 10:14:48   5077s] # Design Name: CHIP
[05/27 10:14:48   5077s] # Design Mode: 90nm
[05/27 10:14:48   5077s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:14:48   5077s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:14:48   5077s] # Signoff Settings: SI Off 
[05/27 10:14:48   5077s] #################################################################################
[05/27 10:14:50   5078s] Calculate delays in BcWc mode...
[05/27 10:14:50   5078s] Calculate delays in BcWc mode...
[05/27 10:14:50   5078s] Topological Sorting (REAL = 0:00:00.0, MEM = 1856.0M, InitMEM = 1856.0M)
[05/27 10:14:50   5078s] Start delay calculation (fullDC) (1 T). (MEM=1856.05)
[05/27 10:14:50   5078s] End AAE Lib Interpolated Model. (MEM=1872.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:15:00   5089s] Total number of fetched objects 24709
[05/27 10:15:01   5089s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/27 10:15:01   5089s] End delay calculation. (MEM=1888.5 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 10:15:01   5089s] End delay calculation (fullDC). (MEM=1888.5 CPU=0:00:11.0 REAL=0:00:11.0)
[05/27 10:15:01   5089s] *** CDM Built up (cpu=0:00:12.3  real=0:00:13.0  mem= 1888.5M) ***
[05/27 10:15:02   5091s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:24:51 mem=1888.5M)
[05/27 10:15:02   5091s] Reported timing to dir ./timingReports
[05/27 10:15:02   5091s] **optDesign ... cpu = 0:21:13, real = 0:21:12, mem = 1481.4M, totSessionCpu=1:24:51 **
[05/27 10:15:02   5091s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1829.5M
[05/27 10:15:02   5091s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.030, MEM:1829.5M
[05/27 10:15:07   5093s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.463  | -0.463  |  0.104  |
|           TNS (ns):| -7.044  | -7.044  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1338 (1338)    |    -69     |   1339 (1339)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.696%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:21:15, real = 0:21:17, mem = 1482.9M, totSessionCpu=1:24:54 **
[05/27 10:15:07   5093s] Deleting Cell Server ...
[05/27 10:15:07   5093s] Deleting Lib Analyzer.
[05/27 10:15:07   5093s] *** Finished optDesign ***
[05/27 10:15:07   5093s] 
[05/27 10:15:07   5093s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:21:42 real=  0:21:43)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.7 real=0:00:06.6)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:50.0 real=0:00:50.1)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:57.7 real=0:00:57.8)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:53 real=  0:02:54)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:14:10 real=  0:14:09)
[05/27 10:15:07   5093s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:59.6 real=0:00:59.5)
[05/27 10:15:07   5093s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:15:07   5093s] Info: pop threads available for lower-level modules during optimization.
[05/27 10:15:07   5093s] clean pInstBBox. size 0
[05/27 10:15:07   5093s]  *** Writing scheduling file: 'scheduling_file.cts.31784' ***
[05/27 10:15:07   5094s] All LLGs are deleted
[05/27 10:15:07   5094s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1844.8M
[05/27 10:15:07   5094s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1844.8M
[05/27 10:15:07   5094s] #optDebug: fT-D <X 1 0 0 0>
[05/27 10:15:07   5094s] VSMManager cleared!
[05/27 10:15:07   5094s] **place_opt_design ... cpu = 0:21:16, real = 0:21:17, mem = 1793.8M **
[05/27 10:15:07   5094s] *** Finished GigaPlace ***
[05/27 10:15:07   5094s] 
[05/27 10:15:07   5094s] *** Summary of all messages that are not suppressed in this session:
[05/27 10:15:07   5094s] Severity  ID               Count  Summary                                  
[05/27 10:15:07   5094s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/27 10:15:07   5094s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 10:15:07   5094s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/27 10:15:07   5094s] *** Message Summary: 5 warning(s), 0 error(s)
[05/27 10:15:07   5094s] 
[05/27 10:15:07   5094s] 
[05/27 10:15:07   5094s] =============================================================================================
[05/27 10:15:07   5094s]  Final TAT Report for place_opt_design
[05/27 10:15:07   5094s] =============================================================================================
[05/27 10:15:07   5094s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:15:07   5094s] ---------------------------------------------------------------------------------------------
[05/27 10:15:07   5094s] [ WnsOpt                 ]      1   0:13:24.6  (  63.0 % )     0:14:09.0 /  0:14:09.7    1.0
[05/27 10:15:07   5094s] [ TnsOpt                 ]      1   0:00:58.0  (   4.5 % )     0:00:59.4 /  0:00:59.5    1.0
[05/27 10:15:07   5094s] [ GlobalOpt              ]      1   0:00:50.0  (   3.9 % )     0:00:50.0 /  0:00:50.0    1.0
[05/27 10:15:07   5094s] [ DrvOpt                 ]      1   0:00:05.0  (   0.4 % )     0:00:06.3 /  0:00:06.2    1.0
[05/27 10:15:07   5094s] [ SimplifyNetlist        ]      1   0:00:06.6  (   0.5 % )     0:00:06.6 /  0:00:06.7    1.0
[05/27 10:15:07   5094s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:15:07   5094s] [ AreaOpt                ]      5   0:01:34.6  (   7.4 % )     0:01:35.9 /  0:01:35.7    1.0
[05/27 10:15:07   5094s] [ ViewPruning            ]      9   0:00:02.9  (   0.2 % )     0:00:02.9 /  0:00:02.9    1.0
[05/27 10:15:07   5094s] [ IncrReplace            ]      1   0:02:54.1  (  13.6 % )     0:02:54.1 /  0:02:53.5    1.0
[05/27 10:15:07   5094s] [ RefinePlace            ]      7   0:00:09.2  (   0.7 % )     0:00:09.2 /  0:00:09.2    1.0
[05/27 10:15:07   5094s] [ TimingUpdate           ]      4   0:00:02.8  (   0.2 % )     0:00:28.1 /  0:00:28.2    1.0
[05/27 10:15:07   5094s] [ FullDelayCalc          ]      2   0:00:25.3  (   2.0 % )     0:00:25.3 /  0:00:25.4    1.0
[05/27 10:15:07   5094s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:19.8 /  0:00:18.4    0.9
[05/27 10:15:07   5094s] [ TimingReport           ]      2   0:00:00.6  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 10:15:07   5094s] [ DrvReport              ]      2   0:00:04.1  (   0.3 % )     0:00:04.1 /  0:00:02.6    0.6
[05/27 10:15:07   5094s] [ GenerateReports        ]      1   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 10:15:07   5094s] [ MISC                   ]          0:00:37.9  (   3.0 % )     0:00:37.9 /  0:00:38.1    1.0
[05/27 10:15:07   5094s] ---------------------------------------------------------------------------------------------
[05/27 10:15:07   5094s]  place_opt_design TOTAL             0:21:16.9  ( 100.0 % )     0:21:16.9 /  0:21:15.9    1.0
[05/27 10:15:07   5094s] ---------------------------------------------------------------------------------------------
[05/27 10:15:07   5094s] 
[05/27 10:15:15   5094s] <CMD> zoomBox -1423.92700 -285.29800 2269.16400 1461.97100
[05/27 10:19:02   5116s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[05/27 10:19:16   5117s] <CMD> setPlaceMode
[05/27 10:19:16   5117s] 
[05/27 10:19:16   5117s] Usage: setPlaceMode [-help] [-reset] [-place_design_floorplan_mode {true|false}]
[05/27 10:19:16   5117s]                     [-place_design_refine_place {true|false}] [-place_detail_activity_power_driven {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_allow_border_pin_abut {true|false}] [-place_detail_check_cut_spacing {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_check_inst_space_group {true|false}] [-place_detail_check_route {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_color_aware_legal {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_context_aware_legal {none|all|optional|required|user|ignore_soft}]
[05/27 10:19:16   5117s]                     [-place_detail_eco_max_distance <micron>] [-place_detail_eco_priority_insts {placed|fixed|eco}]
[05/27 10:19:16   5117s]                     [-place_detail_fixed_shifter {true|false}] [-place_detail_honor_inst_pad {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_io_pin_blockage {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_irdrop_aware_effort {none|low|medium|high}]
[05/27 10:19:16   5117s]                     [-place_detail_legalization_inst_gap <site>] [-place_detail_max_shifter_column_depth <value>]
[05/27 10:19:16   5117s]                     [-place_detail_max_shifter_depth <value>] [-place_detail_max_shifter_row_depth <value>]
[05/27 10:19:16   5117s]                     [-place_detail_no_filler_without_implant {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_pad_fixed_insts {true|false}] [-place_detail_pad_physical_cells {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_preroute_as_obs {layerNum ...}] [-place_detail_preserve_routing {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_remove_affected_routing {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_sdp_alignment_in_refine {true|false}] [-place_detail_swap_eeq_cells {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_use_check_drc {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_use_diffusion_transition_fill {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_use_GA_filler_groups {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_use_no_diffusion_one_site_filler {true|false}]
[05/27 10:19:16   5117s]                     [-place_detail_wire_length_opt_effort {none|medium|high}]
[05/27 10:19:16   5117s]                     [-place_global_activity_power_driven {false|true}]
[05/27 10:19:16   5117s]                     [-place_global_activity_power_driven_effort {standard|high}]
[05/27 10:19:16   5117s]                     [-place_global_auto_blockage_in_channel {none|soft|partial}]
[05/27 10:19:16   5117s]                     [-place_global_clock_gate_aware {true|false}] [-place_global_clock_power_driven {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_clock_power_driven_effort {low|standard|high}]
[05/27 10:19:16   5117s]                     [-place_global_cong_effort {low|medium|high|extreme|auto}]
[05/27 10:19:16   5117s]                     [-place_global_cpg_effort {low|medium|high}] [-place_global_cpg_file <macro_loc_ori_file_name>]
[05/27 10:19:16   5117s]                     [-place_global_enable_distributed_place {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_ignore_scan {true|1|false|0|auto}] [-place_global_ignore_spare {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_max_density <value>] [-place_global_module_aware_spare {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_module_padding {<module> <factor>}] [-place_global_place_io_pins {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_reorder_scan {true|false}] [-place_global_sdp_alignment {true|false}]
[05/27 10:19:16   5117s]                     [-place_global_sdp_place {false|true}] [-place_global_soft_guide_strength {low|medium|high}]
[05/27 10:19:16   5117s]                     [-place_global_timing_effort {medium|high}] [-place_global_uniform_density {false|true}]
[05/27 10:19:16   5117s]                     [-place_hard_fence {true|false}] [-place_opt_post_place_tcl <string>]
[05/27 10:19:16   5117s]                     [-place_opt_run_global_place {none|seed|full}] [-place_spare_update_timing_graph {true|false}]
[05/27 10:19:16   5117s] 
[05/27 10:19:16   5117s] **ERROR: (IMPTCM-60):	No option specified for command "setPlaceMode". Must specify at least one valid option.

[05/27 10:20:44   5126s] <CMD> setPlaceMode -place_global_max_density 0.85
[05/27 10:20:56   5127s] <CMD> getCTSMode -engine -quiet
[05/27 10:21:01   5127s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/27 10:21:01   5127s] <CMD> optDesign -preCTS
[05/27 10:21:01   5127s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1423.4M, totSessionCpu=1:25:28 **
[05/27 10:21:01   5127s] Executing: place_opt_design -opt
[05/27 10:21:01   5127s] *** Starting GigaPlace ***
[05/27 10:21:01   5127s] **INFO: User settings:
[05/27 10:21:01   5127s] setExtractRCMode -engine                            preRoute
[05/27 10:21:01   5127s] setUsefulSkewMode -maxAllowedDelay                  1
[05/27 10:21:01   5127s] setUsefulSkewMode -maxSkew                          false
[05/27 10:21:01   5127s] setUsefulSkewMode -noBoundary                       false
[05/27 10:21:01   5127s] setUsefulSkewMode -useCells                         {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[05/27 10:21:01   5127s] setDelayCalMode -enable_high_fanout                 true
[05/27 10:21:01   5127s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/27 10:21:01   5127s] setDelayCalMode -engine                             aae
[05/27 10:21:01   5127s] setDelayCalMode -ignoreNetLoad                      false
[05/27 10:21:01   5127s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/27 10:21:01   5127s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/27 10:21:01   5127s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/27 10:21:01   5127s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/27 10:21:01   5127s] setOptMode -drcMargin                               0
[05/27 10:21:01   5127s] setOptMode -fixCap                                  true
[05/27 10:21:01   5127s] setOptMode -fixDrc                                  true
[05/27 10:21:01   5127s] setOptMode -fixFanoutLoad                           false
[05/27 10:21:01   5127s] setOptMode -fixTran                                 true
[05/27 10:21:01   5127s] setOptMode -optimizeFF                              true
[05/27 10:21:01   5127s] setOptMode -setupTargetSlack                        0
[05/27 10:21:01   5127s] setPlaceMode -place_design_floorplan_mode           false
[05/27 10:21:01   5127s] setPlaceMode -place_detail_check_route              false
[05/27 10:21:01   5127s] setPlaceMode -place_detail_preserve_routing         true
[05/27 10:21:01   5127s] setPlaceMode -place_detail_remove_affected_routing  false
[05/27 10:21:01   5127s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/27 10:21:01   5127s] setPlaceMode -place_global_clock_gate_aware         true
[05/27 10:21:01   5127s] setPlaceMode -place_global_cong_effort              auto
[05/27 10:21:01   5127s] setPlaceMode -place_global_ignore_scan              true
[05/27 10:21:01   5127s] setPlaceMode -place_global_ignore_spare             false
[05/27 10:21:01   5127s] setPlaceMode -place_global_max_density              0.85
[05/27 10:21:01   5127s] setPlaceMode -place_global_module_aware_spare       false
[05/27 10:21:01   5127s] setPlaceMode -place_global_place_io_pins            false
[05/27 10:21:01   5127s] setPlaceMode -place_global_reorder_scan             true
[05/27 10:21:01   5127s] setPlaceMode -powerDriven                           false
[05/27 10:21:01   5127s] setPlaceMode -timingDriven                          true
[05/27 10:21:01   5127s] setAnalysisMode -analysisType                       bcwc
[05/27 10:21:01   5127s] setAnalysisMode -checkType                          setup
[05/27 10:21:01   5127s] setAnalysisMode -clkSrcPath                         false
[05/27 10:21:01   5127s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/27 10:21:01   5127s] setAnalysisMode -usefulSkew                         true
[05/27 10:21:01   5127s] setAnalysisMode -virtualIPO                         false
[05/27 10:21:01   5127s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/27 10:21:01   5127s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/27 10:21:01   5127s] 
[05/27 10:21:01   5127s] #optDebug: fT-E <X 2 3 1 0>
[05/27 10:21:01   5127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1795.6M
[05/27 10:21:01   5127s] #spOpts: mergeVia=F 
[05/27 10:21:01   5127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1794.5M
[05/27 10:21:01   5127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1794.5M
[05/27 10:21:01   5127s] Core basic site is core_5040
[05/27 10:21:01   5127s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 10:21:01   5127s] SiteArray: use 1,105,920 bytes
[05/27 10:21:01   5127s] SiteArray: current memory after site array memory allocation 1812.3M
[05/27 10:21:01   5127s] SiteArray: FP blocked sites are writable
[05/27 10:21:01   5127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:21:01   5127s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.047, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:     Starting CMU at level 3, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.059, MEM:1812.3M
[05/27 10:21:01   5127s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1812.3MB).
[05/27 10:21:01   5127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.121, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1812.3M
[05/27 10:21:01   5127s] All LLGs are deleted
[05/27 10:21:01   5127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1812.3M
[05/27 10:21:01   5127s] VSMManager cleared!
[05/27 10:21:01   5127s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1424.2M, totSessionCpu=1:25:28 **
[05/27 10:21:01   5127s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 10:21:01   5127s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:01   5127s] GigaOpt running with 1 threads.
[05/27 10:21:01   5127s] Info: 1 threads available for lower-level modules during optimization.
[05/27 10:21:01   5127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.3M
[05/27 10:21:01   5127s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:21:01   5127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.3M
[05/27 10:21:01   5127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1812.3M
[05/27 10:21:01   5127s] Core basic site is core_5040
[05/27 10:21:01   5128s] Fast DP-INIT is on for default
[05/27 10:21:01   5128s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:21:01   5128s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.036, MEM:1812.3M
[05/27 10:21:01   5128s] OPERPROF:     Starting CMU at level 3, MEM:1812.3M
[05/27 10:21:01   5128s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1812.3M
[05/27 10:21:01   5128s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.047, MEM:1812.3M
[05/27 10:21:01   5128s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1812.3MB).
[05/27 10:21:01   5128s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.085, MEM:1812.3M
[05/27 10:21:01   5128s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:21:01   5128s] Summary for sequential cells identification: 
[05/27 10:21:01   5128s]   Identified SBFF number: 42
[05/27 10:21:01   5128s]   Identified MBFF number: 0
[05/27 10:21:01   5128s]   Identified SB Latch number: 0
[05/27 10:21:01   5128s]   Identified MB Latch number: 0
[05/27 10:21:01   5128s]   Not identified SBFF number: 10
[05/27 10:21:01   5128s]   Not identified MBFF number: 0
[05/27 10:21:01   5128s]   Not identified SB Latch number: 0
[05/27 10:21:01   5128s]   Not identified MB Latch number: 0
[05/27 10:21:01   5128s]   Number of sequential cells which are not FFs: 27
[05/27 10:21:01   5128s]  Visiting view : av_func_mode_max
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:01   5128s]  Visiting view : av_scan_mode_max
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:01   5128s]  Visiting view : av_func_mode_min
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:01   5128s]  Visiting view : av_scan_mode_min
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:01   5128s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:01   5128s]  Setting StdDelay to 53.60
[05/27 10:21:01   5128s] Creating Cell Server, finished. 
[05/27 10:21:01   5128s] 
[05/27 10:21:01   5128s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:01   5128s] 
[05/27 10:21:01   5128s] Creating Lib Analyzer ...
[05/27 10:21:01   5128s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:02   5128s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:21:02   5128s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:21:02   5128s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:21:02   5128s] 
[05/27 10:21:02   5128s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:06   5133s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:25:33 mem=1818.3M
[05/27 10:21:06   5133s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:25:33 mem=1818.3M
[05/27 10:21:06   5133s] Creating Lib Analyzer, finished. 
[05/27 10:21:06   5133s] #optDebug: fT-S <1 2 3 1 0>
[05/27 10:21:06   5133s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/27 10:21:06   5133s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/27 10:21:06   5133s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell XMD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell XMD is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell XMC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell XMC is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PUI is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PUI is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PDIX is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PDIX is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PDI is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell PDI is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 10:21:06   5133s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 10:21:06   5133s] 	...
[05/27 10:21:06   5133s] 	Reporting only the 20 first cells found...
[05/27 10:21:06   5133s] 
[05/27 10:21:06   5133s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1428.4M, totSessionCpu=1:25:33 **
[05/27 10:21:06   5133s] *** optDesign -preCTS ***
[05/27 10:21:06   5133s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 10:21:06   5133s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 10:21:06   5133s] Hold Target Slack: user slack 0
[05/27 10:21:06   5133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1818.3M
[05/27 10:21:06   5133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1818.3M
[05/27 10:21:07   5133s] Deleting Cell Server ...
[05/27 10:21:07   5133s] Deleting Lib Analyzer.
[05/27 10:21:07   5133s] Multi-VT timing optimization disabled based on library information.
[05/27 10:21:07   5133s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:21:07   5133s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:21:07   5133s] Summary for sequential cells identification: 
[05/27 10:21:07   5133s]   Identified SBFF number: 42
[05/27 10:21:07   5133s]   Identified MBFF number: 0
[05/27 10:21:07   5133s]   Identified SB Latch number: 0
[05/27 10:21:07   5133s]   Identified MB Latch number: 0
[05/27 10:21:07   5133s]   Not identified SBFF number: 10
[05/27 10:21:07   5133s]   Not identified MBFF number: 0
[05/27 10:21:07   5133s]   Not identified SB Latch number: 0
[05/27 10:21:07   5133s]   Not identified MB Latch number: 0
[05/27 10:21:07   5133s]   Number of sequential cells which are not FFs: 27
[05/27 10:21:07   5133s]  Visiting view : av_func_mode_max
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_scan_mode_max
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_func_mode_min
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_scan_mode_min
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Setting StdDelay to 53.60
[05/27 10:21:07   5133s] Creating Cell Server, finished. 
[05/27 10:21:07   5133s] 
[05/27 10:21:07   5133s] Deleting Cell Server ...
[05/27 10:21:07   5133s] 
[05/27 10:21:07   5133s] Creating Lib Analyzer ...
[05/27 10:21:07   5133s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:21:07   5133s] Summary for sequential cells identification: 
[05/27 10:21:07   5133s]   Identified SBFF number: 42
[05/27 10:21:07   5133s]   Identified MBFF number: 0
[05/27 10:21:07   5133s]   Identified SB Latch number: 0
[05/27 10:21:07   5133s]   Identified MB Latch number: 0
[05/27 10:21:07   5133s]   Not identified SBFF number: 10
[05/27 10:21:07   5133s]   Not identified MBFF number: 0
[05/27 10:21:07   5133s]   Not identified SB Latch number: 0
[05/27 10:21:07   5133s]   Not identified MB Latch number: 0
[05/27 10:21:07   5133s]   Number of sequential cells which are not FFs: 27
[05/27 10:21:07   5133s]  Visiting view : av_func_mode_max
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_scan_mode_max
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_func_mode_min
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Visiting view : av_scan_mode_min
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:21:07   5133s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:21:07   5133s]  Setting StdDelay to 53.60
[05/27 10:21:07   5133s] Creating Cell Server, finished. 
[05/27 10:21:07   5133s] 
[05/27 10:21:07   5133s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:07   5133s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:21:07   5133s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:21:07   5133s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:21:07   5133s] 
[05/27 10:21:07   5133s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:11   5137s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:25:37 mem=1818.3M
[05/27 10:21:11   5137s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:25:37 mem=1818.3M
[05/27 10:21:11   5137s] Creating Lib Analyzer, finished. 
[05/27 10:21:11   5137s] All LLGs are deleted
[05/27 10:21:11   5137s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1818.3M
[05/27 10:21:11   5137s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1818.3M
[05/27 10:21:11   5137s] ### Creating LA Mngr. totSessionCpu=1:25:37 mem=1818.3M
[05/27 10:21:11   5137s] ### Creating LA Mngr, finished. totSessionCpu=1:25:38 mem=1818.3M
[05/27 10:21:11   5137s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1818.31 MB )
[05/27 10:21:11   5137s] (I)       Started Loading and Dumping File ( Curr Mem: 1818.31 MB )
[05/27 10:21:11   5137s] (I)       Reading DB...
[05/27 10:21:11   5137s] (I)       Read data from FE... (mem=1818.3M)
[05/27 10:21:11   5137s] (I)       Read nodes and places... (mem=1818.3M)
[05/27 10:21:11   5137s] (I)       Number of ignored instance 0
[05/27 10:21:11   5137s] (I)       Number of inbound cells 42
[05/27 10:21:11   5137s] (I)       numMoveCells=22872, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/27 10:21:11   5137s] (I)       cell height: 5040, count: 22872
[05/27 10:21:11   5137s] (I)       Done Read nodes and places (cpu=0.030s, mem=1824.7M)
[05/27 10:21:11   5137s] (I)       Read nets... (mem=1824.7M)
[05/27 10:21:11   5137s] (I)       Number of nets = 24593 ( 73 ignored )
[05/27 10:21:11   5137s] (I)       Done Read nets (cpu=0.090s, mem=1831.2M)
[05/27 10:21:11   5137s] (I)       Read rows... (mem=1831.2M)
[05/27 10:21:11   5137s] (I)       rowRegion is not equal to core box, resetting core box
[05/27 10:21:11   5137s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/27 10:21:11   5137s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/27 10:21:11   5137s] (I)       Done Read rows (cpu=0.000s, mem=1831.2M)
[05/27 10:21:11   5137s] (I)       Identified Clock instances: Flop 3632, Clock buffer/inverter 0, Gate 0, Logic 1
[05/27 10:21:11   5137s] (I)       Read module constraints... (mem=1831.2M)
[05/27 10:21:11   5137s] (I)       Done Read module constraints (cpu=0.000s, mem=1831.2M)
[05/27 10:21:11   5137s] (I)       Done Read data from FE (cpu=0.130s, mem=1831.2M)
[05/27 10:21:11   5137s] (I)       before initializing RouteDB syMemory usage = 1831.2 MB
[05/27 10:21:11   5137s] (I)       == Non-default Options ==
[05/27 10:21:11   5137s] (I)       Maximum routing layer                              : 6
[05/27 10:21:11   5137s] (I)       Buffering-aware routing                            : true
[05/27 10:21:11   5137s] (I)       Spread congestion away from blockages              : true
[05/27 10:21:11   5137s] (I)       Overflow penalty cost                              : 10
[05/27 10:21:11   5137s] (I)       Punch through distance                             : 4642.740000
[05/27 10:21:11   5137s] (I)       Source-to-sink ratio                               : 0.300000
[05/27 10:21:11   5137s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:21:11   5137s] (I)       Use row-based GCell size
[05/27 10:21:11   5137s] (I)       GCell unit size  : 5040
[05/27 10:21:11   5137s] (I)       GCell multiplier : 1
[05/27 10:21:11   5137s] (I)       build grid graph
[05/27 10:21:11   5137s] (I)       build grid graph start
[05/27 10:21:11   5137s] [NR-eGR] Track table information for default rule: 
[05/27 10:21:11   5137s] [NR-eGR] metal1 has no routable track
[05/27 10:21:11   5137s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:21:11   5137s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:21:11   5137s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:21:11   5137s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:21:11   5137s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:21:11   5137s] (I)       build grid graph end
[05/27 10:21:11   5137s] (I)       ===========================================================================
[05/27 10:21:11   5137s] (I)       == Report All Rule Vias ==
[05/27 10:21:11   5137s] (I)       ===========================================================================
[05/27 10:21:11   5137s] (I)        Via Rule : (Default)
[05/27 10:21:11   5137s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:21:11   5137s] (I)       ---------------------------------------------------------------------------
[05/27 10:21:11   5137s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:21:11   5137s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:21:11   5137s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:21:11   5137s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:21:11   5137s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:21:11   5137s] (I)       ===========================================================================
[05/27 10:21:11   5137s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1831.18 MB )
[05/27 10:21:11   5137s] (I)       Num PG vias on layer 2 : 0
[05/27 10:21:11   5137s] (I)       Num PG vias on layer 3 : 0
[05/27 10:21:11   5137s] (I)       Num PG vias on layer 4 : 0
[05/27 10:21:11   5137s] (I)       Num PG vias on layer 5 : 0
[05/27 10:21:11   5137s] (I)       Num PG vias on layer 6 : 0
[05/27 10:21:11   5137s] [NR-eGR] Read 32960 PG shapes
[05/27 10:21:11   5137s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1831.18 MB )
[05/27 10:21:11   5137s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:21:11   5137s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:21:11   5137s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:21:11   5137s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:21:11   5137s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:21:11   5137s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:21:11   5137s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:21:11   5137s] (I)       readDataFromPlaceDB
[05/27 10:21:11   5137s] (I)       Read net information..
[05/27 10:21:11   5137s] [NR-eGR] Read numTotalNets=24593  numIgnoredNets=0
[05/27 10:21:11   5137s] (I)       Read testcase time = 0.020 seconds
[05/27 10:21:11   5137s] 
[05/27 10:21:11   5137s] (I)       early_global_route_priority property id does not exist.
[05/27 10:21:11   5137s] (I)       Start initializing grid graph
[05/27 10:21:11   5137s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:21:11   5137s] (I)       End initializing grid graph
[05/27 10:21:11   5137s] (I)       Model blockages into capacity
[05/27 10:21:11   5137s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:21:11   5137s] (I)       Started Modeling ( Curr Mem: 1836.63 MB )
[05/27 10:21:11   5137s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:21:11   5137s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:21:11   5137s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:21:11   5137s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:21:11   5137s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:21:11   5137s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1836.63 MB )
[05/27 10:21:11   5137s] (I)       -- layer congestion ratio --
[05/27 10:21:11   5137s] (I)       Layer 1 : 0.100000
[05/27 10:21:11   5137s] (I)       Layer 2 : 0.700000
[05/27 10:21:11   5137s] (I)       Layer 3 : 0.700000
[05/27 10:21:11   5137s] (I)       Layer 4 : 0.700000
[05/27 10:21:11   5137s] (I)       Layer 5 : 0.700000
[05/27 10:21:11   5137s] (I)       Layer 6 : 0.700000
[05/27 10:21:11   5137s] (I)       ----------------------------
[05/27 10:21:11   5137s] (I)       Number of ignored nets = 0
[05/27 10:21:11   5137s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:21:11   5137s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:21:11   5137s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:21:11   5137s] (I)       Constructing bin map
[05/27 10:21:11   5137s] (I)       Initialize bin information with width=10080 height=10080
[05/27 10:21:11   5137s] (I)       Done constructing bin map
[05/27 10:21:11   5137s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:21:11   5137s] (I)       Before initializing Early Global Route syMemory usage = 1836.6 MB
[05/27 10:21:11   5137s] (I)       Ndr track 0 does not exist
[05/27 10:21:11   5137s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:21:11   5137s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:21:11   5137s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/27 10:21:11   5137s] (I)       Site width          :   620  (dbu)
[05/27 10:21:11   5137s] (I)       Row height          :  5040  (dbu)
[05/27 10:21:11   5137s] (I)       GCell width         :  5040  (dbu)
[05/27 10:21:11   5137s] (I)       GCell height        :  5040  (dbu)
[05/27 10:21:11   5137s] (I)       Grid                :   268   268     6
[05/27 10:21:11   5137s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:21:11   5137s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:21:11   5137s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:21:11   5137s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:21:11   5137s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:21:11   5137s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:21:11   5137s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:21:11   5137s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:21:11   5137s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:21:11   5137s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:21:11   5137s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:21:11   5137s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:21:11   5137s] (I)       --------------------------------------------------------
[05/27 10:21:11   5137s] 
[05/27 10:21:11   5137s] [NR-eGR] ============ Routing rule table ============
[05/27 10:21:11   5137s] [NR-eGR] Rule id: 0  Nets: 24563 
[05/27 10:21:11   5137s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:21:11   5137s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:21:11   5137s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:21:11   5137s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:21:11   5137s] [NR-eGR] ========================================
[05/27 10:21:11   5137s] [NR-eGR] 
[05/27 10:21:11   5137s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:21:11   5137s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:21:11   5137s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:21:11   5137s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:21:11   5137s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:21:11   5137s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:21:11   5137s] (I)       After initializing Early Global Route syMemory usage = 1839.5 MB
[05/27 10:21:11   5137s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Reset routing kernel
[05/27 10:21:11   5137s] (I)       Started Global Routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       ============= Initialization =============
[05/27 10:21:11   5137s] (I)       totalPins=86619  totalGlobalPin=81821 (94.46%)
[05/27 10:21:11   5137s] (I)       Started Net group 1 ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Build MST ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Generate topology with single threads
[05/27 10:21:11   5137s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:21:11   5137s] (I)       #blocked areas for congestion spreading : 21
[05/27 10:21:11   5137s] [NR-eGR] Layer group 1: route 24563 net(s) in layer range [2, 6]
[05/27 10:21:11   5137s] (I)       
[05/27 10:21:11   5137s] (I)       ============  Phase 1a Route ============
[05/27 10:21:11   5137s] (I)       Started Phase 1a ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Pattern routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:21:11   5137s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Usage: 189285 = (98424 H, 90861 V) = (13.18% H, 12.14% V) = (4.961e+05um H, 4.579e+05um V)
[05/27 10:21:11   5137s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       
[05/27 10:21:11   5137s] (I)       ============  Phase 1b Route ============
[05/27 10:21:11   5137s] (I)       Started Phase 1b ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Monotonic routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Usage: 189285 = (98424 H, 90861 V) = (13.18% H, 12.14% V) = (4.961e+05um H, 4.579e+05um V)
[05/27 10:21:11   5137s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.539964e+05um
[05/27 10:21:11   5137s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       
[05/27 10:21:11   5137s] (I)       ============  Phase 1c Route ============
[05/27 10:21:11   5137s] (I)       Started Phase 1c ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Two level routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Level2 Grid: 54 x 54
[05/27 10:21:11   5137s] (I)       Started Two Level Routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Usage: 189285 = (98424 H, 90861 V) = (13.18% H, 12.14% V) = (4.961e+05um H, 4.579e+05um V)
[05/27 10:21:11   5137s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       
[05/27 10:21:11   5137s] (I)       ============  Phase 1d Route ============
[05/27 10:21:11   5137s] (I)       Started Phase 1d ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Detoured routing ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Usage: 189285 = (98424 H, 90861 V) = (13.18% H, 12.14% V) = (4.961e+05um H, 4.579e+05um V)
[05/27 10:21:11   5137s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       
[05/27 10:21:11   5137s] (I)       ============  Phase 1e Route ============
[05/27 10:21:11   5137s] (I)       Started Phase 1e ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Route legalization ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Usage: 189285 = (98424 H, 90861 V) = (13.18% H, 12.14% V) = (4.961e+05um H, 4.579e+05um V)
[05/27 10:21:11   5137s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.539964e+05um
[05/27 10:21:11   5137s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Started Layer assignment ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5137s] (I)       Running layer assignment with 1 threads
[05/27 10:21:11   5138s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       
[05/27 10:21:11   5138s] (I)       ============  Phase 1l Route ============
[05/27 10:21:11   5138s] (I)       Started Phase 1l ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       
[05/27 10:21:11   5138s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:21:11   5138s] [NR-eGR]                        OverCon           OverCon            
[05/27 10:21:11   5138s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 10:21:11   5138s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/27 10:21:11   5138s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:21:11   5138s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:21:11   5138s] [NR-eGR]  metal2  (2)        16( 0.04%)         1( 0.00%)   ( 0.04%) 
[05/27 10:21:11   5138s] [NR-eGR]  metal3  (3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/27 10:21:11   5138s] [NR-eGR]  metal4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:21:11   5138s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:21:11   5138s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:21:11   5138s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:21:11   5138s] [NR-eGR] Total               23( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/27 10:21:11   5138s] [NR-eGR] 
[05/27 10:21:11   5138s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:21:11   5138s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:21:11   5138s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:21:11   5138s] (I)       ============= track Assignment ============
[05/27 10:21:11   5138s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Started Track Assignment ( Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 10:21:11   5138s] (I)       Running track assignment with 1 threads
[05/27 10:21:11   5138s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:11   5138s] (I)       Run Multi-thread track assignment
[05/27 10:21:12   5138s] (I)       Finished Track Assignment ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Started Export DB wires ( Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Started Export all nets ( Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Started Set wire vias ( Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1839.51 MB )
[05/27 10:21:12   5138s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:21:12   5138s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 86619
[05/27 10:21:12   5138s] [NR-eGR] metal2  (2V) length: 3.448833e+05um, number of vias: 120075
[05/27 10:21:12   5138s] [NR-eGR] metal3  (3H) length: 4.394943e+05um, number of vias: 9789
[05/27 10:21:12   5138s] [NR-eGR] metal4  (4V) length: 1.436582e+05um, number of vias: 2100
[05/27 10:21:12   5138s] [NR-eGR] metal5  (5H) length: 6.908388e+04um, number of vias: 46
[05/27 10:21:12   5138s] [NR-eGR] metal6  (6V) length: 1.437520e+03um, number of vias: 0
[05/27 10:21:12   5138s] [NR-eGR] Total length: 9.985572e+05um, number of vias: 218629
[05/27 10:21:12   5138s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:21:12   5138s] [NR-eGR] Total eGR-routed clock nets wire length: 3.751815e+04um 
[05/27 10:21:12   5138s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:21:12   5139s] Saved RC grid cleaned up.
[05/27 10:21:12   5139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.64 sec, Real: 1.63 sec, Curr Mem: 1791.75 MB )
[05/27 10:21:12   5139s] ### Creating LA Mngr. totSessionCpu=1:25:39 mem=1786.8M
[05/27 10:21:13   5139s] LayerId::1 widthSet size::4
[05/27 10:21:13   5139s] LayerId::2 widthSet size::4
[05/27 10:21:13   5139s] LayerId::3 widthSet size::4
[05/27 10:21:13   5139s] LayerId::4 widthSet size::4
[05/27 10:21:13   5139s] LayerId::5 widthSet size::4
[05/27 10:21:13   5139s] LayerId::6 widthSet size::2
[05/27 10:21:13   5139s] Updating RC grid for preRoute extraction ...
[05/27 10:21:13   5139s] Initializing multi-corner capacitance tables ... 
[05/27 10:21:13   5139s] Initializing multi-corner resistance tables ...
[05/27 10:21:13   5139s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:13   5139s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249885 ; uaWl: 1.000000 ; uaWlH: 0.214489 ; aWlH: 0.000000 ; Pmax: 0.835500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:21:13   5139s] ### Creating LA Mngr, finished. totSessionCpu=1:25:40 mem=1786.8M
[05/27 10:21:13   5139s] Extraction called for design 'CHIP' of instances=23175 and nets=28991 using extraction engine 'preRoute' .
[05/27 10:21:13   5139s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:21:13   5139s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:21:13   5139s] PreRoute RC Extraction called for design CHIP.
[05/27 10:21:13   5139s] RC Extraction called in multi-corner(2) mode.
[05/27 10:21:13   5139s] RCMode: PreRoute
[05/27 10:21:13   5139s]       RC Corner Indexes            0       1   
[05/27 10:21:13   5139s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:21:13   5139s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:21:13   5139s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:21:13   5139s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:21:13   5139s] Shrink Factor                : 1.00000
[05/27 10:21:13   5139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:21:13   5139s] Using capacitance table file ...
[05/27 10:21:13   5139s] LayerId::1 widthSet size::4
[05/27 10:21:13   5139s] LayerId::2 widthSet size::4
[05/27 10:21:13   5139s] LayerId::3 widthSet size::4
[05/27 10:21:13   5139s] LayerId::4 widthSet size::4
[05/27 10:21:13   5139s] LayerId::5 widthSet size::4
[05/27 10:21:13   5139s] LayerId::6 widthSet size::2
[05/27 10:21:13   5139s] Updating RC grid for preRoute extraction ...
[05/27 10:21:13   5139s] Initializing multi-corner capacitance tables ... 
[05/27 10:21:13   5139s] Initializing multi-corner resistance tables ...
[05/27 10:21:13   5139s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:13   5139s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249885 ; uaWl: 1.000000 ; uaWlH: 0.214489 ; aWlH: 0.000000 ; Pmax: 0.835500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:21:13   5139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1786.750M)
[05/27 10:21:13   5139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1786.8M
[05/27 10:21:13   5139s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1786.8M
[05/27 10:21:13   5140s] Fast DP-INIT is on for default
[05/27 10:21:13   5140s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.038, MEM:1786.8M
[05/27 10:21:13   5140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.047, MEM:1786.8M
[05/27 10:21:13   5140s] Starting delay calculation for Setup views
[05/27 10:21:13   5140s] #################################################################################
[05/27 10:21:13   5140s] # Design Stage: PreRoute
[05/27 10:21:13   5140s] # Design Name: CHIP
[05/27 10:21:13   5140s] # Design Mode: 90nm
[05/27 10:21:13   5140s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:21:13   5140s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:21:13   5140s] # Signoff Settings: SI Off 
[05/27 10:21:13   5140s] #################################################################################
[05/27 10:21:15   5141s] Calculate delays in BcWc mode...
[05/27 10:21:15   5141s] Calculate delays in BcWc mode...
[05/27 10:21:15   5141s] Topological Sorting (REAL = 0:00:00.0, MEM = 1798.3M, InitMEM = 1794.8M)
[05/27 10:21:15   5141s] Start delay calculation (fullDC) (1 T). (MEM=1798.3)
[05/27 10:21:16   5142s] End AAE Lib Interpolated Model. (MEM=1815.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:21:26   5152s] Total number of fetched objects 24709
[05/27 10:21:26   5153s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 10:21:26   5153s] End delay calculation. (MEM=1830.75 CPU=0:00:09.0 REAL=0:00:09.0)
[05/27 10:21:26   5153s] End delay calculation (fullDC). (MEM=1830.75 CPU=0:00:11.2 REAL=0:00:11.0)
[05/27 10:21:26   5153s] *** CDM Built up (cpu=0:00:13.1  real=0:00:13.0  mem= 1830.7M) ***
[05/27 10:21:28   5154s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:25:55 mem=1830.7M)
[05/27 10:21:29   5155s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.532  |
|           TNS (ns):| -8.258  |
|    Violating Paths:|   22    |
|          All Paths:|  7264   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1338 (1338)    |    -69     |   1339 (1339)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.696%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1426.4M, totSessionCpu=1:25:56 **
[05/27 10:21:29   5155s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 10:21:29   5155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:21:29   5155s] ### Creating PhyDesignMc. totSessionCpu=1:25:56 mem=1804.0M
[05/27 10:21:29   5155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1804.0M
[05/27 10:21:29   5155s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:21:29   5155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:     Starting CMU at level 3, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1804.0M
[05/27 10:21:29   5155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1804.0MB).
[05/27 10:21:29   5155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.086, MEM:1804.0M
[05/27 10:21:29   5155s] TotalInstCnt at PhyDesignMc Initialization: 22,872
[05/27 10:21:29   5155s] ### Creating PhyDesignMc, finished. totSessionCpu=1:25:56 mem=1804.0M
[05/27 10:21:29   5155s] TotalInstCnt at PhyDesignMc Destruction: 22,872
[05/27 10:21:29   5155s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:21:29   5155s] ### Creating PhyDesignMc. totSessionCpu=1:25:56 mem=1804.0M
[05/27 10:21:29   5155s] OPERPROF: Starting DPlace-Init at level 1, MEM:1804.0M
[05/27 10:21:29   5155s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:21:29   5155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:     Starting CMU at level 3, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1804.0M
[05/27 10:21:29   5155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1804.0M
[05/27 10:21:29   5155s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1804.0MB).
[05/27 10:21:29   5155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:1804.0M
[05/27 10:21:29   5155s] TotalInstCnt at PhyDesignMc Initialization: 22,872
[05/27 10:21:29   5155s] ### Creating PhyDesignMc, finished. totSessionCpu=1:25:56 mem=1804.0M
[05/27 10:21:29   5156s] TotalInstCnt at PhyDesignMc Destruction: 22,872
[05/27 10:21:29   5156s] *** Starting optimizing excluded clock nets MEM= 1804.0M) ***
[05/27 10:21:29   5156s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1804.0M) ***
[05/27 10:21:29   5156s] The useful skew maximum allowed delay set by user is: 1
[05/27 10:21:33   5159s] Deleting Lib Analyzer.
[05/27 10:21:33   5159s] 
[05/27 10:21:33   5159s] Optimization is working on the following views:
[05/27 10:21:33   5159s]   Setup views: av_scan_mode_max 
[05/27 10:21:33   5159s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/27 10:21:33   5159s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:21:33   5160s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:21:33   5160s] Info: 30 io nets excluded
[05/27 10:21:33   5160s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:21:33   5160s] ### Creating LA Mngr. totSessionCpu=1:26:00 mem=1804.0M
[05/27 10:21:33   5160s] ### Creating LA Mngr, finished. totSessionCpu=1:26:00 mem=1804.0M
[05/27 10:21:33   5160s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:00.1/1:49:55.3 (0.8), mem = 1804.0M
[05/27 10:21:33   5160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.17
[05/27 10:21:33   5160s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:21:33   5160s] ### Creating PhyDesignMc. totSessionCpu=1:26:00 mem=1812.0M
[05/27 10:21:33   5160s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.0M
[05/27 10:21:33   5160s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:21:33   5160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.0M
[05/27 10:21:33   5160s] OPERPROF:     Starting CMU at level 3, MEM:1812.0M
[05/27 10:21:33   5160s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1812.0M
[05/27 10:21:33   5160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1812.0M
[05/27 10:21:33   5160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1812.0MB).
[05/27 10:21:33   5160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.057, MEM:1812.0M
[05/27 10:21:33   5160s] TotalInstCnt at PhyDesignMc Initialization: 22,872
[05/27 10:21:33   5160s] ### Creating PhyDesignMc, finished. totSessionCpu=1:26:00 mem=1812.0M
[05/27 10:21:33   5160s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:33   5160s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:34   5160s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:34   5160s] 
[05/27 10:21:34   5160s] Creating Lib Analyzer ...
[05/27 10:21:34   5160s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:34   5160s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:21:34   5160s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:21:34   5160s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:21:34   5160s] 
[05/27 10:21:34   5160s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:37   5164s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:04 mem=1920.2M
[05/27 10:21:37   5164s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:04 mem=1920.2M
[05/27 10:21:37   5164s] Creating Lib Analyzer, finished. 
[05/27 10:21:37   5164s] 
[05/27 10:21:37   5164s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:21:40   5166s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1939.3M
[05/27 10:21:40   5166s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1939.3M
[05/27 10:21:40   5166s] 
[05/27 10:21:40   5166s] Netlist preparation processing... 
[05/27 10:21:40   5166s] Removed 0 instance
[05/27 10:21:40   5166s] *info: Marking 0 isolation instances dont touch
[05/27 10:21:40   5166s] *info: Marking 0 level shifter instances dont touch
[05/27 10:21:40   5166s] TotalInstCnt at PhyDesignMc Destruction: 22,872
[05/27 10:21:40   5166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.17
[05/27 10:21:40   5166s] *** AreaOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 1:26:06.6/1:50:01.8 (0.8), mem = 1920.2M
[05/27 10:21:40   5166s] 
[05/27 10:21:40   5166s] =============================================================================================
[05/27 10:21:40   5166s]  Step TAT Report for SimplifyNetlist #3
[05/27 10:21:40   5166s] =============================================================================================
[05/27 10:21:40   5166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:21:40   5166s] ---------------------------------------------------------------------------------------------
[05/27 10:21:40   5166s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  54.6 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:21:40   5166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:21:40   5166s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:21:40   5166s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:21:40   5166s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:21:40   5166s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 10:21:40   5166s] [ MISC                   ]          0:00:02.4  (  36.6 % )     0:00:02.4 /  0:00:02.4    1.0
[05/27 10:21:40   5166s] ---------------------------------------------------------------------------------------------
[05/27 10:21:40   5166s]  SimplifyNetlist #3 TOTAL           0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[05/27 10:21:40   5166s] ---------------------------------------------------------------------------------------------
[05/27 10:21:40   5166s] 
[05/27 10:21:41   5167s] 
[05/27 10:21:41   5167s] Active setup views:
[05/27 10:21:41   5167s]  av_scan_mode_max
[05/27 10:21:41   5167s]   Dominating endpoints: 0
[05/27 10:21:41   5167s]   Dominating TNS: -0.000
[05/27 10:21:41   5167s] 
[05/27 10:21:41   5167s] Deleting Lib Analyzer.
[05/27 10:21:41   5167s] Begin: GigaOpt Global Optimization
[05/27 10:21:41   5167s] *info: use new DP (enabled)
[05/27 10:21:41   5167s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 10:21:41   5167s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:21:41   5167s] Info: 30 io nets excluded
[05/27 10:21:41   5167s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:21:41   5167s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:26:07.8/1:50:03.0 (0.8), mem = 1867.2M
[05/27 10:21:41   5167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.18
[05/27 10:21:41   5167s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:21:41   5167s] ### Creating PhyDesignMc. totSessionCpu=1:26:08 mem=1867.2M
[05/27 10:21:41   5167s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:21:41   5167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1867.2M
[05/27 10:21:41   5167s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:21:41   5167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1867.2M
[05/27 10:21:41   5167s] OPERPROF:     Starting CMU at level 3, MEM:1867.2M
[05/27 10:21:41   5167s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1867.2M
[05/27 10:21:41   5167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1867.2M
[05/27 10:21:41   5167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1867.2MB).
[05/27 10:21:41   5167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1867.2M
[05/27 10:21:41   5168s] TotalInstCnt at PhyDesignMc Initialization: 22,872
[05/27 10:21:41   5168s] ### Creating PhyDesignMc, finished. totSessionCpu=1:26:08 mem=1867.2M
[05/27 10:21:41   5168s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:41   5168s] 
[05/27 10:21:41   5168s] Creating Lib Analyzer ...
[05/27 10:21:41   5168s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:21:41   5168s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:21:41   5168s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:21:41   5168s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:21:41   5168s] 
[05/27 10:21:41   5168s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:21:45   5171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:12 mem=1867.2M
[05/27 10:21:45   5171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:12 mem=1867.2M
[05/27 10:21:45   5171s] Creating Lib Analyzer, finished. 
[05/27 10:21:45   5171s] 
[05/27 10:21:45   5171s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:21:53   5179s] *info: 30 io nets excluded
[05/27 10:21:53   5179s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:21:53   5179s] *info: 2 clock nets excluded
[05/27 10:21:53   5179s] *info: 2 special nets excluded.
[05/27 10:21:53   5179s] *info: 4326 no-driver nets excluded.
[05/27 10:21:55   5182s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1886.3M
[05/27 10:21:55   5182s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1886.3M
[05/27 10:21:56   5182s] ** GigaOpt Global Opt WNS Slack -0.532  TNS Slack -8.258 
[05/27 10:21:56   5182s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:21:56   5182s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:21:56   5182s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:21:56   5182s] |  -0.532|  -8.258|    77.70%|   0:00:00.0| 1886.3M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:04   5191s] |  -0.532|  -8.247|    77.70%|   0:00:08.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:06   5192s] |  -0.532|  -8.238|    77.70%|   0:00:02.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:07   5193s] |  -0.532|  -8.238|    77.70%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:11   5198s] |  -0.524|  -8.100|    77.69%|   0:00:04.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:20   5207s] |  -0.519|  -8.020|    77.68%|   0:00:09.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:21   5207s] |  -0.519|  -8.020|    77.68%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:21   5208s] |  -0.519|  -8.020|    77.68%|   0:00:00.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:22   5208s] |  -0.519|  -8.016|    77.68%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:25   5211s] |  -0.519|  -8.010|    77.68%|   0:00:03.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:25   5212s] |  -0.519|  -8.010|    77.68%|   0:00:00.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:26   5212s] |  -0.519|  -8.010|    77.68%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:26   5213s] |  -0.519|  -8.010|    77.69%|   0:00:00.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:28   5214s] |  -0.519|  -8.003|    77.68%|   0:00:02.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:29   5215s] |  -0.519|  -8.003|    77.69%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:29   5215s] |  -0.519|  -8.003|    77.69%|   0:00:00.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:30   5216s] |  -0.519|  -8.003|    77.69%|   0:00:01.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:32   5219s] |  -0.519|  -8.003|    77.69%|   0:00:02.0| 1924.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:22:32   5219s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:22:32   5219s] 
[05/27 10:22:32   5219s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:36.2 real=0:00:36.0 mem=1924.4M) ***
[05/27 10:22:32   5219s] 
[05/27 10:22:32   5219s] *** Finish pre-CTS Setup Fixing (cpu=0:00:36.2 real=0:00:36.0 mem=1924.4M) ***
[05/27 10:22:32   5219s] Bottom Preferred Layer:
[05/27 10:22:32   5219s]     None
[05/27 10:22:32   5219s] Via Pillar Rule:
[05/27 10:22:32   5219s]     None
[05/27 10:22:32   5219s] ** GigaOpt Global Opt End WNS Slack -0.519  TNS Slack -8.003 
[05/27 10:22:32   5219s] TotalInstCnt at PhyDesignMc Destruction: 22,857
[05/27 10:22:32   5219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.18
[05/27 10:22:32   5219s] *** SetupOpt [finish] : cpu/real = 0:00:51.4/0:00:51.4 (1.0), totSession cpu/real = 1:26:59.2/1:50:54.4 (0.8), mem = 1905.4M
[05/27 10:22:32   5219s] 
[05/27 10:22:32   5219s] =============================================================================================
[05/27 10:22:32   5219s]  Step TAT Report for GlobalOpt #3
[05/27 10:22:32   5219s] =============================================================================================
[05/27 10:22:32   5219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:22:32   5219s] ---------------------------------------------------------------------------------------------
[05/27 10:22:32   5219s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 10:22:32   5219s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   7.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:22:32   5219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:22:32   5219s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:22:32   5219s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:22:32   5219s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:22:32   5219s] [ TransformInit          ]      1   0:00:10.5  (  20.3 % )     0:00:10.5 /  0:00:10.5    1.0
[05/27 10:22:32   5219s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.1 % )     0:00:36.0 /  0:00:36.0    1.0
[05/27 10:22:32   5219s] [ OptGetWeight           ]     17   0:00:03.5  (   6.8 % )     0:00:03.5 /  0:00:03.5    1.0
[05/27 10:22:32   5219s] [ OptEval                ]     17   0:00:21.4  (  41.7 % )     0:00:21.4 /  0:00:21.5    1.0
[05/27 10:22:32   5219s] [ OptCommit              ]     17   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.7
[05/27 10:22:32   5219s] [ IncrTimingUpdate       ]     11   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 10:22:32   5219s] [ PostCommitDelayCalc    ]     17   0:00:01.3  (   2.5 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:22:32   5219s] [ SetupOptGetWorkingSet  ]     17   0:00:03.1  (   6.0 % )     0:00:03.1 /  0:00:03.0    1.0
[05/27 10:22:32   5219s] [ SetupOptGetActiveNode  ]     17   0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:22:32   5219s] [ SetupOptSlackGraph     ]     17   0:00:04.4  (   8.7 % )     0:00:04.4 /  0:00:04.5    1.0
[05/27 10:22:32   5219s] [ MISC                   ]          0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 10:22:32   5219s] ---------------------------------------------------------------------------------------------
[05/27 10:22:32   5219s]  GlobalOpt #3 TOTAL                 0:00:51.4  ( 100.0 % )     0:00:51.4 /  0:00:51.4    1.0
[05/27 10:22:32   5219s] ---------------------------------------------------------------------------------------------
[05/27 10:22:32   5219s] 
[05/27 10:22:32   5219s] End: GigaOpt Global Optimization
[05/27 10:22:32   5219s] *** Timing NOT met, worst failing slack is -0.519
[05/27 10:22:32   5219s] *** Check timing (0:00:00.1)
[05/27 10:22:32   5219s] Deleting Lib Analyzer.
[05/27 10:22:32   5219s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/27 10:22:32   5219s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:22:32   5219s] Info: 30 io nets excluded
[05/27 10:22:33   5219s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:22:33   5219s] ### Creating LA Mngr. totSessionCpu=1:26:59 mem=1864.4M
[05/27 10:22:33   5219s] ### Creating LA Mngr, finished. totSessionCpu=1:26:59 mem=1864.4M
[05/27 10:22:33   5219s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/27 10:22:33   5219s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:22:33   5219s] ### Creating PhyDesignMc. totSessionCpu=1:26:59 mem=1883.4M
[05/27 10:22:33   5219s] OPERPROF: Starting DPlace-Init at level 1, MEM:1883.4M
[05/27 10:22:33   5219s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:22:33   5219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1883.4M
[05/27 10:22:33   5219s] OPERPROF:     Starting CMU at level 3, MEM:1883.4M
[05/27 10:22:33   5219s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1883.4M
[05/27 10:22:33   5219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1883.4M
[05/27 10:22:33   5219s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1883.4MB).
[05/27 10:22:33   5219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:1883.4M
[05/27 10:22:33   5219s] TotalInstCnt at PhyDesignMc Initialization: 22,857
[05/27 10:22:33   5219s] ### Creating PhyDesignMc, finished. totSessionCpu=1:27:00 mem=1883.4M
[05/27 10:22:33   5219s] Begin: Area Reclaim Optimization
[05/27 10:22:33   5219s] 
[05/27 10:22:33   5219s] Creating Lib Analyzer ...
[05/27 10:22:33   5219s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:22:33   5219s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:22:33   5219s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:22:33   5219s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:22:33   5219s] 
[05/27 10:22:33   5219s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:22:36   5222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:27:03 mem=1885.4M
[05/27 10:22:36   5222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:27:03 mem=1885.4M
[05/27 10:22:36   5222s] Creating Lib Analyzer, finished. 
[05/27 10:22:36   5222s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:27:02.7/1:50:57.9 (0.8), mem = 1885.4M
[05/27 10:22:36   5222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.19
[05/27 10:22:36   5222s] 
[05/27 10:22:36   5222s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:22:37   5223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1885.4M
[05/27 10:22:37   5223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1885.4M
[05/27 10:22:37   5224s] Reclaim Optimization WNS Slack -0.519  TNS Slack -8.003 Density 77.69
[05/27 10:22:37   5224s] +----------+---------+--------+--------+------------+--------+
[05/27 10:22:37   5224s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:22:37   5224s] +----------+---------+--------+--------+------------+--------+
[05/27 10:22:37   5224s] |    77.69%|        -|  -0.519|  -8.003|   0:00:00.0| 1885.4M|
[05/27 10:22:44   5231s] |    77.65%|       14|  -0.519|  -8.002|   0:00:07.0| 1923.6M|
[05/27 10:22:45   5231s] |    77.65%|        1|  -0.519|  -8.002|   0:00:01.0| 1923.6M|
[05/27 10:22:45   5231s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:22:45   5231s] |    77.65%|        0|  -0.519|  -8.002|   0:00:00.0| 1923.6M|
[05/27 10:22:48   5234s] |    77.63%|       12|  -0.519|  -8.002|   0:00:03.0| 1923.6M|
[05/27 10:22:59   5246s] |    77.45%|      286|  -0.507|  -7.800|   0:00:11.0| 1923.6M|
[05/27 10:23:01   5247s] |    77.44%|       10|  -0.507|  -7.800|   0:00:02.0| 1923.6M|
[05/27 10:23:01   5247s] |    77.44%|        0|  -0.507|  -7.800|   0:00:00.0| 1923.6M|
[05/27 10:23:01   5247s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:23:01   5247s] |    77.44%|        0|  -0.507|  -7.800|   0:00:00.0| 1923.6M|
[05/27 10:23:01   5247s] +----------+---------+--------+--------+------------+--------+
[05/27 10:23:01   5247s] Reclaim Optimization End WNS Slack -0.507  TNS Slack -7.800 Density 77.44
[05/27 10:23:01   5247s] 
[05/27 10:23:01   5247s] ** Summary: Restruct = 15 Buffer Deletion = 6 Declone = 8 Resize = 176 **
[05/27 10:23:01   5247s] --------------------------------------------------------------
[05/27 10:23:01   5247s] |                                   | Total     | Sequential |
[05/27 10:23:01   5247s] --------------------------------------------------------------
[05/27 10:23:01   5247s] | Num insts resized                 |     174  |       0    |
[05/27 10:23:01   5247s] | Num insts undone                  |     118  |       3    |
[05/27 10:23:01   5247s] | Num insts Downsized               |     174  |       0    |
[05/27 10:23:01   5247s] | Num insts Samesized               |       0  |       0    |
[05/27 10:23:01   5247s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:23:01   5247s] | Num multiple commits+uncommits    |       6  |       -    |
[05/27 10:23:01   5247s] --------------------------------------------------------------
[05/27 10:23:01   5247s] Bottom Preferred Layer:
[05/27 10:23:01   5247s]     None
[05/27 10:23:01   5247s] Via Pillar Rule:
[05/27 10:23:01   5247s]     None
[05/27 10:23:01   5247s] End: Core Area Reclaim Optimization (cpu = 0:00:28.1) (real = 0:00:28.0) **
[05/27 10:23:01   5247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.19
[05/27 10:23:01   5247s] *** AreaOpt [finish] : cpu/real = 0:00:25.1/0:00:25.1 (1.0), totSession cpu/real = 1:27:27.8/1:51:23.0 (0.8), mem = 1923.6M
[05/27 10:23:01   5247s] 
[05/27 10:23:01   5247s] =============================================================================================
[05/27 10:23:01   5247s]  Step TAT Report for AreaOpt #18
[05/27 10:23:01   5247s] =============================================================================================
[05/27 10:23:01   5247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:23:01   5247s] ---------------------------------------------------------------------------------------------
[05/27 10:23:01   5247s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:23:01   5247s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  10.9 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 10:23:01   5247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:23:01   5247s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:23:01   5247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:23:01   5247s] [ OptSingleIteration     ]      8   0:00:00.6  (   2.0 % )     0:00:22.8 /  0:00:22.7    1.0
[05/27 10:23:01   5247s] [ OptGetWeight           ]    622   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[05/27 10:23:01   5247s] [ OptEval                ]    622   0:00:13.2  (  46.7 % )     0:00:13.2 /  0:00:13.1    1.0
[05/27 10:23:01   5247s] [ OptCommit              ]    622   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:23:01   5247s] [ IncrTimingUpdate       ]    152   0:00:04.8  (  16.9 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 10:23:01   5247s] [ PostCommitDelayCalc    ]    673   0:00:04.1  (  14.4 % )     0:00:04.1 /  0:00:04.1    1.0
[05/27 10:23:01   5247s] [ MISC                   ]          0:00:02.0  (   7.1 % )     0:00:02.0 /  0:00:02.0    1.0
[05/27 10:23:01   5247s] ---------------------------------------------------------------------------------------------
[05/27 10:23:01   5247s]  AreaOpt #18 TOTAL                  0:00:28.2  ( 100.0 % )     0:00:28.2 /  0:00:28.1    1.0
[05/27 10:23:01   5247s] ---------------------------------------------------------------------------------------------
[05/27 10:23:01   5247s] 
[05/27 10:23:01   5247s] Executing incremental physical updates
[05/27 10:23:01   5247s] Executing incremental physical updates
[05/27 10:23:01   5247s] TotalInstCnt at PhyDesignMc Destruction: 22,827
[05/27 10:23:01   5247s] End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=1866.52M, totSessionCpu=1:27:28).
[05/27 10:23:02   5248s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1866.5M
[05/27 10:23:02   5248s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1866.5M
[05/27 10:23:02   5248s] **INFO: Flow update: Design is easy to close.
[05/27 10:23:02   5248s] 
[05/27 10:23:02   5248s] *** Start incrementalPlace ***
[05/27 10:23:02   5248s] User Input Parameters:
[05/27 10:23:02   5248s] - Congestion Driven    : On
[05/27 10:23:02   5248s] - Timing Driven        : On
[05/27 10:23:02   5248s] - Area-Violation Based : On
[05/27 10:23:02   5248s] - Start Rollback Level : -5
[05/27 10:23:02   5248s] - Legalized            : On
[05/27 10:23:02   5248s] - Window Based         : Off
[05/27 10:23:02   5248s] - eDen incr mode       : Off
[05/27 10:23:02   5248s] - Small incr mode      : Off
[05/27 10:23:02   5248s] 
[05/27 10:23:02   5248s] no activity file in design. spp won't run.
[05/27 10:23:02   5248s] Effort level <high> specified for reg2reg path_group
[05/27 10:23:02   5249s] Collecting buffer chain nets ...
[05/27 10:23:02   5249s] No Views given, use default active views for adaptive view pruning
[05/27 10:23:02   5249s] SKP will enable view:
[05/27 10:23:02   5249s]   av_scan_mode_max
[05/27 10:23:02   5249s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1868.5M
[05/27 10:23:02   5249s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.018, MEM:1868.5M
[05/27 10:23:02   5249s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1868.5M
[05/27 10:23:02   5249s] Starting Early Global Route congestion estimation: mem = 1868.5M
[05/27 10:23:02   5249s] (I)       Started Loading and Dumping File ( Curr Mem: 1868.52 MB )
[05/27 10:23:02   5249s] (I)       Reading DB...
[05/27 10:23:02   5249s] (I)       Read data from FE... (mem=1868.5M)
[05/27 10:23:02   5249s] (I)       Read nodes and places... (mem=1868.5M)
[05/27 10:23:02   5249s] (I)       Done Read nodes and places (cpu=0.030s, mem=1874.9M)
[05/27 10:23:02   5249s] (I)       Read nets... (mem=1874.9M)
[05/27 10:23:03   5249s] (I)       Done Read nets (cpu=0.090s, mem=1881.4M)
[05/27 10:23:03   5249s] (I)       Done Read data from FE (cpu=0.130s, mem=1881.4M)
[05/27 10:23:03   5249s] (I)       before initializing RouteDB syMemory usage = 1881.4 MB
[05/27 10:23:03   5249s] (I)       == Non-default Options ==
[05/27 10:23:03   5249s] (I)       Maximum routing layer                              : 6
[05/27 10:23:03   5249s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 10:23:03   5249s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:23:03   5249s] (I)       Use row-based GCell size
[05/27 10:23:03   5249s] (I)       GCell unit size  : 5040
[05/27 10:23:03   5249s] (I)       GCell multiplier : 1
[05/27 10:23:03   5249s] (I)       build grid graph
[05/27 10:23:03   5249s] (I)       build grid graph start
[05/27 10:23:03   5249s] [NR-eGR] Track table information for default rule: 
[05/27 10:23:03   5249s] [NR-eGR] metal1 has no routable track
[05/27 10:23:03   5249s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:23:03   5249s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:23:03   5249s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:23:03   5249s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:23:03   5249s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:23:03   5249s] (I)       build grid graph end
[05/27 10:23:03   5249s] (I)       ===========================================================================
[05/27 10:23:03   5249s] (I)       == Report All Rule Vias ==
[05/27 10:23:03   5249s] (I)       ===========================================================================
[05/27 10:23:03   5249s] (I)        Via Rule : (Default)
[05/27 10:23:03   5249s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:23:03   5249s] (I)       ---------------------------------------------------------------------------
[05/27 10:23:03   5249s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:23:03   5249s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:23:03   5249s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:23:03   5249s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:23:03   5249s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:23:03   5249s] (I)       ===========================================================================
[05/27 10:23:03   5249s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1881.40 MB )
[05/27 10:23:03   5249s] (I)       Num PG vias on layer 2 : 0
[05/27 10:23:03   5249s] (I)       Num PG vias on layer 3 : 0
[05/27 10:23:03   5249s] (I)       Num PG vias on layer 4 : 0
[05/27 10:23:03   5249s] (I)       Num PG vias on layer 5 : 0
[05/27 10:23:03   5249s] (I)       Num PG vias on layer 6 : 0
[05/27 10:23:03   5249s] [NR-eGR] Read 32960 PG shapes
[05/27 10:23:03   5249s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1881.40 MB )
[05/27 10:23:03   5249s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:23:03   5249s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:23:03   5249s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:23:03   5249s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:23:03   5249s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:23:03   5249s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:23:03   5249s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:23:03   5249s] (I)       readDataFromPlaceDB
[05/27 10:23:03   5249s] (I)       Read net information..
[05/27 10:23:03   5249s] [NR-eGR] Read numTotalNets=24548  numIgnoredNets=0
[05/27 10:23:03   5249s] (I)       Read testcase time = 0.010 seconds
[05/27 10:23:03   5249s] 
[05/27 10:23:03   5249s] (I)       early_global_route_priority property id does not exist.
[05/27 10:23:03   5249s] (I)       Start initializing grid graph
[05/27 10:23:03   5249s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:23:03   5249s] (I)       End initializing grid graph
[05/27 10:23:03   5249s] (I)       Model blockages into capacity
[05/27 10:23:03   5249s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:23:03   5249s] (I)       Started Modeling ( Curr Mem: 1886.84 MB )
[05/27 10:23:03   5249s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:23:03   5249s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:23:03   5249s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:23:03   5249s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:23:03   5249s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:23:03   5249s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1886.84 MB )
[05/27 10:23:03   5249s] (I)       -- layer congestion ratio --
[05/27 10:23:03   5249s] (I)       Layer 1 : 0.100000
[05/27 10:23:03   5249s] (I)       Layer 2 : 0.700000
[05/27 10:23:03   5249s] (I)       Layer 3 : 0.700000
[05/27 10:23:03   5249s] (I)       Layer 4 : 0.700000
[05/27 10:23:03   5249s] (I)       Layer 5 : 0.700000
[05/27 10:23:03   5249s] (I)       Layer 6 : 0.700000
[05/27 10:23:03   5249s] (I)       ----------------------------
[05/27 10:23:03   5249s] (I)       Number of ignored nets = 0
[05/27 10:23:03   5249s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:23:03   5249s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:23:03   5249s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:23:03   5249s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:23:03   5249s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:23:03   5249s] (I)       Before initializing Early Global Route syMemory usage = 1886.8 MB
[05/27 10:23:03   5249s] (I)       Ndr track 0 does not exist
[05/27 10:23:03   5249s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:23:03   5249s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:23:03   5249s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:23:03   5249s] (I)       Site width          :   620  (dbu)
[05/27 10:23:03   5249s] (I)       Row height          :  5040  (dbu)
[05/27 10:23:03   5249s] (I)       GCell width         :  5040  (dbu)
[05/27 10:23:03   5249s] (I)       GCell height        :  5040  (dbu)
[05/27 10:23:03   5249s] (I)       Grid                :   268   268     6
[05/27 10:23:03   5249s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:23:03   5249s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:23:03   5249s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:23:03   5249s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:23:03   5249s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:23:03   5249s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:23:03   5249s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:23:03   5249s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:23:03   5249s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:23:03   5249s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:23:03   5249s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:23:03   5249s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:23:03   5249s] (I)       --------------------------------------------------------
[05/27 10:23:03   5249s] 
[05/27 10:23:03   5249s] [NR-eGR] ============ Routing rule table ============
[05/27 10:23:03   5249s] [NR-eGR] Rule id: 0  Nets: 24518 
[05/27 10:23:03   5249s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:23:03   5249s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:23:03   5249s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:23:03   5249s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:23:03   5249s] [NR-eGR] ========================================
[05/27 10:23:03   5249s] [NR-eGR] 
[05/27 10:23:03   5249s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:23:03   5249s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:23:03   5249s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:23:03   5249s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:23:03   5249s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:23:03   5249s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:23:03   5249s] (I)       After initializing Early Global Route syMemory usage = 1889.7 MB
[05/27 10:23:03   5249s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Reset routing kernel
[05/27 10:23:03   5249s] (I)       Started Global Routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       ============= Initialization =============
[05/27 10:23:03   5249s] (I)       totalPins=86512  totalGlobalPin=81700 (94.44%)
[05/27 10:23:03   5249s] (I)       Started Net group 1 ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Build MST ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Generate topology with single threads
[05/27 10:23:03   5249s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:23:03   5249s] [NR-eGR] Layer group 1: route 24518 net(s) in layer range [2, 6]
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1a Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1a ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Pattern routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:23:03   5249s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Usage: 187309 = (96699 H, 90610 V) = (12.95% H, 12.11% V) = (4.874e+05um H, 4.567e+05um V)
[05/27 10:23:03   5249s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1b Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1b ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Monotonic routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Usage: 187309 = (96699 H, 90610 V) = (12.95% H, 12.11% V) = (4.874e+05um H, 4.567e+05um V)
[05/27 10:23:03   5249s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.440374e+05um
[05/27 10:23:03   5249s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1c Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1c ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Two level routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Level2 Grid: 54 x 54
[05/27 10:23:03   5249s] (I)       Started Two Level Routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Usage: 187309 = (96699 H, 90610 V) = (12.95% H, 12.11% V) = (4.874e+05um H, 4.567e+05um V)
[05/27 10:23:03   5249s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1d Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1d ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Detoured routing ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Usage: 187309 = (96699 H, 90610 V) = (12.95% H, 12.11% V) = (4.874e+05um H, 4.567e+05um V)
[05/27 10:23:03   5249s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1e Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1e ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Route legalization ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Usage: 187309 = (96699 H, 90610 V) = (12.95% H, 12.11% V) = (4.874e+05um H, 4.567e+05um V)
[05/27 10:23:03   5249s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.440374e+05um
[05/27 10:23:03   5249s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Started Layer assignment ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Running layer assignment with 1 threads
[05/27 10:23:03   5249s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] (I)       ============  Phase 1l Route ============
[05/27 10:23:03   5249s] (I)       Started Phase 1l ( Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       
[05/27 10:23:03   5249s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:23:03   5249s] [NR-eGR]                        OverCon            
[05/27 10:23:03   5249s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:23:03   5249s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:23:03   5249s] [NR-eGR] ----------------------------------------------
[05/27 10:23:03   5249s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:23:03   5249s] [NR-eGR]  metal2  (2)        14( 0.03%)   ( 0.03%) 
[05/27 10:23:03   5249s] [NR-eGR]  metal3  (3)         8( 0.02%)   ( 0.02%) 
[05/27 10:23:03   5249s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 10:23:03   5249s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:23:03   5249s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:23:03   5249s] [NR-eGR] ----------------------------------------------
[05/27 10:23:03   5249s] [NR-eGR] Total               22( 0.01%)   ( 0.01%) 
[05/27 10:23:03   5249s] [NR-eGR] 
[05/27 10:23:03   5249s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 1889.72 MB )
[05/27 10:23:03   5249s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:23:03   5249s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:23:03   5249s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:23:03   5249s] Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1889.7M
[05/27 10:23:03   5249s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.610, REAL:0.598, MEM:1889.7M
[05/27 10:23:03   5249s] OPERPROF: Starting HotSpotCal at level 1, MEM:1889.7M
[05/27 10:23:03   5249s] [hotspot] +------------+---------------+---------------+
[05/27 10:23:03   5249s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:23:03   5249s] [hotspot] +------------+---------------+---------------+
[05/27 10:23:03   5249s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:23:03   5249s] [hotspot] +------------+---------------+---------------+
[05/27 10:23:03   5249s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:23:03   5249s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:23:03   5249s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1889.7M
[05/27 10:23:03   5249s] 
[05/27 10:23:03   5249s] === incrementalPlace Internal Loop 1 ===
[05/27 10:23:03   5249s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 10:23:03   5249s] OPERPROF: Starting IPInitSPData at level 1, MEM:1889.7M
[05/27 10:23:03   5249s] #spOpts: minPadR=1.1 
[05/27 10:23:03   5249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1889.7M
[05/27 10:23:03   5249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.058, MEM:1889.7M
[05/27 10:23:03   5249s] OPERPROF:   Starting post-place ADS at level 2, MEM:1889.7M
[05/27 10:23:03   5250s] ADSU 0.911 -> 0.911. GS 40.320
[05/27 10:23:03   5250s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.065, MEM:1889.7M
[05/27 10:23:03   5250s] OPERPROF:   Starting spMPad at level 2, MEM:1889.7M
[05/27 10:23:03   5250s] OPERPROF:     Starting spContextMPad at level 3, MEM:1889.7M
[05/27 10:23:03   5250s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1889.7M
[05/27 10:23:03   5250s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1889.7M
[05/27 10:23:03   5250s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1889.7M
[05/27 10:23:03   5250s] no activity file in design. spp won't run.
[05/27 10:23:03   5250s] [spp] 0
[05/27 10:23:03   5250s] [adp] 0:1:1:3
[05/27 10:23:03   5250s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.009, MEM:1889.7M
[05/27 10:23:03   5250s] SP #FI/SF FL/PI 0/0 22827/0
[05/27 10:23:03   5250s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.195, MEM:1889.7M
[05/27 10:23:03   5250s] PP off. flexM 0
[05/27 10:23:03   5250s] OPERPROF: Starting CDPad at level 1, MEM:1889.7M
[05/27 10:23:03   5250s] 3DP is on.
[05/27 10:23:03   5250s] 3DP OF M2 0.002, M4 0.000. Diff 0
[05/27 10:23:03   5250s] design sh 0.089.
[05/27 10:23:03   5250s] design sh -0.000.
[05/27 10:23:03   5250s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/27 10:23:03   5250s] design sh 0.087.
[05/27 10:23:04   5250s] CDPadU 1.014 -> 0.919. R=0.911, N=22827, GS=5.040
[05/27 10:23:04   5250s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.281, MEM:1889.7M
[05/27 10:23:04   5250s] OPERPROF: Starting InitSKP at level 1, MEM:1889.7M
[05/27 10:23:04   5250s] no activity file in design. spp won't run.
[05/27 10:23:06   5252s] no activity file in design. spp won't run.
[05/27 10:23:09   5256s] *** Finished SKP initialization (cpu=0:00:05.7, real=0:00:05.0)***
[05/27 10:23:09   5256s] OPERPROF: Finished InitSKP at level 1, CPU:5.660, REAL:5.670, MEM:1915.1M
[05/27 10:23:09   5256s] NP #FI/FS/SF FL/PI: 0/303/0 22827/0
[05/27 10:23:09   5256s] no activity file in design. spp won't run.
[05/27 10:23:09   5256s] 
[05/27 10:23:09   5256s] AB Est...
[05/27 10:23:09   5256s] OPERPROF: Starting npPlace at level 1, MEM:1915.1M
[05/27 10:23:09   5256s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.109, MEM:1952.6M
[05/27 10:23:10   5256s] Iteration  4: Skipped, with CDP Off
[05/27 10:23:10   5256s] 
[05/27 10:23:10   5256s] AB Est...
[05/27 10:23:10   5256s] OPERPROF: Starting npPlace at level 1, MEM:1952.6M
[05/27 10:23:10   5256s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.095, MEM:1952.6M
[05/27 10:23:10   5256s] Iteration  5: Skipped, with CDP Off
[05/27 10:23:10   5256s] 
[05/27 10:23:10   5256s] AB Est...
[05/27 10:23:10   5256s] OPERPROF: Starting npPlace at level 1, MEM:1952.6M
[05/27 10:23:10   5256s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.101, MEM:1952.6M
[05/27 10:23:10   5256s] Iteration  6: Skipped, with CDP Off
[05/27 10:23:10   5256s] OPERPROF: Starting npPlace at level 1, MEM:1952.6M
[05/27 10:23:10   5256s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/27 10:23:10   5256s] No instances found in the vector
[05/27 10:23:10   5256s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1952.6M, DRC: 0)
[05/27 10:23:10   5256s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:23:21   5267s] Iteration  7: Total net bbox = 6.187e+05 (3.37e+05 2.82e+05)
[05/27 10:23:21   5267s]               Est.  stn bbox = 8.314e+05 (4.56e+05 3.75e+05)
[05/27 10:23:21   5267s]               cpu = 0:00:10.7 real = 0:00:11.0 mem = 2010.8M
[05/27 10:23:21   5267s] OPERPROF: Finished npPlace at level 1, CPU:10.770, REAL:10.910, MEM:2010.8M
[05/27 10:23:21   5267s] no activity file in design. spp won't run.
[05/27 10:23:21   5267s] NP #FI/FS/SF FL/PI: 0/303/0 22827/0
[05/27 10:23:21   5267s] no activity file in design. spp won't run.
[05/27 10:23:21   5267s] OPERPROF: Starting npPlace at level 1, MEM:2010.8M
[05/27 10:23:21   5267s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/27 10:23:21   5267s] No instances found in the vector
[05/27 10:23:21   5267s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2010.8M, DRC: 0)
[05/27 10:23:21   5267s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:23:42   5288s] Iteration  8: Total net bbox = 6.546e+05 (3.57e+05 2.97e+05)
[05/27 10:23:42   5288s]               Est.  stn bbox = 8.772e+05 (4.82e+05 3.95e+05)
[05/27 10:23:42   5288s]               cpu = 0:00:20.2 real = 0:00:21.0 mem = 2000.8M
[05/27 10:23:42   5288s] OPERPROF: Finished npPlace at level 1, CPU:20.310, REAL:20.521, MEM:2000.8M
[05/27 10:23:42   5288s] no activity file in design. spp won't run.
[05/27 10:23:42   5288s] NP #FI/FS/SF FL/PI: 0/303/0 22827/0
[05/27 10:23:42   5288s] no activity file in design. spp won't run.
[05/27 10:23:42   5288s] OPERPROF: Starting npPlace at level 1, MEM:2000.8M
[05/27 10:23:42   5288s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 10:23:42   5288s] No instances found in the vector
[05/27 10:23:42   5288s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2000.8M, DRC: 0)
[05/27 10:23:42   5288s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:24:17   5322s] Iteration  9: Total net bbox = 6.840e+05 (3.73e+05 3.11e+05)
[05/27 10:24:17   5322s]               Est.  stn bbox = 9.083e+05 (4.99e+05 4.10e+05)
[05/27 10:24:17   5322s]               cpu = 0:00:34.1 real = 0:00:35.0 mem = 2002.8M
[05/27 10:24:17   5322s] OPERPROF: Finished npPlace at level 1, CPU:34.170, REAL:34.571, MEM:2002.8M
[05/27 10:24:17   5322s] no activity file in design. spp won't run.
[05/27 10:24:17   5322s] NP #FI/FS/SF FL/PI: 0/303/0 22827/0
[05/27 10:24:17   5322s] no activity file in design. spp won't run.
[05/27 10:24:17   5323s] OPERPROF: Starting npPlace at level 1, MEM:2002.8M
[05/27 10:24:17   5323s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 10:24:17   5323s] No instances found in the vector
[05/27 10:24:17   5323s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2002.8M, DRC: 0)
[05/27 10:24:17   5323s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:24:17   5323s] Starting Early Global Route supply map. mem = 2002.8M
[05/27 10:24:17   5323s] Finished Early Global Route supply map. mem = 2018.5M
[05/27 10:25:22   5388s] Iteration 10: Total net bbox = 7.469e+05 (4.04e+05 3.42e+05)
[05/27 10:25:22   5388s]               Est.  stn bbox = 9.692e+05 (5.30e+05 4.40e+05)
[05/27 10:25:22   5388s]               cpu = 0:01:05 real = 0:01:05 mem = 2002.5M
[05/27 10:25:22   5388s] OPERPROF: Finished npPlace at level 1, CPU:65.080, REAL:65.194, MEM:2002.5M
[05/27 10:25:22   5388s] no activity file in design. spp won't run.
[05/27 10:25:22   5388s] NP #FI/FS/SF FL/PI: 0/303/0 22827/0
[05/27 10:25:22   5388s] no activity file in design. spp won't run.
[05/27 10:25:23   5388s] OPERPROF: Starting npPlace at level 1, MEM:2002.5M
[05/27 10:25:23   5388s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 10:25:23   5388s] No instances found in the vector
[05/27 10:25:23   5388s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2002.5M, DRC: 0)
[05/27 10:25:23   5388s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:25:39   5405s] Iteration 11: Total net bbox = 7.717e+05 (4.16e+05 3.56e+05)
[05/27 10:25:39   5405s]               Est.  stn bbox = 9.943e+05 (5.42e+05 4.53e+05)
[05/27 10:25:39   5405s]               cpu = 0:00:16.6 real = 0:00:16.0 mem = 2004.9M
[05/27 10:25:39   5405s] OPERPROF: Finished npPlace at level 1, CPU:16.640, REAL:16.714, MEM:2004.9M
[05/27 10:25:39   5405s] Move report: Timing Driven Placement moves 22827 insts, mean move: 19.97 um, max move: 378.34 um
[05/27 10:25:39   5405s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8200_0): (784.30, 452.04) --> (1017.05, 306.45)
[05/27 10:25:39   5405s] no activity file in design. spp won't run.
[05/27 10:25:39   5405s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.006, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.029, MEM:2004.9M
[05/27 10:25:39   5405s] 
[05/27 10:25:39   5405s] Finished Incremental Placement (cpu=0:02:35, real=0:02:36, mem=2004.9M)
[05/27 10:25:39   5405s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 10:25:39   5405s] Type 'man IMPSP-9025' for more detail.
[05/27 10:25:39   5405s] CongRepair sets shifter mode to gplace
[05/27 10:25:39   5405s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2004.9M
[05/27 10:25:39   5405s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:25:39   5405s] All LLGs are deleted
[05/27 10:25:39   5405s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2004.9M
[05/27 10:25:39   5405s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2004.9M
[05/27 10:25:39   5405s] Core basic site is core_5040
[05/27 10:25:39   5405s] Fast DP-INIT is on for default
[05/27 10:25:39   5405s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:25:39   5405s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.130, REAL:0.042, MEM:2005.6M
[05/27 10:25:39   5405s] OPERPROF:         Starting CMU at level 5, MEM:2005.6M
[05/27 10:25:39   5405s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:2005.6M
[05/27 10:25:39   5405s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.140, REAL:0.054, MEM:2005.6M
[05/27 10:25:39   5405s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2005.6MB).
[05/27 10:25:39   5405s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.180, REAL:0.088, MEM:2005.6M
[05/27 10:25:39   5405s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.180, REAL:0.088, MEM:2005.6M
[05/27 10:25:39   5405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.25
[05/27 10:25:39   5405s] OPERPROF:   Starting RefinePlace at level 2, MEM:2005.6M
[05/27 10:25:39   5405s] *** Starting refinePlace (1:30:05 mem=2005.6M) ***
[05/27 10:25:39   5405s] Total net bbox length = 8.045e+05 (4.458e+05 3.587e+05) (ext = 2.195e+04)
[05/27 10:25:40   5405s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:25:40   5405s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2005.6M
[05/27 10:25:40   5405s] Starting refinePlace ...
[05/27 10:25:40   5405s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:25:40   5405s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:25:40   5405s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2005.6MB) @(1:30:05 - 1:30:06).
[05/27 10:25:40   5405s] Move report: preRPlace moves 22827 insts, mean move: 1.50 um, max move: 8.62 um
[05/27 10:25:40   5405s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/U463): (608.19, 317.71) --> (606.36, 310.92)
[05/27 10:25:40   5405s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/27 10:25:40   5405s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:25:40   5405s] Placement tweakage begins.
[05/27 10:25:40   5406s] wire length = 1.019e+06
[05/27 10:25:42   5408s] wire length = 9.650e+05
[05/27 10:25:42   5408s] Placement tweakage ends.
[05/27 10:25:42   5408s] Move report: tweak moves 5126 insts, mean move: 5.09 um, max move: 47.74 um
[05/27 10:25:42   5408s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC524_n7376): (579.70, 925.80) --> (627.44, 925.80)
[05/27 10:25:42   5408s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=2005.6MB) @(1:30:06 - 1:30:08).
[05/27 10:25:42   5408s] 
[05/27 10:25:42   5408s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:25:43   5408s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:25:43   5408s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2005.6MB) @(1:30:08 - 1:30:09).
[05/27 10:25:43   5408s] Move report: Detail placement moves 22827 insts, mean move: 2.56 um, max move: 49.91 um
[05/27 10:25:43   5408s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC524_n7376): (579.50, 927.77) --> (627.44, 925.80)
[05/27 10:25:43   5408s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2005.6MB
[05/27 10:25:43   5408s] Statistics of distance of Instance movement in refine placement:
[05/27 10:25:43   5408s]   maximum (X+Y) =        49.91 um
[05/27 10:25:43   5408s]   inst (top_in/pricing0/mc_core0/FE_OFC524_n7376) with max move: (579.501, 927.774) -> (627.44, 925.8)
[05/27 10:25:43   5408s]   mean    (X+Y) =         2.56 um
[05/27 10:25:43   5408s] Summary Report:
[05/27 10:25:43   5408s] Instances move: 22827 (out of 22827 movable)
[05/27 10:25:43   5408s] Instances flipped: 0
[05/27 10:25:43   5408s] Mean displacement: 2.56 um
[05/27 10:25:43   5408s] Max displacement: 49.91 um (Instance: top_in/pricing0/mc_core0/FE_OFC524_n7376) (579.501, 927.774) -> (627.44, 925.8)
[05/27 10:25:43   5408s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: INV3
[05/27 10:25:43   5408s] Total instances moved : 22827
[05/27 10:25:43   5408s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.220, REAL:3.213, MEM:2005.6M
[05/27 10:25:43   5408s] Total net bbox length = 7.607e+05 (3.988e+05 3.619e+05) (ext = 2.194e+04)
[05/27 10:25:43   5408s] Runtime: CPU: 0:00:03.3 REAL: 0:00:04.0 MEM: 2005.6MB
[05/27 10:25:43   5408s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:04.0, mem=2005.6MB) @(1:30:05 - 1:30:09).
[05/27 10:25:43   5408s] *** Finished refinePlace (1:30:09 mem=2005.6M) ***
[05/27 10:25:43   5408s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.25
[05/27 10:25:43   5408s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.280, REAL:3.279, MEM:2005.6M
[05/27 10:25:43   5408s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.520, REAL:3.426, MEM:2005.6M
[05/27 10:25:43   5408s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2005.6M
[05/27 10:25:43   5408s] Starting Early Global Route congestion estimation: mem = 2005.6M
[05/27 10:25:43   5408s] (I)       Started Loading and Dumping File ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Reading DB...
[05/27 10:25:43   5408s] (I)       Read data from FE... (mem=2005.6M)
[05/27 10:25:43   5408s] (I)       Read nodes and places... (mem=2005.6M)
[05/27 10:25:43   5408s] (I)       Done Read nodes and places (cpu=0.020s, mem=2005.6M)
[05/27 10:25:43   5408s] (I)       Read nets... (mem=2005.6M)
[05/27 10:25:43   5408s] (I)       Done Read nets (cpu=0.090s, mem=2005.6M)
[05/27 10:25:43   5408s] (I)       Done Read data from FE (cpu=0.110s, mem=2005.6M)
[05/27 10:25:43   5408s] (I)       before initializing RouteDB syMemory usage = 2005.6 MB
[05/27 10:25:43   5408s] (I)       == Non-default Options ==
[05/27 10:25:43   5408s] (I)       Maximum routing layer                              : 6
[05/27 10:25:43   5408s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 10:25:43   5408s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:25:43   5408s] (I)       Use row-based GCell size
[05/27 10:25:43   5408s] (I)       GCell unit size  : 5040
[05/27 10:25:43   5408s] (I)       GCell multiplier : 1
[05/27 10:25:43   5408s] (I)       build grid graph
[05/27 10:25:43   5408s] (I)       build grid graph start
[05/27 10:25:43   5408s] [NR-eGR] Track table information for default rule: 
[05/27 10:25:43   5408s] [NR-eGR] metal1 has no routable track
[05/27 10:25:43   5408s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:25:43   5408s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:25:43   5408s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:25:43   5408s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:25:43   5408s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:25:43   5408s] (I)       build grid graph end
[05/27 10:25:43   5408s] (I)       ===========================================================================
[05/27 10:25:43   5408s] (I)       == Report All Rule Vias ==
[05/27 10:25:43   5408s] (I)       ===========================================================================
[05/27 10:25:43   5408s] (I)        Via Rule : (Default)
[05/27 10:25:43   5408s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:25:43   5408s] (I)       ---------------------------------------------------------------------------
[05/27 10:25:43   5408s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:25:43   5408s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:25:43   5408s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:25:43   5408s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:25:43   5408s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:25:43   5408s] (I)       ===========================================================================
[05/27 10:25:43   5408s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Num PG vias on layer 2 : 0
[05/27 10:25:43   5408s] (I)       Num PG vias on layer 3 : 0
[05/27 10:25:43   5408s] (I)       Num PG vias on layer 4 : 0
[05/27 10:25:43   5408s] (I)       Num PG vias on layer 5 : 0
[05/27 10:25:43   5408s] (I)       Num PG vias on layer 6 : 0
[05/27 10:25:43   5408s] [NR-eGR] Read 32960 PG shapes
[05/27 10:25:43   5408s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:25:43   5408s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:25:43   5408s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:25:43   5408s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:25:43   5408s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:25:43   5408s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:25:43   5408s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:25:43   5408s] (I)       readDataFromPlaceDB
[05/27 10:25:43   5408s] (I)       Read net information..
[05/27 10:25:43   5408s] [NR-eGR] Read numTotalNets=24548  numIgnoredNets=0
[05/27 10:25:43   5408s] (I)       Read testcase time = 0.010 seconds
[05/27 10:25:43   5408s] 
[05/27 10:25:43   5408s] (I)       early_global_route_priority property id does not exist.
[05/27 10:25:43   5408s] (I)       Start initializing grid graph
[05/27 10:25:43   5408s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:25:43   5408s] (I)       End initializing grid graph
[05/27 10:25:43   5408s] (I)       Model blockages into capacity
[05/27 10:25:43   5408s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:25:43   5408s] (I)       Started Modeling ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:25:43   5408s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:25:43   5408s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:25:43   5408s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:25:43   5408s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:25:43   5408s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       -- layer congestion ratio --
[05/27 10:25:43   5408s] (I)       Layer 1 : 0.100000
[05/27 10:25:43   5408s] (I)       Layer 2 : 0.700000
[05/27 10:25:43   5408s] (I)       Layer 3 : 0.700000
[05/27 10:25:43   5408s] (I)       Layer 4 : 0.700000
[05/27 10:25:43   5408s] (I)       Layer 5 : 0.700000
[05/27 10:25:43   5408s] (I)       Layer 6 : 0.700000
[05/27 10:25:43   5408s] (I)       ----------------------------
[05/27 10:25:43   5408s] (I)       Number of ignored nets = 0
[05/27 10:25:43   5408s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:25:43   5408s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:25:43   5408s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:25:43   5408s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:25:43   5408s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:25:43   5408s] (I)       Before initializing Early Global Route syMemory usage = 2005.6 MB
[05/27 10:25:43   5408s] (I)       Ndr track 0 does not exist
[05/27 10:25:43   5408s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:25:43   5408s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:25:43   5408s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:25:43   5408s] (I)       Site width          :   620  (dbu)
[05/27 10:25:43   5408s] (I)       Row height          :  5040  (dbu)
[05/27 10:25:43   5408s] (I)       GCell width         :  5040  (dbu)
[05/27 10:25:43   5408s] (I)       GCell height        :  5040  (dbu)
[05/27 10:25:43   5408s] (I)       Grid                :   268   268     6
[05/27 10:25:43   5408s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:25:43   5408s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:25:43   5408s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:25:43   5408s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:25:43   5408s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:25:43   5408s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:25:43   5408s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:25:43   5408s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:25:43   5408s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:25:43   5408s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:25:43   5408s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:25:43   5408s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:25:43   5408s] (I)       --------------------------------------------------------
[05/27 10:25:43   5408s] 
[05/27 10:25:43   5408s] [NR-eGR] ============ Routing rule table ============
[05/27 10:25:43   5408s] [NR-eGR] Rule id: 0  Nets: 24518 
[05/27 10:25:43   5408s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:25:43   5408s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:25:43   5408s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:25:43   5408s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:25:43   5408s] [NR-eGR] ========================================
[05/27 10:25:43   5408s] [NR-eGR] 
[05/27 10:25:43   5408s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:25:43   5408s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:25:43   5408s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:25:43   5408s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:25:43   5408s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:25:43   5408s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:25:43   5408s] (I)       After initializing Early Global Route syMemory usage = 2005.6 MB
[05/27 10:25:43   5408s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Reset routing kernel
[05/27 10:25:43   5408s] (I)       Started Global Routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       ============= Initialization =============
[05/27 10:25:43   5408s] (I)       totalPins=86512  totalGlobalPin=81946 (94.72%)
[05/27 10:25:43   5408s] (I)       Started Net group 1 ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Started Build MST ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5408s] (I)       Generate topology with single threads
[05/27 10:25:43   5409s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:25:43   5409s] [NR-eGR] Layer group 1: route 24518 net(s) in layer range [2, 6]
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1a Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1a ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Pattern routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:25:43   5409s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Usage: 184795 = (95235 H, 89560 V) = (12.75% H, 11.97% V) = (4.800e+05um H, 4.514e+05um V)
[05/27 10:25:43   5409s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1b Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1b ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Monotonic routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Usage: 184795 = (95235 H, 89560 V) = (12.75% H, 11.97% V) = (4.800e+05um H, 4.514e+05um V)
[05/27 10:25:43   5409s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.313668e+05um
[05/27 10:25:43   5409s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1c Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1c ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Two level routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Level2 Grid: 54 x 54
[05/27 10:25:43   5409s] (I)       Started Two Level Routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Usage: 184795 = (95235 H, 89560 V) = (12.75% H, 11.97% V) = (4.800e+05um H, 4.514e+05um V)
[05/27 10:25:43   5409s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1d Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1d ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Detoured routing ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Usage: 184795 = (95235 H, 89560 V) = (12.75% H, 11.97% V) = (4.800e+05um H, 4.514e+05um V)
[05/27 10:25:43   5409s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1e Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1e ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Route legalization ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Usage: 184795 = (95235 H, 89560 V) = (12.75% H, 11.97% V) = (4.800e+05um H, 4.514e+05um V)
[05/27 10:25:43   5409s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.313668e+05um
[05/27 10:25:43   5409s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Layer assignment ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Running layer assignment with 1 threads
[05/27 10:25:43   5409s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] (I)       ============  Phase 1l Route ============
[05/27 10:25:43   5409s] (I)       Started Phase 1l ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       
[05/27 10:25:43   5409s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:25:43   5409s] [NR-eGR]                        OverCon            
[05/27 10:25:43   5409s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:25:43   5409s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:25:43   5409s] [NR-eGR] ----------------------------------------------
[05/27 10:25:43   5409s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:25:43   5409s] [NR-eGR]  metal2  (2)        13( 0.03%)   ( 0.03%) 
[05/27 10:25:43   5409s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[05/27 10:25:43   5409s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 10:25:43   5409s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:25:43   5409s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:25:43   5409s] [NR-eGR] ----------------------------------------------
[05/27 10:25:43   5409s] [NR-eGR] Total               15( 0.01%)   ( 0.01%) 
[05/27 10:25:43   5409s] [NR-eGR] 
[05/27 10:25:43   5409s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:25:43   5409s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:25:43   5409s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:25:43   5409s] Early Global Route congestion estimation runtime: 0.58 seconds, mem = 2005.6M
[05/27 10:25:43   5409s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.590, MEM:2005.6M
[05/27 10:25:43   5409s] OPERPROF: Starting HotSpotCal at level 1, MEM:2005.6M
[05/27 10:25:43   5409s] [hotspot] +------------+---------------+---------------+
[05/27 10:25:43   5409s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:25:43   5409s] [hotspot] +------------+---------------+---------------+
[05/27 10:25:43   5409s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:25:43   5409s] [hotspot] +------------+---------------+---------------+
[05/27 10:25:43   5409s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:25:43   5409s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:25:43   5409s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.013, MEM:2005.6M
[05/27 10:25:43   5409s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2005.6M
[05/27 10:25:43   5409s] Starting Early Global Route wiring: mem = 2005.6M
[05/27 10:25:43   5409s] (I)       ============= track Assignment ============
[05/27 10:25:43   5409s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Started Track Assignment ( Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 10:25:43   5409s] (I)       Running track assignment with 1 threads
[05/27 10:25:43   5409s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:43   5409s] (I)       Run Multi-thread track assignment
[05/27 10:25:44   5409s] (I)       Finished Track Assignment ( CPU: 0.44 sec, Real: 0.43 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:44   5409s] [NR-eGR] Started Export DB wires ( Curr Mem: 2005.62 MB )
[05/27 10:25:44   5409s] [NR-eGR] Started Export all nets ( Curr Mem: 2005.62 MB )
[05/27 10:25:44   5410s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:44   5410s] [NR-eGR] Started Set wire vias ( Curr Mem: 2005.62 MB )
[05/27 10:25:44   5410s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:44   5410s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2005.62 MB )
[05/27 10:25:44   5410s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:25:44   5410s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 86512
[05/27 10:25:44   5410s] [NR-eGR] metal2  (2V) length: 3.424254e+05um, number of vias: 119647
[05/27 10:25:44   5410s] [NR-eGR] metal3  (3H) length: 4.283749e+05um, number of vias: 9481
[05/27 10:25:44   5410s] [NR-eGR] metal4  (4V) length: 1.376318e+05um, number of vias: 1796
[05/27 10:25:44   5410s] [NR-eGR] metal5  (5H) length: 6.333261e+04um, number of vias: 38
[05/27 10:25:44   5410s] [NR-eGR] metal6  (6V) length: 1.467200e+03um, number of vias: 0
[05/27 10:25:44   5410s] [NR-eGR] Total length: 9.732319e+05um, number of vias: 217474
[05/27 10:25:44   5410s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:25:44   5410s] [NR-eGR] Total eGR-routed clock nets wire length: 3.531739e+04um 
[05/27 10:25:44   5410s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:25:44   5410s] Early Global Route wiring runtime: 0.77 seconds, mem = 1971.6M
[05/27 10:25:44   5410s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.770, REAL:0.772, MEM:1971.6M
[05/27 10:25:44   5410s] 0 delay mode for cte disabled.
[05/27 10:25:44   5410s] SKP cleared!
[05/27 10:25:44   5410s] 
[05/27 10:25:44   5410s] *** Finished incrementalPlace (cpu=0:02:42, real=0:02:42)***
[05/27 10:25:44   5410s] All LLGs are deleted
[05/27 10:25:44   5410s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1971.6M
[05/27 10:25:44   5410s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:1971.6M
[05/27 10:25:44   5410s] Start to check current routing status for nets...
[05/27 10:25:44   5410s] All nets are already routed correctly.
[05/27 10:25:44   5410s] End to check current routing status for nets (mem=1971.6M)
[05/27 10:25:44   5410s] Extraction called for design 'CHIP' of instances=23130 and nets=28946 using extraction engine 'preRoute' .
[05/27 10:25:44   5410s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:25:44   5410s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:25:44   5410s] PreRoute RC Extraction called for design CHIP.
[05/27 10:25:44   5410s] RC Extraction called in multi-corner(2) mode.
[05/27 10:25:44   5410s] RCMode: PreRoute
[05/27 10:25:44   5410s]       RC Corner Indexes            0       1   
[05/27 10:25:44   5410s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:25:44   5410s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:25:44   5410s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:25:44   5410s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:25:44   5410s] Shrink Factor                : 1.00000
[05/27 10:25:44   5410s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:25:44   5410s] Using capacitance table file ...
[05/27 10:25:44   5410s] LayerId::1 widthSet size::4
[05/27 10:25:44   5410s] LayerId::2 widthSet size::4
[05/27 10:25:44   5410s] LayerId::3 widthSet size::4
[05/27 10:25:44   5410s] LayerId::4 widthSet size::4
[05/27 10:25:44   5410s] LayerId::5 widthSet size::4
[05/27 10:25:44   5410s] LayerId::6 widthSet size::2
[05/27 10:25:44   5410s] Updating RC grid for preRoute extraction ...
[05/27 10:25:44   5410s] Initializing multi-corner capacitance tables ... 
[05/27 10:25:44   5410s] Initializing multi-corner resistance tables ...
[05/27 10:25:45   5410s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:25:45   5410s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247350 ; uaWl: 1.000000 ; uaWlH: 0.207999 ; aWlH: 0.000000 ; Pmax: 0.834300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:25:45   5410s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1971.625M)
[05/27 10:25:46   5411s] Compute RC Scale Done ...
[05/27 10:25:46   5411s] **optDesign ... cpu = 0:04:44, real = 0:04:45, mem = 1452.4M, totSessionCpu=1:30:12 **
[05/27 10:25:46   5411s] #################################################################################
[05/27 10:25:46   5411s] # Design Stage: PreRoute
[05/27 10:25:46   5411s] # Design Name: CHIP
[05/27 10:25:46   5411s] # Design Mode: 90nm
[05/27 10:25:46   5411s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:25:46   5411s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:25:46   5411s] # Signoff Settings: SI Off 
[05/27 10:25:46   5411s] #################################################################################
[05/27 10:25:48   5413s] Calculate delays in BcWc mode...
[05/27 10:25:48   5413s] Topological Sorting (REAL = 0:00:00.0, MEM = 1892.2M, InitMEM = 1888.7M)
[05/27 10:25:48   5413s] Start delay calculation (fullDC) (1 T). (MEM=1892.16)
[05/27 10:25:48   5413s] End AAE Lib Interpolated Model. (MEM=1908.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:25:56   5422s] Total number of fetched objects 24664
[05/27 10:25:57   5422s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/27 10:25:57   5422s] End delay calculation. (MEM=1924.61 CPU=0:00:07.3 REAL=0:00:08.0)
[05/27 10:25:57   5422s] End delay calculation (fullDC). (MEM=1924.61 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 10:25:57   5422s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 1924.6M) ***
[05/27 10:25:59   5425s] *** Timing NOT met, worst failing slack is -0.601
[05/27 10:25:59   5425s] *** Check timing (0:00:00.0)
[05/27 10:25:59   5425s] Deleting Lib Analyzer.
[05/27 10:25:59   5425s] Begin: GigaOpt Optimization in WNS mode
[05/27 10:25:59   5425s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/27 10:25:59   5425s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:25:59   5425s] Info: 30 io nets excluded
[05/27 10:26:00   5425s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:26:00   5425s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:30:25.5/1:54:21.6 (0.8), mem = 1940.6M
[05/27 10:26:00   5425s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.20
[05/27 10:26:00   5425s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:26:00   5425s] ### Creating PhyDesignMc. totSessionCpu=1:30:26 mem=1940.6M
[05/27 10:26:00   5425s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:26:00   5425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1940.6M
[05/27 10:26:00   5425s] #spOpts: minPadR=1.1 
[05/27 10:26:00   5425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.6M
[05/27 10:26:00   5425s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1940.6M
[05/27 10:26:00   5425s] Core basic site is core_5040
[05/27 10:26:00   5425s] Fast DP-INIT is on for default
[05/27 10:26:00   5425s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:26:00   5425s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.047, MEM:1956.6M
[05/27 10:26:00   5425s] OPERPROF:     Starting CMU at level 3, MEM:1956.6M
[05/27 10:26:00   5425s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1956.6M
[05/27 10:26:00   5425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.058, MEM:1956.6M
[05/27 10:26:00   5425s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1956.6MB).
[05/27 10:26:00   5425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.095, MEM:1956.6M
[05/27 10:26:00   5425s] TotalInstCnt at PhyDesignMc Initialization: 22,827
[05/27 10:26:00   5425s] ### Creating PhyDesignMc, finished. totSessionCpu=1:30:26 mem=1956.6M
[05/27 10:26:00   5425s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:26:00   5425s] 
[05/27 10:26:00   5425s] Creating Lib Analyzer ...
[05/27 10:26:00   5425s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:26:00   5426s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:26:00   5426s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:26:00   5426s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:26:00   5426s] 
[05/27 10:26:00   5426s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:26:03   5429s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:30:30 mem=1956.6M
[05/27 10:26:03   5429s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:30:30 mem=1956.6M
[05/27 10:26:03   5429s] Creating Lib Analyzer, finished. 
[05/27 10:26:03   5429s] 
[05/27 10:26:03   5429s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 10:26:03   5429s] ### Creating LA Mngr. totSessionCpu=1:30:30 mem=1956.6M
[05/27 10:26:03   5429s] ### Creating LA Mngr, finished. totSessionCpu=1:30:30 mem=1956.6M
[05/27 10:26:12   5438s] *info: 30 io nets excluded
[05/27 10:26:12   5438s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:26:12   5438s] *info: 2 clock nets excluded
[05/27 10:26:12   5438s] *info: 2 special nets excluded.
[05/27 10:26:12   5438s] *info: 4326 no-driver nets excluded.
[05/27 10:26:15   5440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.5
[05/27 10:26:17   5442s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 10:26:18   5444s] ** GigaOpt Optimizer WNS Slack -0.601 TNS Slack -9.232 Density 77.44
[05/27 10:26:18   5444s] Optimizer WNS Pass 0
[05/27 10:26:18   5444s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.601 TNS -9.232; HEPG WNS -0.601 TNS -9.232; all paths WNS -0.601 TNS -9.232
[05/27 10:26:18   5444s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1975.7M
[05/27 10:26:18   5444s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1975.7M
[05/27 10:26:18   5444s] Active Path Group: reg2reg  
[05/27 10:26:18   5444s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:26:18   5444s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:26:18   5444s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:26:18   5444s] |  -0.601|   -0.601|  -9.232|   -9.232|    77.44%|   0:00:00.0| 1975.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:26:47   5473s] |  -0.591|   -0.591|  -9.193|   -9.193|    77.54%|   0:00:29.0| 1975.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:27:01   5486s] |  -0.574|   -0.574|  -8.969|   -8.969|    77.60%|   0:00:14.0| 1975.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:27:08   5493s] |  -0.557|   -0.557|  -8.711|   -8.711|    77.61%|   0:00:07.0| 1994.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:27:32   5518s] |  -0.556|   -0.556|  -8.668|   -8.668|    77.63%|   0:00:24.0| 1994.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:27:59   5545s] |  -0.553|   -0.553|  -8.656|   -8.656|    77.65%|   0:00:27.0| 1975.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:28:15   5560s] |  -0.548|   -0.548|  -8.584|   -8.584|    77.67%|   0:00:16.0| 1975.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:28:29   5575s] |  -0.543|   -0.543|  -8.486|   -8.486|    77.70%|   0:00:14.0| 1975.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[21]/D    |
[05/27 10:29:49   5655s] |  -0.545|   -0.545|  -8.487|   -8.487|    77.95%|   0:01:20.0| 1994.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:29:50   5656s] |  -0.545|   -0.545|  -8.487|   -8.487|    77.95%|   0:00:01.0| 1994.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:29:50   5656s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:29:50   5656s] 
[05/27 10:29:50   5656s] *** Finish Core Optimize Step (cpu=0:03:32 real=0:03:32 mem=1994.8M) ***
[05/27 10:29:50   5656s] 
[05/27 10:29:50   5656s] *** Finished Optimize Step Cumulative (cpu=0:03:32 real=0:03:32 mem=1994.8M) ***
[05/27 10:29:50   5656s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.545 TNS -8.487; HEPG WNS -0.545 TNS -8.487; all paths WNS -0.545 TNS -8.487
[05/27 10:29:50   5656s] ** GigaOpt Optimizer WNS Slack -0.545 TNS Slack -8.487 Density 77.95
[05/27 10:29:50   5656s] Placement Snapshot: Density distribution:
[05/27 10:29:50   5656s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:29:50   5656s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:29:50   5656s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:29:50   5656s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:29:50   5656s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:29:50   5656s] [0.30 - 0.35]: 52 (16.05%)
[05/27 10:29:50   5656s] [0.25 - 0.30]: 148 (45.68%)
[05/27 10:29:50   5656s] [0.20 - 0.25]: 93 (28.70%)
[05/27 10:29:50   5656s] [0.15 - 0.20]: 12 (3.70%)
[05/27 10:29:50   5656s] [0.10 - 0.15]: 3 (0.93%)
[05/27 10:29:50   5656s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:29:50   5656s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:29:50   5656s] Begin: Area Reclaim Optimization
[05/27 10:29:50   5656s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:16.1/1:58:11.8 (0.8), mem = 1994.8M
[05/27 10:29:51   5657s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1994.8M
[05/27 10:29:51   5657s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1994.8M
[05/27 10:29:51   5657s] Reclaim Optimization WNS Slack -0.545  TNS Slack -8.487 Density 77.95
[05/27 10:29:51   5657s] +----------+---------+--------+--------+------------+--------+
[05/27 10:29:51   5657s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:29:51   5657s] +----------+---------+--------+--------+------------+--------+
[05/27 10:29:51   5657s] |    77.95%|        -|  -0.545|  -8.487|   0:00:00.0| 1994.8M|
[05/27 10:29:51   5657s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:29:54   5660s] |    77.92%|       13|  -0.545|  -8.487|   0:00:03.0| 1994.8M|
[05/27 10:30:02   5667s] |    77.74%|      262|  -0.536|  -8.380|   0:00:08.0| 1994.8M|
[05/27 10:30:02   5668s] |    77.74%|        0|  -0.536|  -8.380|   0:00:00.0| 1994.8M|
[05/27 10:30:02   5668s] +----------+---------+--------+--------+------------+--------+
[05/27 10:30:02   5668s] Reclaim Optimization End WNS Slack -0.536  TNS Slack -8.380 Density 77.74
[05/27 10:30:02   5668s] 
[05/27 10:30:02   5668s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 5 Resize = 171 **
[05/27 10:30:02   5668s] --------------------------------------------------------------
[05/27 10:30:02   5668s] |                                   | Total     | Sequential |
[05/27 10:30:02   5668s] --------------------------------------------------------------
[05/27 10:30:02   5668s] | Num insts resized                 |     171  |       1    |
[05/27 10:30:02   5668s] | Num insts undone                  |      91  |       0    |
[05/27 10:30:02   5668s] | Num insts Downsized               |     171  |       1    |
[05/27 10:30:02   5668s] | Num insts Samesized               |       0  |       0    |
[05/27 10:30:02   5668s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:30:02   5668s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 10:30:02   5668s] --------------------------------------------------------------
[05/27 10:30:02   5668s] Bottom Preferred Layer:
[05/27 10:30:02   5668s]     None
[05/27 10:30:02   5668s] Via Pillar Rule:
[05/27 10:30:02   5668s]     None
[05/27 10:30:02   5668s] End: Core Area Reclaim Optimization (cpu = 0:00:12.0) (real = 0:00:12.0) **
[05/27 10:30:02   5668s] *** AreaOpt [finish] : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 1:34:28.1/1:58:23.8 (0.8), mem = 1994.8M
[05/27 10:30:02   5668s] 
[05/27 10:30:02   5668s] =============================================================================================
[05/27 10:30:02   5668s]  Step TAT Report for AreaOpt #19
[05/27 10:30:02   5668s] =============================================================================================
[05/27 10:30:02   5668s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:30:02   5668s] ---------------------------------------------------------------------------------------------
[05/27 10:30:02   5668s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:30:02   5668s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:30:02   5668s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.5 % )     0:00:10.1 /  0:00:10.1    1.0
[05/27 10:30:02   5668s] [ OptGetWeight           ]    345   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[05/27 10:30:02   5668s] [ OptEval                ]    345   0:00:04.5  (  37.2 % )     0:00:04.5 /  0:00:04.5    1.0
[05/27 10:30:02   5668s] [ OptCommit              ]    345   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:30:02   5668s] [ IncrTimingUpdate       ]    120   0:00:02.9  (  24.6 % )     0:00:02.9 /  0:00:03.0    1.0
[05/27 10:30:02   5668s] [ PostCommitDelayCalc    ]    388   0:00:02.3  (  19.0 % )     0:00:02.3 /  0:00:02.3    1.0
[05/27 10:30:02   5668s] [ MISC                   ]          0:00:01.6  (  13.3 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 10:30:02   5668s] ---------------------------------------------------------------------------------------------
[05/27 10:30:02   5668s]  AreaOpt #19 TOTAL                  0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:12.0    1.0
[05/27 10:30:02   5668s] ---------------------------------------------------------------------------------------------
[05/27 10:30:02   5668s] 
[05/27 10:30:02   5668s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1969.85M, totSessionCpu=1:34:28).
[05/27 10:30:02   5668s] Placement Snapshot: Density distribution:
[05/27 10:30:02   5668s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:30:02   5668s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:30:02   5668s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:30:02   5668s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:30:02   5668s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:30:02   5668s] [0.30 - 0.35]: 55 (16.98%)
[05/27 10:30:02   5668s] [0.25 - 0.30]: 148 (45.68%)
[05/27 10:30:02   5668s] [0.20 - 0.25]: 95 (29.32%)
[05/27 10:30:02   5668s] [0.15 - 0.20]: 8 (2.47%)
[05/27 10:30:02   5668s] [0.10 - 0.15]: 2 (0.62%)
[05/27 10:30:02   5668s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:30:02   5668s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:30:02   5668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.17
[05/27 10:30:02   5668s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:       Starting CMU at level 4, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.036, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.069, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.070, MEM:1969.8M
[05/27 10:30:02   5668s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.26
[05/27 10:30:02   5668s] OPERPROF: Starting RefinePlace at level 1, MEM:1969.8M
[05/27 10:30:02   5668s] *** Starting refinePlace (1:34:28 mem=1969.8M) ***
[05/27 10:30:02   5668s] Total net bbox length = 7.645e+05 (4.012e+05 3.634e+05) (ext = 2.194e+04)
[05/27 10:30:02   5668s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:30:02   5668s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1969.8M
[05/27 10:30:02   5668s] default core: bins with density > 0.750 = 75.15 % ( 257 / 342 )
[05/27 10:30:02   5668s] Density distribution unevenness ratio = 2.326%
[05/27 10:30:02   5668s] RPlace IncrNP Skipped
[05/27 10:30:02   5668s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1969.8MB) @(1:34:28 - 1:34:28).
[05/27 10:30:02   5668s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1969.8M
[05/27 10:30:02   5668s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1969.8M
[05/27 10:30:02   5668s] Starting refinePlace ...
[05/27 10:30:02   5668s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:30:02   5668s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:30:02   5668s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1973.0MB) @(1:34:28 - 1:34:29).
[05/27 10:30:02   5668s] Move report: preRPlace moves 1412 insts, mean move: 1.86 um, max move: 16.82 um
[05/27 10:30:02   5668s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8702_0): (934.34, 426.84) --> (922.56, 421.80)
[05/27 10:30:02   5668s] 	Length: 24 sites, height: 1 rows, site name: core_5040, cell type: OAI12HT
[05/27 10:30:02   5668s] Move report: Detail placement moves 1412 insts, mean move: 1.86 um, max move: 16.82 um
[05/27 10:30:02   5668s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8702_0): (934.34, 426.84) --> (922.56, 421.80)
[05/27 10:30:02   5668s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1973.0MB
[05/27 10:30:02   5668s] Statistics of distance of Instance movement in refine placement:
[05/27 10:30:02   5668s]   maximum (X+Y) =        16.82 um
[05/27 10:30:02   5668s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8702_0) with max move: (934.34, 426.84) -> (922.56, 421.8)
[05/27 10:30:02   5668s]   mean    (X+Y) =         1.86 um
[05/27 10:30:02   5668s] Summary Report:
[05/27 10:30:02   5668s] Instances move: 1412 (out of 22878 movable)
[05/27 10:30:02   5668s] Instances flipped: 0
[05/27 10:30:02   5668s] Mean displacement: 1.86 um
[05/27 10:30:02   5668s] Max displacement: 16.82 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8702_0) (934.34, 426.84) -> (922.56, 421.8)
[05/27 10:30:02   5668s] 	Length: 24 sites, height: 1 rows, site name: core_5040, cell type: OAI12HT
[05/27 10:30:02   5668s] Total instances moved : 1412
[05/27 10:30:02   5668s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.436, MEM:1973.0M
[05/27 10:30:02   5668s] Total net bbox length = 7.657e+05 (4.020e+05 3.637e+05) (ext = 2.194e+04)
[05/27 10:30:02   5668s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1973.0MB
[05/27 10:30:02   5668s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1973.0MB) @(1:34:28 - 1:34:29).
[05/27 10:30:02   5668s] *** Finished refinePlace (1:34:29 mem=1973.0M) ***
[05/27 10:30:02   5668s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.26
[05/27 10:30:02   5668s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.516, MEM:1973.0M
[05/27 10:30:03   5668s] *** maximum move = 16.82 um ***
[05/27 10:30:03   5668s] *** Finished re-routing un-routed nets (1973.0M) ***
[05/27 10:30:03   5669s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF:     Starting CMU at level 3, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1973.0M
[05/27 10:30:03   5669s] 
[05/27 10:30:03   5669s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1973.0M) ***
[05/27 10:30:03   5669s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.17
[05/27 10:30:03   5669s] ** GigaOpt Optimizer WNS Slack -0.536 TNS Slack -8.380 Density 77.74
[05/27 10:30:03   5669s] Optimizer WNS Pass 1
[05/27 10:30:03   5669s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.536 TNS -8.380; HEPG WNS -0.536 TNS -8.380; all paths WNS -0.536 TNS -8.380
[05/27 10:30:03   5669s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1973.0M
[05/27 10:30:03   5669s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1973.0M
[05/27 10:30:04   5669s] Active Path Group: reg2reg  
[05/27 10:30:04   5670s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:30:04   5670s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:30:04   5670s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:30:04   5670s] |  -0.536|   -0.536|  -8.380|   -8.380|    77.74%|   0:00:00.0| 1973.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:31:20   5746s] |  -0.513|   -0.513|  -7.951|   -7.951|    77.78%|   0:01:16.0| 1992.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:32:34   5820s] |  -0.512|   -0.512|  -7.936|   -7.936|    77.94%|   0:01:14.0| 1989.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:32:49   5835s] |  -0.512|   -0.512|  -7.938|   -7.938|    78.05%|   0:00:15.0| 1989.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:32:49   5835s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:32:49   5835s] 
[05/27 10:32:49   5835s] *** Finish Core Optimize Step (cpu=0:02:46 real=0:02:45 mem=1989.1M) ***
[05/27 10:32:49   5835s] 
[05/27 10:32:49   5835s] *** Finished Optimize Step Cumulative (cpu=0:02:46 real=0:02:45 mem=1989.1M) ***
[05/27 10:32:49   5835s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.512 TNS -7.938; HEPG WNS -0.512 TNS -7.938; all paths WNS -0.512 TNS -7.938
[05/27 10:32:49   5835s] ** GigaOpt Optimizer WNS Slack -0.512 TNS Slack -7.938 Density 78.05
[05/27 10:32:49   5835s] Placement Snapshot: Density distribution:
[05/27 10:32:49   5835s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:32:49   5835s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:32:49   5835s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:32:49   5835s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:32:49   5835s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:32:49   5835s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:32:49   5835s] [0.30 - 0.35]: 55 (16.98%)
[05/27 10:32:49   5835s] [0.25 - 0.30]: 139 (42.90%)
[05/27 10:32:49   5835s] [0.20 - 0.25]: 98 (30.25%)
[05/27 10:32:49   5835s] [0.15 - 0.20]: 13 (4.01%)
[05/27 10:32:49   5835s] [0.10 - 0.15]: 2 (0.62%)
[05/27 10:32:49   5835s] [0.05 - 0.10]: 1 (0.31%)
[05/27 10:32:49   5835s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:32:49   5835s] Begin: Area Reclaim Optimization
[05/27 10:32:49   5835s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:37:16.0/2:01:11.5 (0.8), mem = 1989.1M
[05/27 10:32:51   5837s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1989.1M
[05/27 10:32:51   5837s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1989.1M
[05/27 10:32:51   5837s] Reclaim Optimization WNS Slack -0.512  TNS Slack -7.938 Density 78.05
[05/27 10:32:51   5837s] +----------+---------+--------+--------+------------+--------+
[05/27 10:32:51   5837s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:32:51   5837s] +----------+---------+--------+--------+------------+--------+
[05/27 10:32:51   5837s] |    78.05%|        -|  -0.512|  -7.938|   0:00:00.0| 1989.1M|
[05/27 10:32:51   5837s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:32:54   5840s] |    78.02%|       11|  -0.512|  -7.938|   0:00:03.0| 1989.1M|
[05/27 10:32:58   5844s] |    77.96%|      150|  -0.509|  -7.948|   0:00:04.0| 1989.1M|
[05/27 10:32:58   5844s] |    77.96%|        0|  -0.509|  -7.948|   0:00:00.0| 1989.1M|
[05/27 10:32:58   5844s] +----------+---------+--------+--------+------------+--------+
[05/27 10:32:58   5844s] Reclaim Optimization End WNS Slack -0.509  TNS Slack -7.948 Density 77.96
[05/27 10:32:58   5844s] 
[05/27 10:32:58   5844s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 7 Resize = 89 **
[05/27 10:32:58   5844s] --------------------------------------------------------------
[05/27 10:32:58   5844s] |                                   | Total     | Sequential |
[05/27 10:32:58   5844s] --------------------------------------------------------------
[05/27 10:32:58   5844s] | Num insts resized                 |      89  |       0    |
[05/27 10:32:58   5844s] | Num insts undone                  |      61  |       0    |
[05/27 10:32:58   5844s] | Num insts Downsized               |      89  |       0    |
[05/27 10:32:58   5844s] | Num insts Samesized               |       0  |       0    |
[05/27 10:32:58   5844s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:32:58   5844s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 10:32:58   5844s] --------------------------------------------------------------
[05/27 10:32:58   5844s] Bottom Preferred Layer:
[05/27 10:32:58   5844s]     None
[05/27 10:32:58   5844s] Via Pillar Rule:
[05/27 10:32:58   5844s]     None
[05/27 10:32:58   5844s] End: Core Area Reclaim Optimization (cpu = 0:00:08.4) (real = 0:00:09.0) **
[05/27 10:32:58   5844s] *** AreaOpt [finish] : cpu/real = 0:00:08.4/0:00:08.5 (1.0), totSession cpu/real = 1:37:24.4/2:01:20.0 (0.8), mem = 1989.1M
[05/27 10:32:58   5844s] 
[05/27 10:32:58   5844s] =============================================================================================
[05/27 10:32:58   5844s]  Step TAT Report for AreaOpt #20
[05/27 10:32:58   5844s] =============================================================================================
[05/27 10:32:58   5844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:32:58   5844s] ---------------------------------------------------------------------------------------------
[05/27 10:32:58   5844s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:32:58   5844s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:32:58   5844s] [ OptSingleIteration     ]      3   0:00:00.3  (   3.0 % )     0:00:06.6 /  0:00:06.6    1.0
[05/27 10:32:58   5844s] [ OptGetWeight           ]    307   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.7
[05/27 10:32:58   5844s] [ OptEval                ]    307   0:00:03.8  (  44.9 % )     0:00:03.8 /  0:00:03.7    1.0
[05/27 10:32:58   5844s] [ OptCommit              ]    307   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.7
[05/27 10:32:58   5844s] [ IncrTimingUpdate       ]     99   0:00:01.4  (  16.5 % )     0:00:01.4 /  0:00:01.4    1.0
[05/27 10:32:58   5844s] [ PostCommitDelayCalc    ]    342   0:00:01.1  (  12.6 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 10:32:58   5844s] [ MISC                   ]          0:00:01.6  (  19.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 10:32:58   5844s] ---------------------------------------------------------------------------------------------
[05/27 10:32:58   5844s]  AreaOpt #20 TOTAL                  0:00:08.5  ( 100.0 % )     0:00:08.5 /  0:00:08.4    1.0
[05/27 10:32:58   5844s] ---------------------------------------------------------------------------------------------
[05/27 10:32:58   5844s] 
[05/27 10:32:58   5844s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1970.07M, totSessionCpu=1:37:24).
[05/27 10:32:58   5844s] Placement Snapshot: Density distribution:
[05/27 10:32:58   5844s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:32:58   5844s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:32:58   5844s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:32:58   5844s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:32:58   5844s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:32:58   5844s] [0.30 - 0.35]: 55 (16.98%)
[05/27 10:32:58   5844s] [0.25 - 0.30]: 139 (42.90%)
[05/27 10:32:58   5844s] [0.20 - 0.25]: 102 (31.48%)
[05/27 10:32:58   5844s] [0.15 - 0.20]: 9 (2.78%)
[05/27 10:32:58   5844s] [0.10 - 0.15]: 3 (0.93%)
[05/27 10:32:58   5844s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:32:58   5844s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:32:58   5844s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.18
[05/27 10:32:58   5844s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:       Starting CMU at level 4, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:1970.1M
[05/27 10:32:58   5844s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.27
[05/27 10:32:58   5844s] OPERPROF: Starting RefinePlace at level 1, MEM:1970.1M
[05/27 10:32:58   5844s] *** Starting refinePlace (1:37:25 mem=1970.1M) ***
[05/27 10:32:58   5844s] Total net bbox length = 7.678e+05 (4.033e+05 3.645e+05) (ext = 2.194e+04)
[05/27 10:32:58   5844s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:32:58   5844s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1970.1M
[05/27 10:32:58   5844s] default core: bins with density > 0.750 = 74.85 % ( 256 / 342 )
[05/27 10:32:58   5844s] Density distribution unevenness ratio = 2.434%
[05/27 10:32:58   5844s] RPlace IncrNP Skipped
[05/27 10:32:58   5844s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1970.1MB) @(1:37:25 - 1:37:25).
[05/27 10:32:58   5844s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:1970.1M
[05/27 10:32:58   5844s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1970.1M
[05/27 10:32:58   5844s] Starting refinePlace ...
[05/27 10:32:58   5844s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:32:58   5844s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:32:59   5845s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1973.2MB) @(1:37:25 - 1:37:25).
[05/27 10:32:59   5845s] Move report: preRPlace moves 994 insts, mean move: 1.69 um, max move: 10.62 um
[05/27 10:32:59   5845s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8838_0): (497.86, 346.20) --> (503.44, 341.16)
[05/27 10:32:59   5845s] 	Length: 14 sites, height: 1 rows, site name: core_5040, cell type: XOR2H
[05/27 10:32:59   5845s] Move report: Detail placement moves 994 insts, mean move: 1.69 um, max move: 10.62 um
[05/27 10:32:59   5845s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8838_0): (497.86, 346.20) --> (503.44, 341.16)
[05/27 10:32:59   5845s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1973.2MB
[05/27 10:32:59   5845s] Statistics of distance of Instance movement in refine placement:
[05/27 10:32:59   5845s]   maximum (X+Y) =        10.62 um
[05/27 10:32:59   5845s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8838_0) with max move: (497.86, 346.2) -> (503.44, 341.16)
[05/27 10:32:59   5845s]   mean    (X+Y) =         1.69 um
[05/27 10:32:59   5845s] Summary Report:
[05/27 10:32:59   5845s] Instances move: 994 (out of 22915 movable)
[05/27 10:32:59   5845s] Instances flipped: 0
[05/27 10:32:59   5845s] Mean displacement: 1.69 um
[05/27 10:32:59   5845s] Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8838_0) (497.86, 346.2) -> (503.44, 341.16)
[05/27 10:32:59   5845s] 	Length: 14 sites, height: 1 rows, site name: core_5040, cell type: XOR2H
[05/27 10:32:59   5845s] Total instances moved : 994
[05/27 10:32:59   5845s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.438, MEM:1973.2M
[05/27 10:32:59   5845s] Total net bbox length = 7.685e+05 (4.038e+05 3.647e+05) (ext = 2.194e+04)
[05/27 10:32:59   5845s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1973.2MB
[05/27 10:32:59   5845s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1973.2MB) @(1:37:25 - 1:37:25).
[05/27 10:32:59   5845s] *** Finished refinePlace (1:37:25 mem=1973.2M) ***
[05/27 10:32:59   5845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.27
[05/27 10:32:59   5845s] OPERPROF: Finished RefinePlace at level 1, CPU:0.540, REAL:0.518, MEM:1973.2M
[05/27 10:32:59   5845s] *** maximum move = 10.62 um ***
[05/27 10:32:59   5845s] *** Finished re-routing un-routed nets (1973.2M) ***
[05/27 10:32:59   5845s] OPERPROF: Starting DPlace-Init at level 1, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF:     Starting CMU at level 3, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1973.2M
[05/27 10:32:59   5845s] 
[05/27 10:32:59   5845s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1973.2M) ***
[05/27 10:32:59   5845s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.18
[05/27 10:32:59   5845s] ** GigaOpt Optimizer WNS Slack -0.509 TNS Slack -7.948 Density 77.96
[05/27 10:32:59   5845s] Optimizer WNS Pass 2
[05/27 10:32:59   5845s] OptDebug: Start of Optimizer WNS Pass 2: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.509 TNS -7.948; HEPG WNS -0.509 TNS -7.948; all paths WNS -0.509 TNS -7.948
[05/27 10:32:59   5845s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1973.2M
[05/27 10:32:59   5845s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1973.2M
[05/27 10:33:00   5846s] Active Path Group: reg2reg  
[05/27 10:33:00   5846s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:33:00   5846s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:33:00   5846s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:33:00   5846s] |  -0.509|   -0.509|  -7.948|   -7.948|    77.96%|   0:00:00.0| 1973.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:35:26   5992s] Starting generalSmallTnsOpt
[05/27 10:35:27   5993s] |  -0.500|   -0.500|  -7.912|   -7.912|    78.15%|   0:02:27.0| 1978.4M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/x0_r_reg[1]/Q        |
[05/27 10:35:27   5993s] Ending generalSmallTnsOpt End
[05/27 10:35:27   5993s] Analyzing useful skew in preCTS mode ...
[05/27 10:35:27   5993s] The view delay ratios are: (av_func_mode_max 1) (av_scan_mode_max 1) (av_func_mode_min 0.412845) (av_scan_mode_min 0.412845)
[05/27 10:35:27   5993s] Restoring previous 'useful skew' info from scheduling_file.cts.31784 ...
[05/27 10:35:27   5993s] skewClock is  advancing: -147.2ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 10:35:27   5993s] skewClock is  advancing: -69.5ps, top_in/pricing0/mc_core0/count_r_reg[2]/CK
[05/27 10:35:27   5993s] skewClock is  advancing: -64.6ps, top_in/pricing0/mc_core0/count_r_reg[0]/CK
[05/27 10:35:27   5993s] skewClock is  advancing: -63.8ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[11]/CK
[05/27 10:35:27   5993s] skewClock is  advancing: -45.4ps, top_in/pricing0/mc_core0/path_r_reg[5]/CK
[05/27 10:35:27   5993s] skewClock is  advancing: -30.1ps, top_in/pricing0/mc_core0/xtx0/out2_r_reg[12]/CK
[05/27 10:35:27   5994s] Finish useful skew analysis
[05/27 10:35:28   5994s] |  -0.500|   -0.500|  -7.845|   -7.845|    78.15%|   0:00:01.0| 1983.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:35:39   6005s] |  -0.502|   -0.502|  -7.871|   -7.871|    78.23%|   0:00:11.0| 1983.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:35:39   6005s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:35:39   6005s] 
[05/27 10:35:39   6005s] *** Finish Core Optimize Step (cpu=0:02:39 real=0:02:39 mem=1983.4M) ***
[05/27 10:35:39   6005s] 
[05/27 10:35:39   6005s] *** Finished Optimize Step Cumulative (cpu=0:02:39 real=0:02:39 mem=1983.4M) ***
[05/27 10:35:39   6005s] OptDebug: End of Optimizer WNS Pass 2: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.502 TNS -7.871; HEPG WNS -0.502 TNS -7.871; all paths WNS -0.502 TNS -7.871
[05/27 10:35:39   6005s] ** GigaOpt Optimizer WNS Slack -0.502 TNS Slack -7.871 Density 78.23
[05/27 10:35:39   6005s] Placement Snapshot: Density distribution:
[05/27 10:35:39   6005s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:35:39   6005s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:35:39   6005s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:35:39   6005s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:35:39   6005s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:35:39   6005s] [0.30 - 0.35]: 54 (16.67%)
[05/27 10:35:39   6005s] [0.25 - 0.30]: 136 (41.98%)
[05/27 10:35:39   6005s] [0.20 - 0.25]: 96 (29.63%)
[05/27 10:35:39   6005s] [0.15 - 0.20]: 16 (4.94%)
[05/27 10:35:39   6005s] [0.10 - 0.15]: 6 (1.85%)
[05/27 10:35:39   6005s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:35:39   6005s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:35:39   6005s] Begin: Area Reclaim Optimization
[05/27 10:35:39   6005s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:05.6/2:04:01.1 (0.8), mem = 1983.4M
[05/27 10:35:40   6006s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1983.4M
[05/27 10:35:40   6006s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1983.4M
[05/27 10:35:41   6007s] Reclaim Optimization WNS Slack -0.502  TNS Slack -7.871 Density 78.23
[05/27 10:35:41   6007s] +----------+---------+--------+--------+------------+--------+
[05/27 10:35:41   6007s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:35:41   6007s] +----------+---------+--------+--------+------------+--------+
[05/27 10:35:41   6007s] |    78.23%|        -|  -0.502|  -7.871|   0:00:00.0| 1983.4M|
[05/27 10:35:41   6007s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:35:43   6009s] |    78.22%|        6|  -0.502|  -7.871|   0:00:02.0| 1983.4M|
[05/27 10:35:51   6017s] |    78.12%|      241|  -0.495|  -7.842|   0:00:08.0| 1983.4M|
[05/27 10:35:51   6017s] |    78.12%|        0|  -0.495|  -7.842|   0:00:00.0| 1983.4M|
[05/27 10:35:51   6017s] +----------+---------+--------+--------+------------+--------+
[05/27 10:35:51   6017s] Reclaim Optimization End WNS Slack -0.495  TNS Slack -7.842 Density 78.12
[05/27 10:35:51   6017s] 
[05/27 10:35:51   6017s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 5 Resize = 120 **
[05/27 10:35:51   6017s] --------------------------------------------------------------
[05/27 10:35:51   6017s] |                                   | Total     | Sequential |
[05/27 10:35:51   6017s] --------------------------------------------------------------
[05/27 10:35:51   6017s] | Num insts resized                 |     120  |       0    |
[05/27 10:35:51   6017s] | Num insts undone                  |     121  |       0    |
[05/27 10:35:51   6017s] | Num insts Downsized               |     120  |       0    |
[05/27 10:35:51   6017s] | Num insts Samesized               |       0  |       0    |
[05/27 10:35:51   6017s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:35:51   6017s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 10:35:51   6017s] --------------------------------------------------------------
[05/27 10:35:51   6017s] Bottom Preferred Layer:
[05/27 10:35:51   6017s]     None
[05/27 10:35:51   6017s] Via Pillar Rule:
[05/27 10:35:51   6017s]     None
[05/27 10:35:51   6017s] End: Core Area Reclaim Optimization (cpu = 0:00:12.3) (real = 0:00:12.0) **
[05/27 10:35:51   6017s] *** AreaOpt [finish] : cpu/real = 0:00:12.3/0:00:12.4 (1.0), totSession cpu/real = 1:40:18.0/2:04:13.5 (0.8), mem = 1983.4M
[05/27 10:35:51   6017s] 
[05/27 10:35:51   6017s] =============================================================================================
[05/27 10:35:51   6017s]  Step TAT Report for AreaOpt #21
[05/27 10:35:51   6017s] =============================================================================================
[05/27 10:35:51   6017s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:35:51   6017s] ---------------------------------------------------------------------------------------------
[05/27 10:35:51   6017s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:35:51   6017s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:35:51   6017s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.1 % )     0:00:10.5 /  0:00:10.5    1.0
[05/27 10:35:51   6017s] [ OptGetWeight           ]    293   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 10:35:51   6017s] [ OptEval                ]    293   0:00:04.9  (  39.8 % )     0:00:04.9 /  0:00:04.8    1.0
[05/27 10:35:51   6017s] [ OptCommit              ]    293   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.3
[05/27 10:35:51   6017s] [ IncrTimingUpdate       ]    107   0:00:03.0  (  24.5 % )     0:00:03.0 /  0:00:03.1    1.0
[05/27 10:35:51   6017s] [ PostCommitDelayCalc    ]    337   0:00:02.2  (  17.4 % )     0:00:02.2 /  0:00:02.1    1.0
[05/27 10:35:51   6017s] [ MISC                   ]          0:00:01.6  (  13.2 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 10:35:51   6017s] ---------------------------------------------------------------------------------------------
[05/27 10:35:51   6017s]  AreaOpt #21 TOTAL                  0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.3    1.0
[05/27 10:35:51   6017s] ---------------------------------------------------------------------------------------------
[05/27 10:35:51   6017s] 
[05/27 10:35:51   6017s] End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1978.38M, totSessionCpu=1:40:18).
[05/27 10:35:51   6017s] Placement Snapshot: Density distribution:
[05/27 10:35:51   6017s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.65 - 0.70]: 1 (0.31%)
[05/27 10:35:51   6017s] [0.60 - 0.65]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:35:51   6017s] [0.50 - 0.55]: 2 (0.62%)
[05/27 10:35:51   6017s] [0.45 - 0.50]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.40 - 0.45]: 3 (0.93%)
[05/27 10:35:51   6017s] [0.35 - 0.40]: 9 (2.78%)
[05/27 10:35:51   6017s] [0.30 - 0.35]: 54 (16.67%)
[05/27 10:35:51   6017s] [0.25 - 0.30]: 137 (42.28%)
[05/27 10:35:51   6017s] [0.20 - 0.25]: 97 (29.94%)
[05/27 10:35:51   6017s] [0.15 - 0.20]: 16 (4.94%)
[05/27 10:35:51   6017s] [0.10 - 0.15]: 4 (1.23%)
[05/27 10:35:51   6017s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:35:51   6017s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:35:51   6017s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.19
[05/27 10:35:52   6018s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:       Starting CMU at level 4, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.071, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.071, MEM:1978.4M
[05/27 10:35:52   6018s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.28
[05/27 10:35:52   6018s] OPERPROF: Starting RefinePlace at level 1, MEM:1978.4M
[05/27 10:35:52   6018s] *** Starting refinePlace (1:40:18 mem=1978.4M) ***
[05/27 10:35:52   6018s] Total net bbox length = 7.708e+05 (4.052e+05 3.656e+05) (ext = 2.194e+04)
[05/27 10:35:52   6018s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:35:52   6018s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1978.4M
[05/27 10:35:52   6018s] default core: bins with density > 0.750 = 75.15 % ( 257 / 342 )
[05/27 10:35:52   6018s] Density distribution unevenness ratio = 2.516%
[05/27 10:35:52   6018s] RPlace IncrNP Skipped
[05/27 10:35:52   6018s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1978.4MB) @(1:40:18 - 1:40:18).
[05/27 10:35:52   6018s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:1978.4M
[05/27 10:35:52   6018s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1978.4M
[05/27 10:35:52   6018s] Starting refinePlace ...
[05/27 10:35:52   6018s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:35:52   6018s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:35:52   6018s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1983.1MB) @(1:40:18 - 1:40:19).
[05/27 10:35:52   6018s] Move report: preRPlace moves 1287 insts, mean move: 1.88 um, max move: 12.48 um
[05/27 10:35:52   6018s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8958_0): (499.10, 315.96) --> (491.66, 321.00)
[05/27 10:35:52   6018s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 10:35:52   6018s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:35:52   6018s] 
[05/27 10:35:52   6018s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:35:53   6019s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:35:53   6019s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1983.1MB) @(1:40:19 - 1:40:19).
[05/27 10:35:53   6019s] Move report: Detail placement moves 1287 insts, mean move: 1.88 um, max move: 12.48 um
[05/27 10:35:53   6019s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8958_0): (499.10, 315.96) --> (491.66, 321.00)
[05/27 10:35:53   6019s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1983.1MB
[05/27 10:35:53   6019s] Statistics of distance of Instance movement in refine placement:
[05/27 10:35:53   6019s]   maximum (X+Y) =        12.48 um
[05/27 10:35:53   6019s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8958_0) with max move: (499.1, 315.96) -> (491.66, 321)
[05/27 10:35:53   6019s]   mean    (X+Y) =         1.88 um
[05/27 10:35:53   6019s] Total instances flipped for legalization: 88
[05/27 10:35:53   6019s] Summary Report:
[05/27 10:35:53   6019s] Instances move: 1287 (out of 22947 movable)
[05/27 10:35:53   6019s] Instances flipped: 88
[05/27 10:35:53   6019s] Mean displacement: 1.88 um
[05/27 10:35:53   6019s] Max displacement: 12.48 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_8958_0) (499.1, 315.96) -> (491.66, 321)
[05/27 10:35:53   6019s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 10:35:53   6019s] Total instances moved : 1287
[05/27 10:35:53   6019s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.000, REAL:1.002, MEM:1983.1M
[05/27 10:35:53   6019s] Total net bbox length = 7.718e+05 (4.059e+05 3.659e+05) (ext = 2.194e+04)
[05/27 10:35:53   6019s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1983.1MB
[05/27 10:35:53   6019s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1983.1MB) @(1:40:18 - 1:40:19).
[05/27 10:35:53   6019s] *** Finished refinePlace (1:40:19 mem=1983.1M) ***
[05/27 10:35:53   6019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.28
[05/27 10:35:53   6019s] OPERPROF: Finished RefinePlace at level 1, CPU:1.070, REAL:1.082, MEM:1983.1M
[05/27 10:35:53   6019s] *** maximum move = 12.48 um ***
[05/27 10:35:53   6019s] *** Finished re-routing un-routed nets (1983.1M) ***
[05/27 10:35:53   6019s] OPERPROF: Starting DPlace-Init at level 1, MEM:1983.1M
[05/27 10:35:53   6019s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1983.1M
[05/27 10:35:53   6019s] OPERPROF:     Starting CMU at level 3, MEM:1983.1M
[05/27 10:35:53   6019s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1983.1M
[05/27 10:35:53   6019s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1983.1M
[05/27 10:35:53   6019s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1983.1M
[05/27 10:35:53   6019s] 
[05/27 10:35:53   6019s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1983.1M) ***
[05/27 10:35:53   6019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.19
[05/27 10:35:53   6019s] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -7.842 Density 78.12
[05/27 10:35:53   6019s] Bottom Preferred Layer:
[05/27 10:35:53   6019s]     None
[05/27 10:35:53   6019s] Via Pillar Rule:
[05/27 10:35:53   6019s]     None
[05/27 10:35:53   6019s] 
[05/27 10:35:53   6019s] *** Finish pre-CTS Setup Fixing (cpu=0:09:39 real=0:09:38 mem=1983.1M) ***
[05/27 10:35:53   6019s] 
[05/27 10:35:53   6019s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.5
[05/27 10:35:54   6020s] TotalInstCnt at PhyDesignMc Destruction: 22,947
[05/27 10:35:54   6020s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.20
[05/27 10:35:54   6020s] *** SetupOpt [finish] : cpu/real = 0:09:54.5/0:09:54.0 (1.0), totSession cpu/real = 1:40:20.0/2:04:15.6 (0.8), mem = 1964.0M
[05/27 10:35:54   6020s] 
[05/27 10:35:54   6020s] =============================================================================================
[05/27 10:35:54   6020s]  Step TAT Report for WnsOpt #3
[05/27 10:35:54   6020s] =============================================================================================
[05/27 10:35:54   6020s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:35:54   6020s] ---------------------------------------------------------------------------------------------
[05/27 10:35:54   6020s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:35:54   6020s] [ AreaOpt                ]      3   0:00:04.8  (   0.8 % )     0:00:32.9 /  0:00:32.7    1.0
[05/27 10:35:54   6020s] [ RefinePlace            ]      3   0:00:04.0  (   0.7 % )     0:00:04.1 /  0:00:04.1    1.0
[05/27 10:35:54   6020s] [ SlackTraversorInit     ]      7   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:02.6    1.0
[05/27 10:35:54   6020s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   0.6 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:35:54   6020s] [ PowerInterfaceInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:35:54   6020s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.5
[05/27 10:35:54   6020s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:35:54   6020s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:35:54   6020s] [ TransformInit          ]      1   0:00:11.4  (   1.9 % )     0:00:11.4 /  0:00:11.4    1.0
[05/27 10:35:54   6020s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 10:35:54   6020s] [ OptSingleIteration     ]     72   0:00:01.1  (   0.2 % )     0:09:22.6 /  0:09:23.0    1.0
[05/27 10:35:54   6020s] [ OptGetWeight           ]   1008   0:00:02.5  (   0.4 % )     0:00:02.5 /  0:00:02.6    1.0
[05/27 10:35:54   6020s] [ OptEval                ]   1008   0:08:44.9  (  88.4 % )     0:08:44.9 /  0:08:45.3    1.0
[05/27 10:35:54   6020s] [ OptCommit              ]   1008   0:00:01.5  (   0.2 % )     0:00:01.5 /  0:00:01.4    1.0
[05/27 10:35:54   6020s] [ IncrTimingUpdate       ]    393   0:00:13.5  (   2.3 % )     0:00:13.5 /  0:00:13.5    1.0
[05/27 10:35:54   6020s] [ PostCommitDelayCalc    ]   1133   0:00:11.2  (   1.9 % )     0:00:11.2 /  0:00:11.1    1.0
[05/27 10:35:54   6020s] [ SetupOptGetWorkingSet  ]    170   0:00:04.5  (   0.8 % )     0:00:04.5 /  0:00:04.5    1.0
[05/27 10:35:54   6020s] [ SetupOptGetActiveNode  ]    170   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 10:35:54   6020s] [ SetupOptSlackGraph     ]     63   0:00:03.5  (   0.6 % )     0:00:03.5 /  0:00:03.5    1.0
[05/27 10:35:54   6020s] [ MISC                   ]          0:00:04.3  (   0.7 % )     0:00:04.3 /  0:00:04.4    1.0
[05/27 10:35:54   6020s] ---------------------------------------------------------------------------------------------
[05/27 10:35:54   6020s]  WnsOpt #3 TOTAL                    0:09:54.0  ( 100.0 % )     0:09:54.0 /  0:09:54.5    1.0
[05/27 10:35:54   6020s] ---------------------------------------------------------------------------------------------
[05/27 10:35:54   6020s] 
[05/27 10:35:54   6020s] End: GigaOpt Optimization in WNS mode
[05/27 10:35:54   6020s] **Info: Dumped 6 clock latencies for ever disabled views: av_func_mode_max
[05/27 10:35:55   6021s] *** Timing NOT met, worst failing slack is -0.495
[05/27 10:35:55   6021s] *** Check timing (0:00:01.2)
[05/27 10:35:55   6021s] Deleting Lib Analyzer.
[05/27 10:35:55   6021s] Begin: GigaOpt Optimization in TNS mode
[05/27 10:35:56   6022s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/27 10:35:56   6022s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:35:56   6022s] Info: 30 io nets excluded
[05/27 10:35:56   6022s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:35:56   6022s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:40:22.7/2:04:18.2 (0.8), mem = 1918.0M
[05/27 10:35:56   6022s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.21
[05/27 10:35:56   6022s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:35:56   6022s] ### Creating PhyDesignMc. totSessionCpu=1:40:23 mem=1918.0M
[05/27 10:35:56   6022s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:35:56   6022s] OPERPROF: Starting DPlace-Init at level 1, MEM:1918.0M
[05/27 10:35:56   6022s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:35:56   6022s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.0M
[05/27 10:35:56   6022s] OPERPROF:     Starting CMU at level 3, MEM:1918.0M
[05/27 10:35:56   6022s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1918.0M
[05/27 10:35:56   6022s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1918.0M
[05/27 10:35:56   6022s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1918.0MB).
[05/27 10:35:56   6022s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1918.0M
[05/27 10:35:56   6022s] TotalInstCnt at PhyDesignMc Initialization: 22,947
[05/27 10:35:56   6022s] ### Creating PhyDesignMc, finished. totSessionCpu=1:40:23 mem=1918.0M
[05/27 10:35:56   6022s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:35:56   6022s] 
[05/27 10:35:56   6022s] Creating Lib Analyzer ...
[05/27 10:35:56   6022s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:35:57   6023s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:35:57   6023s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:35:57   6023s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:35:57   6023s] 
[05/27 10:35:57   6023s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:35:59   6025s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:40:26 mem=1920.0M
[05/27 10:35:59   6025s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:40:26 mem=1920.0M
[05/27 10:35:59   6025s] Creating Lib Analyzer, finished. 
[05/27 10:35:59   6025s] 
[05/27 10:35:59   6025s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 10:35:59   6025s] ### Creating LA Mngr. totSessionCpu=1:40:26 mem=1920.0M
[05/27 10:35:59   6025s] ### Creating LA Mngr, finished. totSessionCpu=1:40:26 mem=1920.0M
[05/27 10:36:07   6033s] *info: 30 io nets excluded
[05/27 10:36:07   6034s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:36:07   6034s] *info: 2 clock nets excluded
[05/27 10:36:07   6034s] *info: 2 special nets excluded.
[05/27 10:36:07   6034s] *info: 4326 no-driver nets excluded.
[05/27 10:36:10   6036s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.6
[05/27 10:36:10   6036s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 10:36:10   6036s] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -7.842 Density 78.12
[05/27 10:36:10   6036s] Optimizer TNS Opt
[05/27 10:36:10   6036s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.495 TNS -7.842; HEPG WNS -0.495 TNS -7.842; all paths WNS -0.495 TNS -7.842
[05/27 10:36:10   6036s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1939.1M
[05/27 10:36:10   6036s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1939.1M
[05/27 10:36:11   6037s] Active Path Group: reg2reg  
[05/27 10:36:11   6037s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:36:11   6037s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:36:11   6037s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:36:11   6037s] |  -0.495|   -0.495|  -7.842|   -7.842|    78.12%|   0:00:00.0| 1939.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:36:50   6076s] |  -0.494|   -0.494|  -7.599|   -7.599|    78.18%|   0:00:39.0| 2072.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:36:50   6076s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:36:50   6076s] 
[05/27 10:36:50   6076s] *** Finish Core Optimize Step (cpu=0:00:39.1 real=0:00:39.0 mem=2072.7M) ***
[05/27 10:36:50   6076s] 
[05/27 10:36:50   6076s] *** Finished Optimize Step Cumulative (cpu=0:00:39.2 real=0:00:39.0 mem=2072.7M) ***
[05/27 10:36:50   6076s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.214 TNS 0.000; reg2reg* WNS -0.494 TNS -7.599; HEPG WNS -0.494 TNS -7.599; all paths WNS -0.494 TNS -7.599
[05/27 10:36:50   6076s] ** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -7.599 Density 78.18
[05/27 10:36:50   6076s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.20
[05/27 10:36:50   6076s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:       Starting CMU at level 4, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.040, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.075, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.075, MEM:2072.7M
[05/27 10:36:50   6076s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.29
[05/27 10:36:50   6076s] OPERPROF: Starting RefinePlace at level 1, MEM:2072.7M
[05/27 10:36:50   6076s] *** Starting refinePlace (1:41:17 mem=2072.7M) ***
[05/27 10:36:50   6076s] Total net bbox length = 7.721e+05 (4.062e+05 3.659e+05) (ext = 2.194e+04)
[05/27 10:36:50   6076s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:36:50   6076s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2072.7M
[05/27 10:36:50   6076s] default core: bins with density > 0.750 = 75.73 % ( 259 / 342 )
[05/27 10:36:50   6076s] Density distribution unevenness ratio = 2.522%
[05/27 10:36:50   6076s] RPlace IncrNP Skipped
[05/27 10:36:50   6076s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2072.7MB) @(1:41:17 - 1:41:17).
[05/27 10:36:50   6076s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2072.7M
[05/27 10:36:50   6076s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2072.7M
[05/27 10:36:50   6076s] Starting refinePlace ...
[05/27 10:36:50   6076s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:36:50   6076s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:36:50   6077s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2072.7MB) @(1:41:17 - 1:41:17).
[05/27 10:36:50   6077s] Move report: preRPlace moves 171 insts, mean move: 1.40 um, max move: 6.90 um
[05/27 10:36:50   6077s] 	Max move on inst (top_in/pricing0/mc_core0/U988): (775.62, 981.24) --> (777.48, 986.28)
[05/27 10:36:50   6077s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/27 10:36:51   6077s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:36:51   6077s] 
[05/27 10:36:51   6077s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:36:51   6077s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:36:51   6077s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2072.7MB) @(1:41:17 - 1:41:18).
[05/27 10:36:51   6077s] Move report: Detail placement moves 171 insts, mean move: 1.40 um, max move: 6.90 um
[05/27 10:36:51   6077s] 	Max move on inst (top_in/pricing0/mc_core0/U988): (775.62, 981.24) --> (777.48, 986.28)
[05/27 10:36:51   6077s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2072.7MB
[05/27 10:36:51   6077s] Statistics of distance of Instance movement in refine placement:
[05/27 10:36:51   6077s]   maximum (X+Y) =         6.90 um
[05/27 10:36:51   6077s]   inst (top_in/pricing0/mc_core0/U988) with max move: (775.62, 981.24) -> (777.48, 986.28)
[05/27 10:36:51   6077s]   mean    (X+Y) =         1.40 um
[05/27 10:36:51   6077s] Summary Report:
[05/27 10:36:51   6077s] Instances move: 171 (out of 22963 movable)
[05/27 10:36:51   6077s] Instances flipped: 0
[05/27 10:36:51   6077s] Mean displacement: 1.40 um
[05/27 10:36:51   6077s] Max displacement: 6.90 um (Instance: top_in/pricing0/mc_core0/U988) (775.62, 981.24) -> (777.48, 986.28)
[05/27 10:36:51   6077s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/27 10:36:51   6077s] Total instances moved : 171
[05/27 10:36:51   6077s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.005, MEM:2072.7M
[05/27 10:36:51   6077s] Total net bbox length = 7.722e+05 (4.062e+05 3.660e+05) (ext = 2.194e+04)
[05/27 10:36:51   6077s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2072.7MB
[05/27 10:36:51   6077s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2072.7MB) @(1:41:17 - 1:41:18).
[05/27 10:36:51   6077s] *** Finished refinePlace (1:41:18 mem=2072.7M) ***
[05/27 10:36:51   6077s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.29
[05/27 10:36:51   6077s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.086, MEM:2072.7M
[05/27 10:36:51   6077s] *** maximum move = 6.90 um ***
[05/27 10:36:51   6077s] *** Finished re-routing un-routed nets (2072.7M) ***
[05/27 10:36:51   6077s] OPERPROF: Starting DPlace-Init at level 1, MEM:2072.7M
[05/27 10:36:51   6077s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.7M
[05/27 10:36:51   6077s] OPERPROF:     Starting CMU at level 3, MEM:2072.7M
[05/27 10:36:51   6077s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2072.7M
[05/27 10:36:51   6077s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:2072.7M
[05/27 10:36:51   6077s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2072.7M
[05/27 10:36:52   6078s] 
[05/27 10:36:52   6078s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2072.7M) ***
[05/27 10:36:52   6078s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.20
[05/27 10:36:52   6078s] ** GigaOpt Optimizer WNS Slack -0.494 TNS Slack -7.599 Density 78.18
[05/27 10:36:52   6078s] Bottom Preferred Layer:
[05/27 10:36:52   6078s]     None
[05/27 10:36:52   6078s] Via Pillar Rule:
[05/27 10:36:52   6078s]     None
[05/27 10:36:52   6078s] 
[05/27 10:36:52   6078s] *** Finish pre-CTS Setup Fixing (cpu=0:00:41.9 real=0:00:42.0 mem=2072.7M) ***
[05/27 10:36:52   6078s] 
[05/27 10:36:52   6078s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.6
[05/27 10:36:52   6078s] TotalInstCnt at PhyDesignMc Destruction: 22,963
[05/27 10:36:52   6078s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.21
[05/27 10:36:52   6078s] *** SetupOpt [finish] : cpu/real = 0:00:55.8/0:00:55.7 (1.0), totSession cpu/real = 1:41:18.5/2:05:14.0 (0.8), mem = 2053.6M
[05/27 10:36:52   6078s] 
[05/27 10:36:52   6078s] =============================================================================================
[05/27 10:36:52   6078s]  Step TAT Report for TnsOpt #3
[05/27 10:36:52   6078s] =============================================================================================
[05/27 10:36:52   6078s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:36:52   6078s] ---------------------------------------------------------------------------------------------
[05/27 10:36:52   6078s] [ RefinePlace            ]      1   0:00:01.7  (   3.1 % )     0:00:01.8 /  0:00:01.7    1.0
[05/27 10:36:52   6078s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 10:36:52   6078s] [ LibAnalyzerInit        ]      1   0:00:02.9  (   5.3 % )     0:00:02.9 /  0:00:03.0    1.0
[05/27 10:36:52   6078s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:36:52   6078s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:36:52   6078s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.0 /  0:00:03.1    1.0
[05/27 10:36:52   6078s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:36:52   6078s] [ TransformInit          ]      1   0:00:10.5  (  18.9 % )     0:00:10.5 /  0:00:10.5    1.0
[05/27 10:36:52   6078s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.0 % )     0:00:38.6 /  0:00:38.7    1.0
[05/27 10:36:52   6078s] [ OptGetWeight           ]      8   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:36:52   6078s] [ OptEval                ]      8   0:00:34.7  (  62.2 % )     0:00:34.7 /  0:00:34.7    1.0
[05/27 10:36:52   6078s] [ OptCommit              ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[05/27 10:36:52   6078s] [ IncrTimingUpdate       ]     11   0:00:01.3  (   2.3 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:36:52   6078s] [ PostCommitDelayCalc    ]      9   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:36:52   6078s] [ SetupOptGetWorkingSet  ]     24   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.1
[05/27 10:36:52   6078s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:36:52   6078s] [ SetupOptSlackGraph     ]      8   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 10:36:52   6078s] [ MISC                   ]          0:00:01.1  (   2.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 10:36:52   6078s] ---------------------------------------------------------------------------------------------
[05/27 10:36:52   6078s]  TnsOpt #3 TOTAL                    0:00:55.7  ( 100.0 % )     0:00:55.7 /  0:00:55.8    1.0
[05/27 10:36:52   6078s] ---------------------------------------------------------------------------------------------
[05/27 10:36:52   6078s] 
[05/27 10:36:52   6078s] End: GigaOpt Optimization in TNS mode
[05/27 10:36:52   6078s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 10:36:52   6078s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:36:52   6078s] Info: 30 io nets excluded
[05/27 10:36:52   6078s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:36:52   6078s] ### Creating LA Mngr. totSessionCpu=1:41:19 mem=1917.6M
[05/27 10:36:52   6078s] ### Creating LA Mngr, finished. totSessionCpu=1:41:19 mem=1917.6M
[05/27 10:36:52   6078s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:36:52   6078s] ### Creating PhyDesignMc. totSessionCpu=1:41:19 mem=1936.7M
[05/27 10:36:52   6078s] OPERPROF: Starting DPlace-Init at level 1, MEM:1936.7M
[05/27 10:36:52   6078s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:36:52   6078s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1936.7M
[05/27 10:36:52   6078s] OPERPROF:     Starting CMU at level 3, MEM:1936.7M
[05/27 10:36:52   6078s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1936.7M
[05/27 10:36:52   6078s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1936.7M
[05/27 10:36:52   6078s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1936.7MB).
[05/27 10:36:52   6078s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1936.7M
[05/27 10:36:52   6079s] TotalInstCnt at PhyDesignMc Initialization: 22,963
[05/27 10:36:52   6079s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:19 mem=1936.7M
[05/27 10:36:52   6079s] Begin: Area Reclaim Optimization
[05/27 10:36:52   6079s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:19.0/2:05:14.5 (0.8), mem = 1936.7M
[05/27 10:36:52   6079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.22
[05/27 10:36:53   6079s] 
[05/27 10:36:53   6079s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:36:53   6079s] ### Creating LA Mngr. totSessionCpu=1:41:19 mem=1936.7M
[05/27 10:36:53   6079s] ### Creating LA Mngr, finished. totSessionCpu=1:41:19 mem=1936.7M
[05/27 10:36:54   6080s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1936.7M
[05/27 10:36:54   6080s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1936.7M
[05/27 10:36:54   6080s] Reclaim Optimization WNS Slack -0.494  TNS Slack -7.599 Density 78.18
[05/27 10:36:54   6080s] +----------+---------+--------+--------+------------+--------+
[05/27 10:36:54   6080s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:36:54   6080s] +----------+---------+--------+--------+------------+--------+
[05/27 10:36:54   6080s] |    78.18%|        -|  -0.494|  -7.599|   0:00:00.0| 1936.7M|
[05/27 10:36:54   6080s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:36:54   6080s] |    78.18%|        0|  -0.494|  -7.599|   0:00:00.0| 1936.7M|
[05/27 10:36:57   6083s] |    78.18%|        4|  -0.494|  -7.618|   0:00:03.0| 1976.4M|
[05/27 10:37:12   6098s] |    77.99%|      326|  -0.480|  -7.378|   0:00:15.0| 1995.4M|
[05/27 10:37:13   6099s] |    77.99%|        6|  -0.480|  -7.378|   0:00:01.0| 1995.4M|
[05/27 10:37:13   6099s] |    77.99%|        0|  -0.480|  -7.378|   0:00:00.0| 1995.4M|
[05/27 10:37:13   6099s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:37:13   6099s] |    77.99%|        0|  -0.480|  -7.378|   0:00:00.0| 1995.4M|
[05/27 10:37:13   6099s] +----------+---------+--------+--------+------------+--------+
[05/27 10:37:13   6099s] Reclaim Optimization End WNS Slack -0.480  TNS Slack -7.378 Density 77.99
[05/27 10:37:13   6099s] 
[05/27 10:37:13   6099s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 2 Resize = 184 **
[05/27 10:37:13   6099s] --------------------------------------------------------------
[05/27 10:37:13   6099s] |                                   | Total     | Sequential |
[05/27 10:37:13   6099s] --------------------------------------------------------------
[05/27 10:37:13   6099s] | Num insts resized                 |     181  |      10    |
[05/27 10:37:13   6099s] | Num insts undone                  |     148  |       3    |
[05/27 10:37:13   6099s] | Num insts Downsized               |     181  |      10    |
[05/27 10:37:13   6099s] | Num insts Samesized               |       0  |       0    |
[05/27 10:37:13   6099s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:37:13   6099s] | Num multiple commits+uncommits    |       3  |       -    |
[05/27 10:37:13   6099s] --------------------------------------------------------------
[05/27 10:37:13   6099s] Bottom Preferred Layer:
[05/27 10:37:13   6099s]     None
[05/27 10:37:13   6099s] Via Pillar Rule:
[05/27 10:37:13   6099s]     None
[05/27 10:37:13   6099s] End: Core Area Reclaim Optimization (cpu = 0:00:21.0) (real = 0:00:21.0) **
[05/27 10:37:14   6100s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:       Starting CMU at level 4, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.073, MEM:1995.4M
[05/27 10:37:14   6100s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.074, MEM:1995.4M
[05/27 10:37:14   6100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.30
[05/27 10:37:14   6100s] OPERPROF: Starting RefinePlace at level 1, MEM:1995.4M
[05/27 10:37:14   6100s] *** Starting refinePlace (1:41:40 mem=1995.4M) ***
[05/27 10:37:14   6100s] Total net bbox length = 7.723e+05 (4.063e+05 3.660e+05) (ext = 2.194e+04)
[05/27 10:37:14   6100s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:37:14   6100s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1995.4M
[05/27 10:37:14   6100s] Starting refinePlace ...
[05/27 10:37:14   6100s] 
[05/27 10:37:14   6100s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:37:14   6100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:37:14   6100s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1995.4MB) @(1:41:40 - 1:41:41).
[05/27 10:37:14   6100s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:37:14   6100s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1995.4MB
[05/27 10:37:14   6100s] Statistics of distance of Instance movement in refine placement:
[05/27 10:37:14   6100s]   maximum (X+Y) =         0.00 um
[05/27 10:37:14   6100s]   mean    (X+Y) =         0.00 um
[05/27 10:37:14   6100s] Summary Report:
[05/27 10:37:14   6100s] Instances move: 0 (out of 22959 movable)
[05/27 10:37:14   6100s] Instances flipped: 0
[05/27 10:37:14   6100s] Mean displacement: 0.00 um
[05/27 10:37:14   6100s] Max displacement: 0.00 um 
[05/27 10:37:14   6100s] Total instances moved : 0
[05/27 10:37:14   6100s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.563, MEM:1995.4M
[05/27 10:37:14   6100s] Total net bbox length = 7.723e+05 (4.063e+05 3.660e+05) (ext = 2.194e+04)
[05/27 10:37:14   6100s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1995.4MB
[05/27 10:37:14   6100s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1995.4MB) @(1:41:40 - 1:41:41).
[05/27 10:37:14   6100s] *** Finished refinePlace (1:41:41 mem=1995.4M) ***
[05/27 10:37:14   6100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.30
[05/27 10:37:14   6100s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.627, MEM:1995.4M
[05/27 10:37:14   6100s] *** maximum move = 0.00 um ***
[05/27 10:37:14   6100s] *** Finished re-routing un-routed nets (1995.4M) ***
[05/27 10:37:15   6101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:     Starting CMU at level 3, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1995.4M
[05/27 10:37:15   6101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1995.4M
[05/27 10:37:15   6101s] 
[05/27 10:37:15   6101s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=1995.4M) ***
[05/27 10:37:15   6101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.22
[05/27 10:37:15   6101s] *** AreaOpt [finish] : cpu/real = 0:00:22.2/0:00:22.3 (1.0), totSession cpu/real = 1:41:41.2/2:05:36.8 (0.8), mem = 1995.4M
[05/27 10:37:15   6101s] 
[05/27 10:37:15   6101s] =============================================================================================
[05/27 10:37:15   6101s]  Step TAT Report for AreaOpt #22
[05/27 10:37:15   6101s] =============================================================================================
[05/27 10:37:15   6101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:37:15   6101s] ---------------------------------------------------------------------------------------------
[05/27 10:37:15   6101s] [ RefinePlace            ]      1   0:00:01.3  (   5.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:37:15   6101s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:37:15   6101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:37:15   6101s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:37:15   6101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:37:15   6101s] [ OptSingleIteration     ]      6   0:00:00.4  (   1.7 % )     0:00:18.8 /  0:00:18.7    1.0
[05/27 10:37:15   6101s] [ OptGetWeight           ]    406   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.3
[05/27 10:37:15   6101s] [ OptEval                ]    406   0:00:07.6  (  34.2 % )     0:00:07.6 /  0:00:07.6    1.0
[05/27 10:37:15   6101s] [ OptCommit              ]    406   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:37:15   6101s] [ IncrTimingUpdate       ]    131   0:00:06.0  (  26.8 % )     0:00:06.0 /  0:00:05.9    1.0
[05/27 10:37:15   6101s] [ PostCommitDelayCalc    ]    460   0:00:04.6  (  20.5 % )     0:00:04.6 /  0:00:04.6    1.0
[05/27 10:37:15   6101s] [ MISC                   ]          0:00:01.9  (   8.6 % )     0:00:01.9 /  0:00:01.9    1.0
[05/27 10:37:15   6101s] ---------------------------------------------------------------------------------------------
[05/27 10:37:15   6101s]  AreaOpt #22 TOTAL                  0:00:22.3  ( 100.0 % )     0:00:22.3 /  0:00:22.2    1.0
[05/27 10:37:15   6101s] ---------------------------------------------------------------------------------------------
[05/27 10:37:15   6101s] 
[05/27 10:37:15   6101s] TotalInstCnt at PhyDesignMc Destruction: 22,959
[05/27 10:37:15   6101s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:23, mem=1919.36M, totSessionCpu=1:41:41).
[05/27 10:37:15   6101s] GigaOpt: WNS changes during reclaim: -0.494 -> -0.480 (bump -0.014, threshold 0.536) 1
[05/27 10:37:15   6101s] GigaOpt: TNS changes during reclaim: -7.599 -> -7.378 (bump -15.198, threshold 2.0) 1
[05/27 10:37:15   6101s] GigaOpt: TNS changes during reclaim: -7.599 -> -7.378 (bump -0.221, threshold 268.0) 1
[05/27 10:37:15   6101s] GigaOpt: TNS changes during reclaim: -7.599 -> -7.378 (bump -15.198, threshold 2.0) 1
[05/27 10:37:15   6101s] GigaOpt: TNS changes during reclaim: -7.599 -> -7.378 (bump -0.221, threshold 268.0) 1
[05/27 10:37:15   6101s] Begin: GigaOpt postEco DRV Optimization
[05/27 10:37:15   6101s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/27 10:37:15   6101s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:37:15   6101s] Info: 30 io nets excluded
[05/27 10:37:15   6101s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:37:15   6101s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:41.9/2:05:37.5 (0.8), mem = 1919.4M
[05/27 10:37:15   6101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.23
[05/27 10:37:15   6101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:37:15   6101s] ### Creating PhyDesignMc. totSessionCpu=1:41:42 mem=1919.4M
[05/27 10:37:15   6101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.4M
[05/27 10:37:15   6101s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:37:15   6101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.4M
[05/27 10:37:16   6101s] OPERPROF:     Starting CMU at level 3, MEM:1919.4M
[05/27 10:37:16   6101s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1919.4M
[05/27 10:37:16   6101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1919.4M
[05/27 10:37:16   6101s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1919.4MB).
[05/27 10:37:16   6101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1919.4M
[05/27 10:37:16   6102s] TotalInstCnt at PhyDesignMc Initialization: 22,959
[05/27 10:37:16   6102s] ### Creating PhyDesignMc, finished. totSessionCpu=1:41:42 mem=1919.4M
[05/27 10:37:16   6102s] 
[05/27 10:37:16   6102s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 10:37:16   6102s] ### Creating LA Mngr. totSessionCpu=1:41:42 mem=1919.4M
[05/27 10:37:16   6102s] ### Creating LA Mngr, finished. totSessionCpu=1:41:42 mem=1919.4M
[05/27 10:37:19   6105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1938.4M
[05/27 10:37:19   6105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1938.4M
[05/27 10:37:20   6106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:37:20   6106s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 10:37:20   6106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:37:20   6106s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 10:37:20   6106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:37:20   6106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:37:20   6106s] |     0|     0|     0.00|     0|     0|     0.00|  1340|  1340|     0|     0|    -0.48|    -7.38|       0|       0|       0|  77.99|          |         |
[05/27 10:37:20   6106s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:37:20   6106s] |     0|     0|     0.00|     0|     0|     0.00|  1340|  1340|     0|     0|    -0.48|    -7.38|       0|       0|       0|  77.99| 0:00:00.0|  1938.4M|
[05/27 10:37:20   6106s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:37:20   6106s] Bottom Preferred Layer:
[05/27 10:37:20   6106s]     None
[05/27 10:37:20   6106s] Via Pillar Rule:
[05/27 10:37:20   6106s]     None
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1938.4M) ***
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] TotalInstCnt at PhyDesignMc Destruction: 22,959
[05/27 10:37:20   6106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.23
[05/27 10:37:20   6106s] *** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 1:41:46.6/2:05:42.2 (0.8), mem = 1919.4M
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] =============================================================================================
[05/27 10:37:20   6106s]  Step TAT Report for DrvOpt #5
[05/27 10:37:20   6106s] =============================================================================================
[05/27 10:37:20   6106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:37:20   6106s] ---------------------------------------------------------------------------------------------
[05/27 10:37:20   6106s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:37:20   6106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:37:20   6106s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:37:20   6106s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:37:20   6106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:37:20   6106s] [ DrvFindVioNets         ]      2   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 10:37:20   6106s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:37:20   6106s] [ MISC                   ]          0:00:03.9  (  81.2 % )     0:00:03.9 /  0:00:03.9    1.0
[05/27 10:37:20   6106s] ---------------------------------------------------------------------------------------------
[05/27 10:37:20   6106s]  DrvOpt #5 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 10:37:20   6106s] ---------------------------------------------------------------------------------------------
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] End: GigaOpt postEco DRV Optimization
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] Active setup views:
[05/27 10:37:20   6106s]  av_scan_mode_max
[05/27 10:37:20   6106s]   Dominating endpoints: 0
[05/27 10:37:20   6106s]   Dominating TNS: -0.000
[05/27 10:37:20   6106s] 
[05/27 10:37:20   6106s] *** Enable all active views. ***
[05/27 10:37:21   6107s] Extraction called for design 'CHIP' of instances=23262 and nets=29067 using extraction engine 'preRoute' .
[05/27 10:37:21   6107s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:37:21   6107s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:37:21   6107s] PreRoute RC Extraction called for design CHIP.
[05/27 10:37:21   6107s] RC Extraction called in multi-corner(2) mode.
[05/27 10:37:21   6107s] RCMode: PreRoute
[05/27 10:37:21   6107s]       RC Corner Indexes            0       1   
[05/27 10:37:21   6107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:37:21   6107s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:37:21   6107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:37:21   6107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:37:21   6107s] Shrink Factor                : 1.00000
[05/27 10:37:21   6107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:37:21   6107s] Using capacitance table file ...
[05/27 10:37:21   6107s] RC Grid backup saved.
[05/27 10:37:21   6107s] LayerId::1 widthSet size::4
[05/27 10:37:21   6107s] LayerId::2 widthSet size::4
[05/27 10:37:21   6107s] LayerId::3 widthSet size::4
[05/27 10:37:21   6107s] LayerId::4 widthSet size::4
[05/27 10:37:21   6107s] LayerId::5 widthSet size::4
[05/27 10:37:21   6107s] LayerId::6 widthSet size::2
[05/27 10:37:21   6107s] Skipped RC grid update for preRoute extraction.
[05/27 10:37:21   6107s] Initializing multi-corner capacitance tables ... 
[05/27 10:37:21   6107s] Initializing multi-corner resistance tables ...
[05/27 10:37:21   6107s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:37:21   6107s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.247350 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.834300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:37:21   6107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1888.477M)
[05/27 10:37:21   6107s] Skewing Data Summary (End_of_FINAL)
[05/27 10:37:23   6109s] --------------------------------------------------
[05/27 10:37:23   6109s]  Total skewed count:77   (Analysis view: av_scan_mode_max)
[05/27 10:37:23   6109s]  Advancing count:77, Max:-1000.0(ps) Min:-652.5(ps) Total:-74006.4(ps)
[05/27 10:37:23   6109s]  Delaying  count:0
[05/27 10:37:23   6109s]       --------------
[05/27 10:37:23   6109s]  Total skewed count:77   (Analysis view: av_func_mode_max)
[05/27 10:37:23   6109s]  Advancing count:77, Max:-1000.0(ps) Min:-652.5(ps) Total:-74006.4(ps)
[05/27 10:37:23   6109s]  Delaying  count:0
[05/27 10:37:23   6109s] --------------------------------------------------
[05/27 10:37:23   6109s] 
[05/27 10:37:23   6109s] ***The relative skewing result (exclude the SDC pre-settings)***
[05/27 10:37:24   6110s] --------------------------------------------------
[05/27 10:37:24   6110s]  Total skewed count:6   (Analysis view: av_scan_mode_max)
[05/27 10:37:24   6110s]  Advancing count:6, Max:-147.2(ps) Min:-30.1(ps) Total:-420.6(ps)
[05/27 10:37:24   6110s]  Delaying  count:0
[05/27 10:37:24   6110s]       --------------
[05/27 10:37:24   6110s]  Total skewed count:6   (Analysis view: av_func_mode_max)
[05/27 10:37:24   6110s]  Advancing count:6, Max:-147.2(ps) Min:-30.1(ps) Total:-420.6(ps)
[05/27 10:37:24   6110s]  Delaying  count:0
[05/27 10:37:24   6110s] --------------------------------------------------
[05/27 10:37:24   6110s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1898.52 MB )
[05/27 10:37:24   6110s] (I)       Started Loading and Dumping File ( Curr Mem: 1898.52 MB )
[05/27 10:37:24   6110s] (I)       Reading DB...
[05/27 10:37:24   6110s] (I)       Read data from FE... (mem=1898.5M)
[05/27 10:37:24   6110s] (I)       Read nodes and places... (mem=1898.5M)
[05/27 10:37:24   6110s] (I)       Done Read nodes and places (cpu=0.040s, mem=1904.9M)
[05/27 10:37:24   6110s] (I)       Read nets... (mem=1904.9M)
[05/27 10:37:24   6110s] (I)       Done Read nets (cpu=0.080s, mem=1911.4M)
[05/27 10:37:24   6110s] (I)       Done Read data from FE (cpu=0.120s, mem=1911.4M)
[05/27 10:37:24   6110s] (I)       before initializing RouteDB syMemory usage = 1911.4 MB
[05/27 10:37:24   6110s] (I)       == Non-default Options ==
[05/27 10:37:24   6110s] (I)       Build term to term wires                           : false
[05/27 10:37:24   6110s] (I)       Maximum routing layer                              : 6
[05/27 10:37:24   6110s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:37:24   6110s] (I)       Use row-based GCell size
[05/27 10:37:24   6110s] (I)       GCell unit size  : 5040
[05/27 10:37:24   6110s] (I)       GCell multiplier : 1
[05/27 10:37:24   6110s] (I)       build grid graph
[05/27 10:37:24   6110s] (I)       build grid graph start
[05/27 10:37:24   6110s] [NR-eGR] Track table information for default rule: 
[05/27 10:37:24   6110s] [NR-eGR] metal1 has no routable track
[05/27 10:37:24   6110s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:37:24   6110s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:37:24   6110s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:37:24   6110s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:37:24   6110s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:37:24   6110s] (I)       build grid graph end
[05/27 10:37:24   6110s] (I)       ===========================================================================
[05/27 10:37:24   6110s] (I)       == Report All Rule Vias ==
[05/27 10:37:24   6110s] (I)       ===========================================================================
[05/27 10:37:24   6110s] (I)        Via Rule : (Default)
[05/27 10:37:24   6110s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:37:24   6110s] (I)       ---------------------------------------------------------------------------
[05/27 10:37:24   6110s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:37:24   6110s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:37:24   6110s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:37:24   6110s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:37:24   6110s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:37:24   6110s] (I)       ===========================================================================
[05/27 10:37:24   6110s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1911.39 MB )
[05/27 10:37:24   6110s] (I)       Num PG vias on layer 2 : 0
[05/27 10:37:24   6110s] (I)       Num PG vias on layer 3 : 0
[05/27 10:37:24   6110s] (I)       Num PG vias on layer 4 : 0
[05/27 10:37:24   6110s] (I)       Num PG vias on layer 5 : 0
[05/27 10:37:24   6110s] (I)       Num PG vias on layer 6 : 0
[05/27 10:37:24   6110s] [NR-eGR] Read 32960 PG shapes
[05/27 10:37:24   6110s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1911.39 MB )
[05/27 10:37:24   6110s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:37:24   6110s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:37:24   6110s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:37:24   6110s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:37:24   6110s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:37:24   6110s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:37:24   6110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:37:24   6110s] (I)       readDataFromPlaceDB
[05/27 10:37:24   6110s] (I)       Read net information..
[05/27 10:37:24   6110s] [NR-eGR] Read numTotalNets=24669  numIgnoredNets=0
[05/27 10:37:24   6110s] (I)       Read testcase time = 0.010 seconds
[05/27 10:37:24   6110s] 
[05/27 10:37:24   6110s] (I)       early_global_route_priority property id does not exist.
[05/27 10:37:24   6110s] (I)       Start initializing grid graph
[05/27 10:37:24   6110s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:37:24   6110s] (I)       End initializing grid graph
[05/27 10:37:24   6110s] (I)       Model blockages into capacity
[05/27 10:37:24   6110s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:37:24   6110s] (I)       Started Modeling ( Curr Mem: 1916.85 MB )
[05/27 10:37:24   6110s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:37:24   6110s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:37:24   6110s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:37:24   6110s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:37:24   6110s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:37:24   6110s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1916.85 MB )
[05/27 10:37:24   6110s] (I)       -- layer congestion ratio --
[05/27 10:37:24   6110s] (I)       Layer 1 : 0.100000
[05/27 10:37:24   6110s] (I)       Layer 2 : 0.700000
[05/27 10:37:24   6110s] (I)       Layer 3 : 0.700000
[05/27 10:37:24   6110s] (I)       Layer 4 : 0.700000
[05/27 10:37:24   6110s] (I)       Layer 5 : 0.700000
[05/27 10:37:24   6110s] (I)       Layer 6 : 0.700000
[05/27 10:37:24   6110s] (I)       ----------------------------
[05/27 10:37:24   6110s] (I)       Number of ignored nets = 0
[05/27 10:37:24   6110s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:37:24   6110s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:37:24   6110s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:37:24   6110s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:37:24   6110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:37:24   6110s] (I)       Before initializing Early Global Route syMemory usage = 1916.9 MB
[05/27 10:37:24   6110s] (I)       Ndr track 0 does not exist
[05/27 10:37:24   6110s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:37:24   6110s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:37:24   6110s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:37:24   6110s] (I)       Site width          :   620  (dbu)
[05/27 10:37:24   6110s] (I)       Row height          :  5040  (dbu)
[05/27 10:37:24   6110s] (I)       GCell width         :  5040  (dbu)
[05/27 10:37:24   6110s] (I)       GCell height        :  5040  (dbu)
[05/27 10:37:24   6110s] (I)       Grid                :   268   268     6
[05/27 10:37:24   6110s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:37:24   6110s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:37:24   6110s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:37:24   6110s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:37:24   6110s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:37:24   6110s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:37:24   6110s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:37:24   6110s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:37:24   6110s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:37:24   6110s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:37:24   6110s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:37:24   6110s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:37:24   6110s] (I)       --------------------------------------------------------
[05/27 10:37:24   6110s] 
[05/27 10:37:24   6110s] [NR-eGR] ============ Routing rule table ============
[05/27 10:37:24   6110s] [NR-eGR] Rule id: 0  Nets: 24639 
[05/27 10:37:24   6110s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:37:24   6110s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:37:24   6110s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:37:24   6110s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:37:24   6110s] [NR-eGR] ========================================
[05/27 10:37:24   6110s] [NR-eGR] 
[05/27 10:37:24   6110s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:37:24   6110s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:37:24   6110s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:37:24   6110s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:37:24   6110s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:37:24   6110s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:37:24   6110s] (I)       After initializing Early Global Route syMemory usage = 1919.7 MB
[05/27 10:37:24   6110s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Reset routing kernel
[05/27 10:37:24   6110s] (I)       Started Global Routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       ============= Initialization =============
[05/27 10:37:24   6110s] (I)       totalPins=86877  totalGlobalPin=82232 (94.65%)
[05/27 10:37:24   6110s] (I)       Started Net group 1 ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Build MST ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Generate topology with single threads
[05/27 10:37:24   6110s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:37:24   6110s] [NR-eGR] Layer group 1: route 24639 net(s) in layer range [2, 6]
[05/27 10:37:24   6110s] (I)       
[05/27 10:37:24   6110s] (I)       ============  Phase 1a Route ============
[05/27 10:37:24   6110s] (I)       Started Phase 1a ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Pattern routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:37:24   6110s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Usage: 186972 = (96638 H, 90334 V) = (12.94% H, 12.07% V) = (4.871e+05um H, 4.553e+05um V)
[05/27 10:37:24   6110s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       
[05/27 10:37:24   6110s] (I)       ============  Phase 1b Route ============
[05/27 10:37:24   6110s] (I)       Started Phase 1b ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Monotonic routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Usage: 186972 = (96638 H, 90334 V) = (12.94% H, 12.07% V) = (4.871e+05um H, 4.553e+05um V)
[05/27 10:37:24   6110s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.423389e+05um
[05/27 10:37:24   6110s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       
[05/27 10:37:24   6110s] (I)       ============  Phase 1c Route ============
[05/27 10:37:24   6110s] (I)       Started Phase 1c ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Two level routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Level2 Grid: 54 x 54
[05/27 10:37:24   6110s] (I)       Started Two Level Routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Usage: 186972 = (96638 H, 90334 V) = (12.94% H, 12.07% V) = (4.871e+05um H, 4.553e+05um V)
[05/27 10:37:24   6110s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       
[05/27 10:37:24   6110s] (I)       ============  Phase 1d Route ============
[05/27 10:37:24   6110s] (I)       Started Phase 1d ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Detoured routing ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Usage: 186972 = (96638 H, 90334 V) = (12.94% H, 12.07% V) = (4.871e+05um H, 4.553e+05um V)
[05/27 10:37:24   6110s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       
[05/27 10:37:24   6110s] (I)       ============  Phase 1e Route ============
[05/27 10:37:24   6110s] (I)       Started Phase 1e ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Route legalization ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Usage: 186972 = (96638 H, 90334 V) = (12.94% H, 12.07% V) = (4.871e+05um H, 4.553e+05um V)
[05/27 10:37:24   6110s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.423389e+05um
[05/27 10:37:24   6110s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Started Layer assignment ( Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:24   6110s] (I)       Running layer assignment with 1 threads
[05/27 10:37:25   6111s] (I)       Finished Layer assignment ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] (I)       Finished Net group 1 ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] (I)       
[05/27 10:37:25   6111s] (I)       ============  Phase 1l Route ============
[05/27 10:37:25   6111s] (I)       Started Phase 1l ( Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] (I)       
[05/27 10:37:25   6111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:37:25   6111s] [NR-eGR]                        OverCon            
[05/27 10:37:25   6111s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:37:25   6111s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:37:25   6111s] [NR-eGR] ----------------------------------------------
[05/27 10:37:25   6111s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:37:25   6111s] [NR-eGR]  metal2  (2)        11( 0.02%)   ( 0.02%) 
[05/27 10:37:25   6111s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[05/27 10:37:25   6111s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 10:37:25   6111s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:37:25   6111s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:37:25   6111s] [NR-eGR] ----------------------------------------------
[05/27 10:37:25   6111s] [NR-eGR] Total               13( 0.01%)   ( 0.01%) 
[05/27 10:37:25   6111s] [NR-eGR] 
[05/27 10:37:25   6111s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.38 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:37:25   6111s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:37:25   6111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:37:25   6111s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 1919.73 MB )
[05/27 10:37:25   6111s] OPERPROF: Starting HotSpotCal at level 1, MEM:1919.7M
[05/27 10:37:25   6111s] [hotspot] +------------+---------------+---------------+
[05/27 10:37:25   6111s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:37:25   6111s] [hotspot] +------------+---------------+---------------+
[05/27 10:37:25   6111s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:37:25   6111s] [hotspot] +------------+---------------+---------------+
[05/27 10:37:25   6111s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:37:25   6111s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:37:25   6111s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1919.7M
[05/27 10:37:25   6111s] Starting delay calculation for Setup views
[05/27 10:37:25   6111s] #################################################################################
[05/27 10:37:25   6111s] # Design Stage: PreRoute
[05/27 10:37:25   6111s] # Design Name: CHIP
[05/27 10:37:25   6111s] # Design Mode: 90nm
[05/27 10:37:25   6111s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:37:25   6111s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:37:25   6111s] # Signoff Settings: SI Off 
[05/27 10:37:25   6111s] #################################################################################
[05/27 10:37:26   6112s] Calculate delays in BcWc mode...
[05/27 10:37:26   6112s] Calculate delays in BcWc mode...
[05/27 10:37:26   6112s] Topological Sorting (REAL = 0:00:00.0, MEM = 1909.7M, InitMEM = 1909.7M)
[05/27 10:37:26   6112s] Start delay calculation (fullDC) (1 T). (MEM=1909.73)
[05/27 10:37:26   6112s] End AAE Lib Interpolated Model. (MEM=1926.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:37:37   6123s] Total number of fetched objects 24785
[05/27 10:37:37   6123s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 10:37:37   6123s] End delay calculation. (MEM=1942.18 CPU=0:00:09.0 REAL=0:00:09.0)
[05/27 10:37:37   6123s] End delay calculation (fullDC). (MEM=1942.18 CPU=0:00:11.2 REAL=0:00:11.0)
[05/27 10:37:37   6123s] *** CDM Built up (cpu=0:00:12.4  real=0:00:12.0  mem= 1942.2M) ***
[05/27 10:37:39   6125s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=1:42:05 mem=1942.2M)
[05/27 10:37:39   6125s] Reported timing to dir ./timingReports
[05/27 10:37:39   6125s] **optDesign ... cpu = 0:16:37, real = 0:16:38, mem = 1554.0M, totSessionCpu=1:42:05 **
[05/27 10:37:39   6125s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1881.2M
[05/27 10:37:39   6125s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.038, MEM:1881.2M
[05/27 10:37:42   6127s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  |  0.214  |
|           TNS (ns):| -7.349  | -7.349  |  0.000  |
|    Violating Paths:|   17    |   17    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1340 (1340)    |    -69     |   1341 (1341)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.987%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:40, real = 0:16:41, mem = 1555.6M, totSessionCpu=1:42:08 **
[05/27 10:37:42   6127s] Deleting Cell Server ...
[05/27 10:37:42   6127s] Deleting Lib Analyzer.
[05/27 10:37:43   6127s] *** Finished optDesign ***
[05/27 10:37:43   6127s] 
[05/27 10:37:43   6127s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:17:06 real=  0:17:08)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.6 real=0:00:06.6)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:51.5 real=0:00:51.5)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:51.1 real=0:00:51.3)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:43 real=  0:02:44)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:09:55 real=  0:09:54)
[05/27 10:37:43   6127s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:55.8 real=0:00:55.8)
[05/27 10:37:43   6127s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:37:43   6127s] Info: pop threads available for lower-level modules during optimization.
[05/27 10:37:43   6127s] clean pInstBBox. size 0
[05/27 10:37:43   6127s]  *** Writing scheduling file: 'scheduling_file.cts.31784' ***
[05/27 10:37:43   6127s] All LLGs are deleted
[05/27 10:37:43   6127s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1896.5M
[05/27 10:37:43   6127s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1896.5M
[05/27 10:37:43   6127s] #optDebug: fT-D <X 1 0 0 0>
[05/27 10:37:43   6127s] VSMManager cleared!
[05/27 10:37:43   6127s] **place_opt_design ... cpu = 0:16:40, real = 0:16:42, mem = 1846.5M **
[05/27 10:37:43   6127s] *** Finished GigaPlace ***
[05/27 10:37:43   6127s] 
[05/27 10:37:43   6127s] *** Summary of all messages that are not suppressed in this session:
[05/27 10:37:43   6127s] Severity  ID               Count  Summary                                  
[05/27 10:37:43   6127s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/27 10:37:43   6127s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 10:37:43   6127s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/27 10:37:43   6127s] *** Message Summary: 5 warning(s), 0 error(s)
[05/27 10:37:43   6127s] 
[05/27 10:37:43   6127s] 
[05/27 10:37:43   6127s] =============================================================================================
[05/27 10:37:43   6127s]  Final TAT Report for place_opt_design
[05/27 10:37:43   6127s] =============================================================================================
[05/27 10:37:43   6127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:37:43   6127s] ---------------------------------------------------------------------------------------------
[05/27 10:37:43   6127s] [ WnsOpt                 ]      1   0:09:16.9  (  55.6 % )     0:09:54.0 /  0:09:54.5    1.0
[05/27 10:37:43   6127s] [ TnsOpt                 ]      1   0:00:54.0  (   5.4 % )     0:00:55.7 /  0:00:55.8    1.0
[05/27 10:37:43   6127s] [ GlobalOpt              ]      1   0:00:51.4  (   5.1 % )     0:00:51.4 /  0:00:51.5    1.0
[05/27 10:37:43   6127s] [ DrvOpt                 ]      1   0:00:04.8  (   0.5 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 10:37:43   6127s] [ SimplifyNetlist        ]      1   0:00:06.6  (   0.7 % )     0:00:06.6 /  0:00:06.6    1.0
[05/27 10:37:43   6127s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:37:43   6127s] [ AreaOpt                ]      5   0:01:22.1  (   8.2 % )     0:01:23.4 /  0:01:23.1    1.0
[05/27 10:37:43   6127s] [ ViewPruning            ]      9   0:00:02.8  (   0.3 % )     0:00:02.8 /  0:00:02.8    1.0
[05/27 10:37:43   6127s] [ IncrReplace            ]      1   0:02:44.1  (  16.4 % )     0:02:44.1 /  0:02:43.2    1.0
[05/27 10:37:43   6127s] [ RefinePlace            ]      5   0:00:07.1  (   0.7 % )     0:00:07.1 /  0:00:07.1    1.0
[05/27 10:37:43   6127s] [ TimingUpdate           ]      4   0:00:02.8  (   0.3 % )     0:00:28.3 /  0:00:28.5    1.0
[05/27 10:37:43   6127s] [ FullDelayCalc          ]      2   0:00:25.5  (   2.5 % )     0:00:25.5 /  0:00:25.7    1.0
[05/27 10:37:43   6127s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:19.4 /  0:00:18.0    0.9
[05/27 10:37:43   6127s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 10:37:43   6127s] [ DrvReport              ]      2   0:00:04.1  (   0.4 % )     0:00:04.1 /  0:00:02.6    0.6
[05/27 10:37:43   6127s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[05/27 10:37:43   6127s] [ MISC                   ]          0:00:38.4  (   3.8 % )     0:00:38.4 /  0:00:38.6    1.0
[05/27 10:37:43   6127s] ---------------------------------------------------------------------------------------------
[05/27 10:37:43   6127s]  place_opt_design TOTAL             0:16:41.6  ( 100.0 % )     0:16:41.6 /  0:16:40.1    1.0
[05/27 10:37:43   6127s] ---------------------------------------------------------------------------------------------
[05/27 10:37:43   6127s] 
[05/27 10:39:03   6134s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/27 10:39:03   6134s] <CMD> setEndCapMode -reset
[05/27 10:39:03   6134s] <CMD> setEndCapMode -boundary_tap false
[05/27 10:39:03   6134s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[05/27 10:39:04   6134s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/27 10:39:04   6134s] <CMD> optDesign -preCTS
[05/27 10:39:04   6134s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1496.1M, totSessionCpu=1:42:15 **
[05/27 10:39:04   6134s] Executing: place_opt_design -opt
[05/27 10:39:04   6134s] *** Starting GigaPlace ***
[05/27 10:39:04   6134s] **INFO: User settings:
[05/27 10:39:04   6134s] setExtractRCMode -engine                            preRoute
[05/27 10:39:04   6134s] setUsefulSkewMode -maxAllowedDelay                  1
[05/27 10:39:04   6134s] setUsefulSkewMode -maxSkew                          false
[05/27 10:39:04   6134s] setUsefulSkewMode -noBoundary                       false
[05/27 10:39:04   6134s] setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[05/27 10:39:04   6134s] setDelayCalMode -enable_high_fanout                 true
[05/27 10:39:04   6134s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/27 10:39:04   6134s] setDelayCalMode -engine                             aae
[05/27 10:39:04   6134s] setDelayCalMode -ignoreNetLoad                      false
[05/27 10:39:04   6134s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/27 10:39:04   6134s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/27 10:39:04   6134s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/27 10:39:04   6134s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/27 10:39:04   6134s] setOptMode -drcMargin                               0
[05/27 10:39:04   6134s] setOptMode -fixCap                                  true
[05/27 10:39:04   6134s] setOptMode -fixDrc                                  true
[05/27 10:39:04   6134s] setOptMode -fixFanoutLoad                           false
[05/27 10:39:04   6134s] setOptMode -fixTran                                 true
[05/27 10:39:04   6134s] setOptMode -optimizeFF                              true
[05/27 10:39:04   6134s] setOptMode -setupTargetSlack                        0
[05/27 10:39:04   6134s] setPlaceMode -place_design_floorplan_mode           false
[05/27 10:39:04   6134s] setPlaceMode -place_detail_check_route              false
[05/27 10:39:04   6134s] setPlaceMode -place_detail_preserve_routing         true
[05/27 10:39:04   6134s] setPlaceMode -place_detail_remove_affected_routing  false
[05/27 10:39:04   6134s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/27 10:39:04   6134s] setPlaceMode -place_global_clock_gate_aware         true
[05/27 10:39:04   6134s] setPlaceMode -place_global_cong_effort              auto
[05/27 10:39:04   6134s] setPlaceMode -place_global_ignore_scan              true
[05/27 10:39:04   6134s] setPlaceMode -place_global_ignore_spare             false
[05/27 10:39:04   6134s] setPlaceMode -place_global_max_density              0.85
[05/27 10:39:04   6134s] setPlaceMode -place_global_module_aware_spare       false
[05/27 10:39:04   6134s] setPlaceMode -place_global_place_io_pins            false
[05/27 10:39:04   6134s] setPlaceMode -place_global_reorder_scan             true
[05/27 10:39:04   6134s] setPlaceMode -powerDriven                           false
[05/27 10:39:04   6134s] setPlaceMode -timingDriven                          true
[05/27 10:39:04   6134s] setAnalysisMode -analysisType                       bcwc
[05/27 10:39:04   6134s] setAnalysisMode -checkType                          setup
[05/27 10:39:04   6134s] setAnalysisMode -clkSrcPath                         false
[05/27 10:39:04   6134s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/27 10:39:04   6134s] setAnalysisMode -usefulSkew                         true
[05/27 10:39:04   6134s] setAnalysisMode -virtualIPO                         false
[05/27 10:39:04   6134s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/27 10:39:04   6134s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/27 10:39:04   6134s] 
[05/27 10:39:04   6134s] #optDebug: fT-E <X 2 3 1 0>
[05/27 10:39:04   6134s] OPERPROF: Starting DPlace-Init at level 1, MEM:1850.2M
[05/27 10:39:04   6134s] #spOpts: mergeVia=F 
[05/27 10:39:04   6134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1849.2M
[05/27 10:39:04   6134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1849.2M
[05/27 10:39:04   6134s] Core basic site is core_5040
[05/27 10:39:04   6134s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 10:39:04   6134s] SiteArray: use 1,105,920 bytes
[05/27 10:39:04   6134s] SiteArray: current memory after site array memory allocation 1867.0M
[05/27 10:39:04   6134s] SiteArray: FP blocked sites are writable
[05/27 10:39:04   6134s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:39:04   6134s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.044, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:     Starting CMU at level 3, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.057, MEM:1867.0M
[05/27 10:39:04   6134s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1867.0MB).
[05/27 10:39:04   6134s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.110, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.0M
[05/27 10:39:04   6134s] All LLGs are deleted
[05/27 10:39:04   6134s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1867.0M
[05/27 10:39:04   6134s] VSMManager cleared!
[05/27 10:39:04   6134s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1496.8M, totSessionCpu=1:42:15 **
[05/27 10:39:04   6134s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 10:39:04   6134s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:04   6134s] GigaOpt running with 1 threads.
[05/27 10:39:04   6134s] Info: 1 threads available for lower-level modules during optimization.
[05/27 10:39:04   6134s] OPERPROF: Starting DPlace-Init at level 1, MEM:1867.0M
[05/27 10:39:04   6134s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:39:04   6134s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1867.0M
[05/27 10:39:04   6134s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1867.0M
[05/27 10:39:04   6134s] Core basic site is core_5040
[05/27 10:39:04   6135s] Fast DP-INIT is on for default
[05/27 10:39:04   6135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:39:04   6135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.035, MEM:1867.0M
[05/27 10:39:04   6135s] OPERPROF:     Starting CMU at level 3, MEM:1867.0M
[05/27 10:39:04   6135s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1867.0M
[05/27 10:39:04   6135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.046, MEM:1867.0M
[05/27 10:39:04   6135s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1867.0MB).
[05/27 10:39:04   6135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.085, MEM:1867.0M
[05/27 10:39:04   6135s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:39:04   6135s] Summary for sequential cells identification: 
[05/27 10:39:04   6135s]   Identified SBFF number: 42
[05/27 10:39:04   6135s]   Identified MBFF number: 0
[05/27 10:39:04   6135s]   Identified SB Latch number: 0
[05/27 10:39:04   6135s]   Identified MB Latch number: 0
[05/27 10:39:04   6135s]   Not identified SBFF number: 10
[05/27 10:39:04   6135s]   Not identified MBFF number: 0
[05/27 10:39:04   6135s]   Not identified SB Latch number: 0
[05/27 10:39:04   6135s]   Not identified MB Latch number: 0
[05/27 10:39:04   6135s]   Number of sequential cells which are not FFs: 27
[05/27 10:39:04   6135s]  Visiting view : av_func_mode_max
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:04   6135s]  Visiting view : av_scan_mode_max
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:04   6135s]  Visiting view : av_func_mode_min
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:04   6135s]  Visiting view : av_scan_mode_min
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:04   6135s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:04   6135s]  Setting StdDelay to 53.60
[05/27 10:39:04   6135s] Creating Cell Server, finished. 
[05/27 10:39:04   6135s] 
[05/27 10:39:04   6135s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:04   6135s] 
[05/27 10:39:04   6135s] Creating Lib Analyzer ...
[05/27 10:39:04   6135s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:04   6135s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:39:04   6135s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:39:04   6135s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:39:04   6135s] 
[05/27 10:39:04   6135s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:09   6140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:42:20 mem=1873.0M
[05/27 10:39:09   6140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:42:20 mem=1873.0M
[05/27 10:39:09   6140s] Creating Lib Analyzer, finished. 
[05/27 10:39:09   6140s] #optDebug: fT-S <1 2 3 1 0>
[05/27 10:39:09   6140s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/27 10:39:09   6140s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/27 10:39:09   6140s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell XMD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell XMD is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell XMC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell XMC is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PUI is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PUI is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PDIX is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PDIX is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PDI is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell PDI is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 10:39:09   6140s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 10:39:09   6140s] 	...
[05/27 10:39:09   6140s] 	Reporting only the 20 first cells found...
[05/27 10:39:09   6140s] 
[05/27 10:39:09   6140s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1500.9M, totSessionCpu=1:42:20 **
[05/27 10:39:09   6140s] *** optDesign -preCTS ***
[05/27 10:39:09   6140s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 10:39:09   6140s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 10:39:09   6140s] Hold Target Slack: user slack 0
[05/27 10:39:09   6140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1873.0M
[05/27 10:39:09   6140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1873.0M
[05/27 10:39:09   6140s] Deleting Cell Server ...
[05/27 10:39:09   6140s] Deleting Lib Analyzer.
[05/27 10:39:09   6140s] Multi-VT timing optimization disabled based on library information.
[05/27 10:39:09   6140s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:39:09   6140s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:39:09   6140s] Summary for sequential cells identification: 
[05/27 10:39:09   6140s]   Identified SBFF number: 42
[05/27 10:39:09   6140s]   Identified MBFF number: 0
[05/27 10:39:09   6140s]   Identified SB Latch number: 0
[05/27 10:39:09   6140s]   Identified MB Latch number: 0
[05/27 10:39:09   6140s]   Not identified SBFF number: 10
[05/27 10:39:09   6140s]   Not identified MBFF number: 0
[05/27 10:39:09   6140s]   Not identified SB Latch number: 0
[05/27 10:39:09   6140s]   Not identified MB Latch number: 0
[05/27 10:39:09   6140s]   Number of sequential cells which are not FFs: 27
[05/27 10:39:09   6140s]  Visiting view : av_func_mode_max
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_scan_mode_max
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_func_mode_min
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_scan_mode_min
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Setting StdDelay to 53.60
[05/27 10:39:09   6140s] Creating Cell Server, finished. 
[05/27 10:39:09   6140s] 
[05/27 10:39:09   6140s] Deleting Cell Server ...
[05/27 10:39:09   6140s] 
[05/27 10:39:09   6140s] Creating Lib Analyzer ...
[05/27 10:39:09   6140s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 10:39:09   6140s] Summary for sequential cells identification: 
[05/27 10:39:09   6140s]   Identified SBFF number: 42
[05/27 10:39:09   6140s]   Identified MBFF number: 0
[05/27 10:39:09   6140s]   Identified SB Latch number: 0
[05/27 10:39:09   6140s]   Identified MB Latch number: 0
[05/27 10:39:09   6140s]   Not identified SBFF number: 10
[05/27 10:39:09   6140s]   Not identified MBFF number: 0
[05/27 10:39:09   6140s]   Not identified SB Latch number: 0
[05/27 10:39:09   6140s]   Not identified MB Latch number: 0
[05/27 10:39:09   6140s]   Number of sequential cells which are not FFs: 27
[05/27 10:39:09   6140s]  Visiting view : av_func_mode_max
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_scan_mode_max
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_func_mode_min
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Visiting view : av_scan_mode_min
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 10:39:09   6140s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 10:39:09   6140s]  Setting StdDelay to 53.60
[05/27 10:39:09   6140s] Creating Cell Server, finished. 
[05/27 10:39:09   6140s] 
[05/27 10:39:09   6140s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:10   6140s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:39:10   6140s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:39:10   6140s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:39:10   6140s] 
[05/27 10:39:10   6140s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:14   6144s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:42:24 mem=1873.0M
[05/27 10:39:14   6144s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:42:24 mem=1873.0M
[05/27 10:39:14   6144s] Creating Lib Analyzer, finished. 
[05/27 10:39:14   6144s] All LLGs are deleted
[05/27 10:39:14   6144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1873.0M
[05/27 10:39:14   6144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1873.0M
[05/27 10:39:14   6144s] ### Creating LA Mngr. totSessionCpu=1:42:24 mem=1873.0M
[05/27 10:39:14   6144s] ### Creating LA Mngr, finished. totSessionCpu=1:42:24 mem=1873.0M
[05/27 10:39:14   6144s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1873.00 MB )
[05/27 10:39:14   6144s] (I)       Started Loading and Dumping File ( Curr Mem: 1873.00 MB )
[05/27 10:39:14   6144s] (I)       Reading DB...
[05/27 10:39:14   6144s] (I)       Read data from FE... (mem=1873.0M)
[05/27 10:39:14   6144s] (I)       Read nodes and places... (mem=1873.0M)
[05/27 10:39:14   6144s] (I)       Number of ignored instance 0
[05/27 10:39:14   6144s] (I)       Number of inbound cells 42
[05/27 10:39:14   6144s] (I)       numMoveCells=22959, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/27 10:39:14   6144s] (I)       cell height: 5040, count: 22959
[05/27 10:39:14   6144s] (I)       Done Read nodes and places (cpu=0.030s, mem=1879.4M)
[05/27 10:39:14   6144s] (I)       Read nets... (mem=1879.4M)
[05/27 10:39:14   6144s] (I)       Number of nets = 24669 ( 73 ignored )
[05/27 10:39:14   6144s] (I)       Done Read nets (cpu=0.090s, mem=1885.9M)
[05/27 10:39:14   6144s] (I)       Read rows... (mem=1885.9M)
[05/27 10:39:14   6144s] (I)       rowRegion is not equal to core box, resetting core box
[05/27 10:39:14   6144s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/27 10:39:14   6144s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/27 10:39:14   6144s] (I)       Done Read rows (cpu=0.000s, mem=1885.9M)
[05/27 10:39:14   6144s] (I)       Identified Clock instances: Flop 3632, Clock buffer/inverter 0, Gate 0, Logic 1
[05/27 10:39:14   6144s] (I)       Read module constraints... (mem=1885.9M)
[05/27 10:39:14   6144s] (I)       Done Read module constraints (cpu=0.000s, mem=1885.9M)
[05/27 10:39:14   6144s] (I)       Done Read data from FE (cpu=0.130s, mem=1885.9M)
[05/27 10:39:14   6144s] (I)       before initializing RouteDB syMemory usage = 1885.9 MB
[05/27 10:39:14   6144s] (I)       == Non-default Options ==
[05/27 10:39:14   6144s] (I)       Maximum routing layer                              : 6
[05/27 10:39:14   6144s] (I)       Buffering-aware routing                            : true
[05/27 10:39:14   6144s] (I)       Spread congestion away from blockages              : true
[05/27 10:39:14   6144s] (I)       Overflow penalty cost                              : 10
[05/27 10:39:14   6144s] (I)       Punch through distance                             : 4642.740000
[05/27 10:39:14   6144s] (I)       Source-to-sink ratio                               : 0.300000
[05/27 10:39:14   6144s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:39:14   6144s] (I)       Use row-based GCell size
[05/27 10:39:14   6144s] (I)       GCell unit size  : 5040
[05/27 10:39:14   6144s] (I)       GCell multiplier : 1
[05/27 10:39:14   6144s] (I)       build grid graph
[05/27 10:39:14   6144s] (I)       build grid graph start
[05/27 10:39:14   6144s] [NR-eGR] Track table information for default rule: 
[05/27 10:39:14   6144s] [NR-eGR] metal1 has no routable track
[05/27 10:39:14   6144s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:39:14   6144s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:39:14   6144s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:39:14   6144s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:39:14   6144s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:39:14   6144s] (I)       build grid graph end
[05/27 10:39:14   6144s] (I)       ===========================================================================
[05/27 10:39:14   6144s] (I)       == Report All Rule Vias ==
[05/27 10:39:14   6144s] (I)       ===========================================================================
[05/27 10:39:14   6144s] (I)        Via Rule : (Default)
[05/27 10:39:14   6144s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:39:14   6144s] (I)       ---------------------------------------------------------------------------
[05/27 10:39:14   6144s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:39:14   6144s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:39:14   6144s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:39:14   6144s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:39:14   6144s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:39:14   6144s] (I)       ===========================================================================
[05/27 10:39:14   6144s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1885.87 MB )
[05/27 10:39:14   6144s] (I)       Num PG vias on layer 2 : 0
[05/27 10:39:14   6144s] (I)       Num PG vias on layer 3 : 0
[05/27 10:39:14   6144s] (I)       Num PG vias on layer 4 : 0
[05/27 10:39:14   6144s] (I)       Num PG vias on layer 5 : 0
[05/27 10:39:14   6144s] (I)       Num PG vias on layer 6 : 0
[05/27 10:39:14   6144s] [NR-eGR] Read 32960 PG shapes
[05/27 10:39:14   6144s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1885.87 MB )
[05/27 10:39:14   6144s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:39:14   6144s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:39:14   6144s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:39:14   6144s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:39:14   6144s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:39:14   6144s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:39:14   6144s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:39:14   6144s] (I)       readDataFromPlaceDB
[05/27 10:39:14   6144s] (I)       Read net information..
[05/27 10:39:14   6144s] [NR-eGR] Read numTotalNets=24669  numIgnoredNets=0
[05/27 10:39:14   6144s] (I)       Read testcase time = 0.010 seconds
[05/27 10:39:14   6144s] 
[05/27 10:39:14   6144s] (I)       early_global_route_priority property id does not exist.
[05/27 10:39:14   6144s] (I)       Start initializing grid graph
[05/27 10:39:14   6144s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:39:14   6144s] (I)       End initializing grid graph
[05/27 10:39:14   6144s] (I)       Model blockages into capacity
[05/27 10:39:14   6144s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:39:14   6144s] (I)       Started Modeling ( Curr Mem: 1891.33 MB )
[05/27 10:39:14   6144s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:39:14   6144s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:39:14   6144s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:39:14   6144s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:39:14   6144s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:39:14   6144s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1891.33 MB )
[05/27 10:39:14   6144s] (I)       -- layer congestion ratio --
[05/27 10:39:14   6144s] (I)       Layer 1 : 0.100000
[05/27 10:39:14   6144s] (I)       Layer 2 : 0.700000
[05/27 10:39:14   6144s] (I)       Layer 3 : 0.700000
[05/27 10:39:14   6144s] (I)       Layer 4 : 0.700000
[05/27 10:39:14   6144s] (I)       Layer 5 : 0.700000
[05/27 10:39:14   6144s] (I)       Layer 6 : 0.700000
[05/27 10:39:14   6144s] (I)       ----------------------------
[05/27 10:39:14   6144s] (I)       Number of ignored nets = 0
[05/27 10:39:14   6144s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:39:14   6144s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:39:14   6144s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:39:14   6144s] (I)       Constructing bin map
[05/27 10:39:14   6144s] (I)       Initialize bin information with width=10080 height=10080
[05/27 10:39:14   6144s] (I)       Done constructing bin map
[05/27 10:39:14   6144s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:39:14   6144s] (I)       Before initializing Early Global Route syMemory usage = 1891.3 MB
[05/27 10:39:14   6144s] (I)       Ndr track 0 does not exist
[05/27 10:39:14   6144s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:39:14   6144s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:39:14   6144s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/27 10:39:14   6144s] (I)       Site width          :   620  (dbu)
[05/27 10:39:14   6144s] (I)       Row height          :  5040  (dbu)
[05/27 10:39:14   6144s] (I)       GCell width         :  5040  (dbu)
[05/27 10:39:14   6144s] (I)       GCell height        :  5040  (dbu)
[05/27 10:39:14   6144s] (I)       Grid                :   268   268     6
[05/27 10:39:14   6144s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:39:14   6144s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:39:14   6144s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:39:14   6144s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:39:14   6144s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:39:14   6144s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:39:14   6144s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:39:14   6144s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:39:14   6144s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:39:14   6144s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:39:14   6144s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:39:14   6144s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:39:14   6144s] (I)       --------------------------------------------------------
[05/27 10:39:14   6144s] 
[05/27 10:39:14   6144s] [NR-eGR] ============ Routing rule table ============
[05/27 10:39:14   6144s] [NR-eGR] Rule id: 0  Nets: 24639 
[05/27 10:39:14   6144s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:39:14   6144s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:39:14   6144s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:39:14   6144s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:39:14   6144s] [NR-eGR] ========================================
[05/27 10:39:14   6144s] [NR-eGR] 
[05/27 10:39:14   6144s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:39:14   6144s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:39:14   6144s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:39:14   6144s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:39:14   6144s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:39:14   6144s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:39:14   6144s] (I)       After initializing Early Global Route syMemory usage = 1894.2 MB
[05/27 10:39:14   6144s] (I)       Finished Loading and Dumping File ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Reset routing kernel
[05/27 10:39:14   6144s] (I)       Started Global Routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       ============= Initialization =============
[05/27 10:39:14   6144s] (I)       totalPins=86877  totalGlobalPin=82232 (94.65%)
[05/27 10:39:14   6144s] (I)       Started Net group 1 ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Build MST ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Generate topology with single threads
[05/27 10:39:14   6144s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:39:14   6144s] (I)       #blocked areas for congestion spreading : 21
[05/27 10:39:14   6144s] [NR-eGR] Layer group 1: route 24639 net(s) in layer range [2, 6]
[05/27 10:39:14   6144s] (I)       
[05/27 10:39:14   6144s] (I)       ============  Phase 1a Route ============
[05/27 10:39:14   6144s] (I)       Started Phase 1a ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Pattern routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:39:14   6144s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Usage: 188737 = (98239 H, 90498 V) = (13.15% H, 12.09% V) = (4.951e+05um H, 4.561e+05um V)
[05/27 10:39:14   6144s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       
[05/27 10:39:14   6144s] (I)       ============  Phase 1b Route ============
[05/27 10:39:14   6144s] (I)       Started Phase 1b ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Monotonic routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Usage: 188737 = (98239 H, 90498 V) = (13.15% H, 12.09% V) = (4.951e+05um H, 4.561e+05um V)
[05/27 10:39:14   6144s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.512345e+05um
[05/27 10:39:14   6144s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       
[05/27 10:39:14   6144s] (I)       ============  Phase 1c Route ============
[05/27 10:39:14   6144s] (I)       Started Phase 1c ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Two level routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Level2 Grid: 54 x 54
[05/27 10:39:14   6144s] (I)       Started Two Level Routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Usage: 188737 = (98239 H, 90498 V) = (13.15% H, 12.09% V) = (4.951e+05um H, 4.561e+05um V)
[05/27 10:39:14   6144s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       
[05/27 10:39:14   6144s] (I)       ============  Phase 1d Route ============
[05/27 10:39:14   6144s] (I)       Started Phase 1d ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Detoured routing ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Usage: 188737 = (98239 H, 90498 V) = (13.15% H, 12.09% V) = (4.951e+05um H, 4.561e+05um V)
[05/27 10:39:14   6144s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       
[05/27 10:39:14   6144s] (I)       ============  Phase 1e Route ============
[05/27 10:39:14   6144s] (I)       Started Phase 1e ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Route legalization ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Usage: 188737 = (98239 H, 90498 V) = (13.15% H, 12.09% V) = (4.951e+05um H, 4.561e+05um V)
[05/27 10:39:14   6144s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.512345e+05um
[05/27 10:39:14   6144s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Started Layer assignment ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Current Layer assignment [Initialization] ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6144s] (I)       Running layer assignment with 1 threads
[05/27 10:39:14   6145s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       
[05/27 10:39:14   6145s] (I)       ============  Phase 1l Route ============
[05/27 10:39:14   6145s] (I)       Started Phase 1l ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       
[05/27 10:39:14   6145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:39:14   6145s] [NR-eGR]                        OverCon            
[05/27 10:39:14   6145s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:39:14   6145s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:39:14   6145s] [NR-eGR] ----------------------------------------------
[05/27 10:39:14   6145s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:39:14   6145s] [NR-eGR]  metal2  (2)        11( 0.02%)   ( 0.02%) 
[05/27 10:39:14   6145s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/27 10:39:14   6145s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 10:39:14   6145s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:39:14   6145s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:39:14   6145s] [NR-eGR] ----------------------------------------------
[05/27 10:39:14   6145s] [NR-eGR] Total               12( 0.01%)   ( 0.01%) 
[05/27 10:39:14   6145s] [NR-eGR] 
[05/27 10:39:14   6145s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:39:14   6145s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:39:14   6145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:39:14   6145s] (I)       ============= track Assignment ============
[05/27 10:39:14   6145s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Started Track Assignment ( Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 10:39:14   6145s] (I)       Running track assignment with 1 threads
[05/27 10:39:14   6145s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:14   6145s] (I)       Run Multi-thread track assignment
[05/27 10:39:15   6145s] (I)       Finished Track Assignment ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Started Export DB wires ( Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Started Export all nets ( Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Started Set wire vias ( Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1894.21 MB )
[05/27 10:39:15   6145s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:39:15   6145s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 86877
[05/27 10:39:15   6145s] [NR-eGR] metal2  (2V) length: 3.441420e+05um, number of vias: 120385
[05/27 10:39:15   6145s] [NR-eGR] metal3  (3H) length: 4.390093e+05um, number of vias: 9792
[05/27 10:39:15   6145s] [NR-eGR] metal4  (4V) length: 1.419356e+05um, number of vias: 1941
[05/27 10:39:15   6145s] [NR-eGR] metal5  (5H) length: 6.790528e+04um, number of vias: 44
[05/27 10:39:15   6145s] [NR-eGR] metal6  (6V) length: 1.583120e+03um, number of vias: 0
[05/27 10:39:15   6145s] [NR-eGR] Total length: 9.945753e+05um, number of vias: 219039
[05/27 10:39:15   6145s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:39:15   6145s] [NR-eGR] Total eGR-routed clock nets wire length: 3.717635e+04um 
[05/27 10:39:15   6145s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:39:15   6146s] Saved RC grid cleaned up.
[05/27 10:39:15   6146s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.63 sec, Curr Mem: 1845.45 MB )
[05/27 10:39:15   6146s] ### Creating LA Mngr. totSessionCpu=1:42:26 mem=1840.5M
[05/27 10:39:15   6146s] LayerId::1 widthSet size::4
[05/27 10:39:15   6146s] LayerId::2 widthSet size::4
[05/27 10:39:15   6146s] LayerId::3 widthSet size::4
[05/27 10:39:15   6146s] LayerId::4 widthSet size::4
[05/27 10:39:15   6146s] LayerId::5 widthSet size::4
[05/27 10:39:15   6146s] LayerId::6 widthSet size::2
[05/27 10:39:15   6146s] Updating RC grid for preRoute extraction ...
[05/27 10:39:15   6146s] Initializing multi-corner capacitance tables ... 
[05/27 10:39:15   6146s] Initializing multi-corner resistance tables ...
[05/27 10:39:15   6146s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:16   6146s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249375 ; uaWl: 1.000000 ; uaWlH: 0.212577 ; aWlH: 0.000000 ; Pmax: 0.835200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:39:16   6146s] ### Creating LA Mngr, finished. totSessionCpu=1:42:26 mem=1840.5M
[05/27 10:39:16   6146s] Extraction called for design 'CHIP' of instances=23262 and nets=29067 using extraction engine 'preRoute' .
[05/27 10:39:16   6146s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:39:16   6146s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:39:16   6146s] PreRoute RC Extraction called for design CHIP.
[05/27 10:39:16   6146s] RC Extraction called in multi-corner(2) mode.
[05/27 10:39:16   6146s] RCMode: PreRoute
[05/27 10:39:16   6146s]       RC Corner Indexes            0       1   
[05/27 10:39:16   6146s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:39:16   6146s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:39:16   6146s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:39:16   6146s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:39:16   6146s] Shrink Factor                : 1.00000
[05/27 10:39:16   6146s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:39:16   6146s] Using capacitance table file ...
[05/27 10:39:16   6146s] LayerId::1 widthSet size::4
[05/27 10:39:16   6146s] LayerId::2 widthSet size::4
[05/27 10:39:16   6146s] LayerId::3 widthSet size::4
[05/27 10:39:16   6146s] LayerId::4 widthSet size::4
[05/27 10:39:16   6146s] LayerId::5 widthSet size::4
[05/27 10:39:16   6146s] LayerId::6 widthSet size::2
[05/27 10:39:16   6146s] Updating RC grid for preRoute extraction ...
[05/27 10:39:16   6146s] Initializing multi-corner capacitance tables ... 
[05/27 10:39:16   6146s] Initializing multi-corner resistance tables ...
[05/27 10:39:16   6146s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:16   6146s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249375 ; uaWl: 1.000000 ; uaWlH: 0.212577 ; aWlH: 0.000000 ; Pmax: 0.835200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:39:16   6146s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1840.453M)
[05/27 10:39:16   6146s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1840.5M
[05/27 10:39:16   6146s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1840.5M
[05/27 10:39:16   6146s] Fast DP-INIT is on for default
[05/27 10:39:16   6146s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.035, MEM:1840.5M
[05/27 10:39:16   6146s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.044, MEM:1840.5M
[05/27 10:39:16   6147s] Starting delay calculation for Setup views
[05/27 10:39:16   6147s] #################################################################################
[05/27 10:39:16   6147s] # Design Stage: PreRoute
[05/27 10:39:16   6147s] # Design Name: CHIP
[05/27 10:39:16   6147s] # Design Mode: 90nm
[05/27 10:39:16   6147s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:39:16   6147s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:39:16   6147s] # Signoff Settings: SI Off 
[05/27 10:39:16   6147s] #################################################################################
[05/27 10:39:18   6148s] Calculate delays in BcWc mode...
[05/27 10:39:18   6148s] Calculate delays in BcWc mode...
[05/27 10:39:18   6148s] Topological Sorting (REAL = 0:00:00.0, MEM = 1852.0M, InitMEM = 1848.5M)
[05/27 10:39:18   6148s] Start delay calculation (fullDC) (1 T). (MEM=1852.01)
[05/27 10:39:18   6149s] End AAE Lib Interpolated Model. (MEM=1868.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:39:29   6159s] Total number of fetched objects 24785
[05/27 10:39:29   6159s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 10:39:29   6159s] End delay calculation. (MEM=1884.46 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 10:39:29   6159s] End delay calculation (fullDC). (MEM=1884.46 CPU=0:00:11.1 REAL=0:00:11.0)
[05/27 10:39:29   6159s] *** CDM Built up (cpu=0:00:12.9  real=0:00:13.0  mem= 1884.5M) ***
[05/27 10:39:30   6161s] *** Done Building Timing Graph (cpu=0:00:14.3 real=0:00:14.0 totSessionCpu=1:42:41 mem=1884.5M)
[05/27 10:39:31   6162s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.524  |
|           TNS (ns):| -8.730  |
|    Violating Paths:|   48    |
|          All Paths:|  7264   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1340 (1340)    |    -69     |   1341 (1341)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.987%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:27, mem = 1496.7M, totSessionCpu=1:42:42 **
[05/27 10:39:31   6162s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 10:39:31   6162s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:39:31   6162s] ### Creating PhyDesignMc. totSessionCpu=1:42:42 mem=1856.7M
[05/27 10:39:31   6162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.7M
[05/27 10:39:31   6162s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:39:32   6162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:     Starting CMU at level 3, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:1856.7M
[05/27 10:39:32   6162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1856.7MB).
[05/27 10:39:32   6162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:1856.7M
[05/27 10:39:32   6162s] TotalInstCnt at PhyDesignMc Initialization: 22,959
[05/27 10:39:32   6162s] ### Creating PhyDesignMc, finished. totSessionCpu=1:42:43 mem=1856.7M
[05/27 10:39:32   6162s] TotalInstCnt at PhyDesignMc Destruction: 22,959
[05/27 10:39:32   6162s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:39:32   6162s] ### Creating PhyDesignMc. totSessionCpu=1:42:43 mem=1856.7M
[05/27 10:39:32   6162s] OPERPROF: Starting DPlace-Init at level 1, MEM:1856.7M
[05/27 10:39:32   6162s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:39:32   6162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:     Starting CMU at level 3, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1856.7M
[05/27 10:39:32   6162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1856.7M
[05/27 10:39:32   6162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1856.7MB).
[05/27 10:39:32   6162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1856.7M
[05/27 10:39:32   6162s] TotalInstCnt at PhyDesignMc Initialization: 22,959
[05/27 10:39:32   6162s] ### Creating PhyDesignMc, finished. totSessionCpu=1:42:43 mem=1856.7M
[05/27 10:39:32   6162s] TotalInstCnt at PhyDesignMc Destruction: 22,959
[05/27 10:39:32   6162s] *** Starting optimizing excluded clock nets MEM= 1856.7M) ***
[05/27 10:39:32   6162s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1856.7M) ***
[05/27 10:39:32   6162s] The useful skew maximum allowed delay set by user is: 1
[05/27 10:39:36   6166s] Deleting Lib Analyzer.
[05/27 10:39:36   6166s] 
[05/27 10:39:36   6166s] Optimization is working on the following views:
[05/27 10:39:36   6166s]   Setup views: av_scan_mode_max 
[05/27 10:39:36   6166s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/27 10:39:36   6166s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:39:36   6166s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:39:36   6166s] Info: 30 io nets excluded
[05/27 10:39:36   6166s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:39:36   6166s] ### Creating LA Mngr. totSessionCpu=1:42:47 mem=1856.7M
[05/27 10:39:36   6166s] ### Creating LA Mngr, finished. totSessionCpu=1:42:47 mem=1856.7M
[05/27 10:39:36   6166s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:47.0/2:07:58.1 (0.8), mem = 1856.7M
[05/27 10:39:36   6166s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.24
[05/27 10:39:36   6166s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:39:36   6166s] ### Creating PhyDesignMc. totSessionCpu=1:42:47 mem=1864.7M
[05/27 10:39:36   6166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1864.7M
[05/27 10:39:36   6166s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:39:36   6166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1864.7M
[05/27 10:39:36   6167s] OPERPROF:     Starting CMU at level 3, MEM:1864.7M
[05/27 10:39:36   6167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1864.7M
[05/27 10:39:36   6167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1864.7M
[05/27 10:39:36   6167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1864.7MB).
[05/27 10:39:36   6167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1864.7M
[05/27 10:39:36   6167s] TotalInstCnt at PhyDesignMc Initialization: 22,959
[05/27 10:39:36   6167s] ### Creating PhyDesignMc, finished. totSessionCpu=1:42:47 mem=1864.7M
[05/27 10:39:36   6167s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:36   6167s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:36   6167s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:37   6167s] 
[05/27 10:39:37   6167s] Creating Lib Analyzer ...
[05/27 10:39:37   6167s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:37   6167s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:39:37   6167s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:39:37   6167s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:39:37   6167s] 
[05/27 10:39:37   6167s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:40   6171s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:42:51 mem=1972.9M
[05/27 10:39:40   6171s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:42:51 mem=1972.9M
[05/27 10:39:40   6171s] Creating Lib Analyzer, finished. 
[05/27 10:39:40   6171s] 
[05/27 10:39:40   6171s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:39:42   6173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1992.0M
[05/27 10:39:42   6173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1992.0M
[05/27 10:39:42   6173s] 
[05/27 10:39:42   6173s] Netlist preparation processing... 
[05/27 10:39:42   6173s] Removed 0 instance
[05/27 10:39:42   6173s] *info: Marking 0 isolation instances dont touch
[05/27 10:39:42   6173s] *info: Marking 0 level shifter instances dont touch
[05/27 10:39:43   6173s] TotalInstCnt at PhyDesignMc Destruction: 22,959
[05/27 10:39:43   6173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.24
[05/27 10:39:43   6173s] *** AreaOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 1:42:53.5/2:08:04.6 (0.8), mem = 1972.9M
[05/27 10:39:43   6173s] 
[05/27 10:39:43   6173s] =============================================================================================
[05/27 10:39:43   6173s]  Step TAT Report for SimplifyNetlist #4
[05/27 10:39:43   6173s] =============================================================================================
[05/27 10:39:43   6173s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:39:43   6173s] ---------------------------------------------------------------------------------------------
[05/27 10:39:43   6173s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  54.1 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:39:43   6173s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:39:43   6173s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:39:43   6173s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:39:43   6173s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:39:43   6173s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 10:39:43   6173s] [ MISC                   ]          0:00:02.5  (  37.1 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 10:39:43   6173s] ---------------------------------------------------------------------------------------------
[05/27 10:39:43   6173s]  SimplifyNetlist #4 TOTAL           0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.6    1.0
[05/27 10:39:43   6173s] ---------------------------------------------------------------------------------------------
[05/27 10:39:43   6173s] 
[05/27 10:39:44   6174s] 
[05/27 10:39:44   6174s] Active setup views:
[05/27 10:39:44   6174s]  av_scan_mode_max
[05/27 10:39:44   6174s]   Dominating endpoints: 0
[05/27 10:39:44   6174s]   Dominating TNS: -0.000
[05/27 10:39:44   6174s] 
[05/27 10:39:44   6174s] Deleting Lib Analyzer.
[05/27 10:39:44   6174s] Begin: GigaOpt Global Optimization
[05/27 10:39:44   6174s] *info: use new DP (enabled)
[05/27 10:39:44   6174s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 10:39:44   6174s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:39:44   6174s] Info: 30 io nets excluded
[05/27 10:39:44   6174s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:39:44   6174s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:42:54.7/2:08:05.8 (0.8), mem = 1916.9M
[05/27 10:39:44   6174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.25
[05/27 10:39:44   6174s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:39:44   6174s] ### Creating PhyDesignMc. totSessionCpu=1:42:55 mem=1916.9M
[05/27 10:39:44   6174s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:39:44   6174s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.9M
[05/27 10:39:44   6174s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:39:44   6174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.9M
[05/27 10:39:44   6174s] OPERPROF:     Starting CMU at level 3, MEM:1916.9M
[05/27 10:39:44   6174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1916.9M
[05/27 10:39:44   6174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1916.9M
[05/27 10:39:44   6174s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1916.9MB).
[05/27 10:39:44   6174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1916.9M
[05/27 10:39:44   6174s] TotalInstCnt at PhyDesignMc Initialization: 22,959
[05/27 10:39:44   6174s] ### Creating PhyDesignMc, finished. totSessionCpu=1:42:55 mem=1916.9M
[05/27 10:39:44   6174s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:44   6175s] 
[05/27 10:39:44   6175s] Creating Lib Analyzer ...
[05/27 10:39:44   6175s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:39:44   6175s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:39:44   6175s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:39:44   6175s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:39:44   6175s] 
[05/27 10:39:44   6175s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:39:48   6178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:42:59 mem=1916.9M
[05/27 10:39:48   6178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:42:59 mem=1916.9M
[05/27 10:39:48   6178s] Creating Lib Analyzer, finished. 
[05/27 10:39:48   6178s] 
[05/27 10:39:48   6178s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:39:56   6186s] *info: 30 io nets excluded
[05/27 10:39:56   6186s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:39:56   6186s] *info: 2 clock nets excluded
[05/27 10:39:56   6186s] *info: 2 special nets excluded.
[05/27 10:39:56   6186s] *info: 4326 no-driver nets excluded.
[05/27 10:39:58   6189s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1936.0M
[05/27 10:39:58   6189s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1936.0M
[05/27 10:39:59   6189s] ** GigaOpt Global Opt WNS Slack -0.524  TNS Slack -8.730 
[05/27 10:39:59   6189s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:39:59   6189s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:39:59   6189s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:39:59   6189s] |  -0.524|  -8.730|    77.99%|   0:00:00.0| 1936.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:40:07   6198s] |  -0.534|  -8.151|    77.99%|   0:00:08.0| 1974.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:09   6199s] |  -0.534|  -8.151|    77.99%|   0:00:02.0| 1974.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:09   6200s] |  -0.534|  -8.151|    77.99%|   0:00:00.0| 1974.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:13   6204s] |  -0.534|  -8.135|    77.99%|   0:00:04.0| 1974.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:22   6213s] |  -0.534|  -8.129|    77.97%|   0:00:09.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:23   6213s] |  -0.534|  -8.129|    77.97%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:23   6214s] |  -0.534|  -8.129|    77.97%|   0:00:00.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:24   6214s] |  -0.534|  -8.129|    77.97%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:26   6217s] |  -0.534|  -8.129|    77.97%|   0:00:02.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:27   6217s] |  -0.534|  -8.129|    77.97%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:27   6218s] |  -0.534|  -8.129|    77.97%|   0:00:00.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:28   6218s] |  -0.527|  -8.075|    77.97%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:29   6220s] |  -0.527|  -8.075|    77.96%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:30   6220s] |  -0.527|  -8.075|    77.96%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:30   6221s] |  -0.527|  -8.075|    77.96%|   0:00:00.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:31   6221s] |  -0.527|  -8.075|    77.97%|   0:00:01.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:33   6224s] |  -0.527|  -8.075|    77.97%|   0:00:02.0| 1993.2M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 10:40:33   6224s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:40:33   6224s] 
[05/27 10:40:33   6224s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:34.4 real=0:00:34.0 mem=1993.2M) ***
[05/27 10:40:33   6224s] 
[05/27 10:40:33   6224s] *** Finish pre-CTS Setup Fixing (cpu=0:00:34.4 real=0:00:34.0 mem=1993.2M) ***
[05/27 10:40:33   6224s] Bottom Preferred Layer:
[05/27 10:40:33   6224s]     None
[05/27 10:40:33   6224s] Via Pillar Rule:
[05/27 10:40:33   6224s]     None
[05/27 10:40:33   6224s] ** GigaOpt Global Opt End WNS Slack -0.527  TNS Slack -8.075 
[05/27 10:40:33   6224s] TotalInstCnt at PhyDesignMc Destruction: 22,935
[05/27 10:40:33   6224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.25
[05/27 10:40:33   6224s] *** SetupOpt [finish] : cpu/real = 0:00:49.7/0:00:49.7 (1.0), totSession cpu/real = 1:43:44.5/2:08:55.6 (0.8), mem = 1974.1M
[05/27 10:40:33   6224s] 
[05/27 10:40:33   6224s] =============================================================================================
[05/27 10:40:33   6224s]  Step TAT Report for GlobalOpt #4
[05/27 10:40:33   6224s] =============================================================================================
[05/27 10:40:33   6224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:40:33   6224s] ---------------------------------------------------------------------------------------------
[05/27 10:40:33   6224s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.1
[05/27 10:40:33   6224s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   7.3 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:40:33   6224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:40:33   6224s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:40:33   6224s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 10:40:33   6224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:40:33   6224s] [ TransformInit          ]      1   0:00:10.5  (  21.2 % )     0:00:10.5 /  0:00:10.5    1.0
[05/27 10:40:33   6224s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.1 % )     0:00:34.2 /  0:00:34.2    1.0
[05/27 10:40:33   6224s] [ OptGetWeight           ]     17   0:00:03.4  (   6.9 % )     0:00:03.4 /  0:00:03.4    1.0
[05/27 10:40:33   6224s] [ OptEval                ]     17   0:00:20.5  (  41.3 % )     0:00:20.5 /  0:00:20.5    1.0
[05/27 10:40:33   6224s] [ OptCommit              ]     17   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 10:40:33   6224s] [ IncrTimingUpdate       ]     10   0:00:00.9  (   1.9 % )     0:00:00.9 /  0:00:00.9    1.0
[05/27 10:40:33   6224s] [ PostCommitDelayCalc    ]     17   0:00:00.8  (   1.5 % )     0:00:00.8 /  0:00:00.7    0.9
[05/27 10:40:33   6224s] [ SetupOptGetWorkingSet  ]     17   0:00:03.1  (   6.2 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 10:40:33   6224s] [ SetupOptGetActiveNode  ]     17   0:00:01.0  (   2.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:40:33   6224s] [ SetupOptSlackGraph     ]     17   0:00:04.3  (   8.7 % )     0:00:04.3 /  0:00:04.4    1.0
[05/27 10:40:33   6224s] [ MISC                   ]          0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 10:40:33   6224s] ---------------------------------------------------------------------------------------------
[05/27 10:40:33   6224s]  GlobalOpt #4 TOTAL                 0:00:49.7  ( 100.0 % )     0:00:49.7 /  0:00:49.7    1.0
[05/27 10:40:33   6224s] ---------------------------------------------------------------------------------------------
[05/27 10:40:33   6224s] 
[05/27 10:40:33   6224s] End: GigaOpt Global Optimization
[05/27 10:40:34   6224s] *** Timing NOT met, worst failing slack is -0.527
[05/27 10:40:34   6224s] *** Check timing (0:00:00.0)
[05/27 10:40:34   6224s] Deleting Lib Analyzer.
[05/27 10:40:34   6224s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/27 10:40:34   6224s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:40:34   6224s] Info: 30 io nets excluded
[05/27 10:40:34   6224s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:40:34   6224s] ### Creating LA Mngr. totSessionCpu=1:43:45 mem=1915.1M
[05/27 10:40:34   6224s] ### Creating LA Mngr, finished. totSessionCpu=1:43:45 mem=1915.1M
[05/27 10:40:34   6224s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/27 10:40:34   6224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:40:34   6224s] ### Creating PhyDesignMc. totSessionCpu=1:43:45 mem=1934.2M
[05/27 10:40:34   6224s] OPERPROF: Starting DPlace-Init at level 1, MEM:1934.2M
[05/27 10:40:34   6224s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:40:34   6224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1934.2M
[05/27 10:40:34   6224s] OPERPROF:     Starting CMU at level 3, MEM:1934.2M
[05/27 10:40:34   6224s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1934.2M
[05/27 10:40:34   6224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.036, MEM:1934.2M
[05/27 10:40:34   6224s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1934.2MB).
[05/27 10:40:34   6224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.071, MEM:1934.2M
[05/27 10:40:34   6224s] TotalInstCnt at PhyDesignMc Initialization: 22,935
[05/27 10:40:34   6224s] ### Creating PhyDesignMc, finished. totSessionCpu=1:43:45 mem=1934.2M
[05/27 10:40:34   6224s] Begin: Area Reclaim Optimization
[05/27 10:40:34   6224s] 
[05/27 10:40:34   6224s] Creating Lib Analyzer ...
[05/27 10:40:34   6224s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:40:34   6224s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:40:34   6224s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:40:34   6224s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:40:34   6224s] 
[05/27 10:40:34   6224s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:40:37   6227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:43:48 mem=1936.2M
[05/27 10:40:37   6227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:43:48 mem=1936.2M
[05/27 10:40:37   6227s] Creating Lib Analyzer, finished. 
[05/27 10:40:37   6227s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:43:47.9/2:08:59.0 (0.8), mem = 1936.2M
[05/27 10:40:37   6227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.26
[05/27 10:40:37   6227s] 
[05/27 10:40:37   6227s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:40:38   6229s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1936.2M
[05/27 10:40:38   6229s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1936.2M
[05/27 10:40:38   6229s] Reclaim Optimization WNS Slack -0.527  TNS Slack -8.075 Density 77.97
[05/27 10:40:38   6229s] +----------+---------+--------+--------+------------+--------+
[05/27 10:40:38   6229s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:40:38   6229s] +----------+---------+--------+--------+------------+--------+
[05/27 10:40:38   6229s] |    77.97%|        -|  -0.527|  -8.075|   0:00:00.0| 1936.2M|
[05/27 10:40:45   6236s] |    77.95%|        8|  -0.527|  -8.075|   0:00:07.0| 1974.4M|
[05/27 10:40:45   6236s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:40:45   6236s] |    77.95%|        0|  -0.527|  -8.075|   0:00:00.0| 1974.4M|
[05/27 10:40:48   6238s] |    77.93%|        9|  -0.527|  -8.075|   0:00:03.0| 1974.4M|
[05/27 10:40:59   6249s] |    77.83%|      243|  -0.525|  -8.109|   0:00:11.0| 1974.4M|
[05/27 10:40:59   6250s] |    77.83%|        5|  -0.525|  -8.109|   0:00:00.0| 1974.4M|
[05/27 10:40:59   6250s] |    77.82%|        1|  -0.525|  -8.109|   0:00:00.0| 1974.4M|
[05/27 10:40:59   6250s] |    77.82%|        1|  -0.525|  -8.109|   0:00:00.0| 1974.4M|
[05/27 10:41:00   6250s] |    77.82%|        0|  -0.525|  -8.109|   0:00:01.0| 1974.4M|
[05/27 10:41:00   6250s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:41:00   6250s] |    77.82%|        0|  -0.525|  -8.109|   0:00:00.0| 1974.4M|
[05/27 10:41:00   6250s] +----------+---------+--------+--------+------------+--------+
[05/27 10:41:00   6250s] Reclaim Optimization End WNS Slack -0.524  TNS Slack -8.109 Density 77.82
[05/27 10:41:00   6250s] 
[05/27 10:41:00   6250s] ** Summary: Restruct = 8 Buffer Deletion = 3 Declone = 11 Resize = 129 **
[05/27 10:41:00   6250s] --------------------------------------------------------------
[05/27 10:41:00   6250s] |                                   | Total     | Sequential |
[05/27 10:41:00   6250s] --------------------------------------------------------------
[05/27 10:41:00   6250s] | Num insts resized                 |     126  |       3    |
[05/27 10:41:00   6250s] | Num insts undone                  |     121  |       0    |
[05/27 10:41:00   6250s] | Num insts Downsized               |     126  |       3    |
[05/27 10:41:00   6250s] | Num insts Samesized               |       0  |       0    |
[05/27 10:41:00   6250s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:41:00   6250s] | Num multiple commits+uncommits    |       3  |       -    |
[05/27 10:41:00   6250s] --------------------------------------------------------------
[05/27 10:41:00   6250s] Bottom Preferred Layer:
[05/27 10:41:00   6250s]     None
[05/27 10:41:00   6250s] Via Pillar Rule:
[05/27 10:41:00   6250s]     None
[05/27 10:41:00   6250s] End: Core Area Reclaim Optimization (cpu = 0:00:25.9) (real = 0:00:26.0) **
[05/27 10:41:00   6250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.26
[05/27 10:41:00   6250s] *** AreaOpt [finish] : cpu/real = 0:00:22.9/0:00:22.9 (1.0), totSession cpu/real = 1:44:10.7/2:09:21.9 (0.8), mem = 1974.4M
[05/27 10:41:00   6250s] 
[05/27 10:41:00   6250s] =============================================================================================
[05/27 10:41:00   6250s]  Step TAT Report for AreaOpt #23
[05/27 10:41:00   6250s] =============================================================================================
[05/27 10:41:00   6250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:41:00   6250s] ---------------------------------------------------------------------------------------------
[05/27 10:41:00   6250s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:41:00   6250s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  11.6 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 10:41:00   6250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:41:00   6250s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:41:00   6250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:41:00   6250s] [ OptSingleIteration     ]      9   0:00:00.6  (   2.2 % )     0:00:20.5 /  0:00:20.5    1.0
[05/27 10:41:00   6250s] [ OptGetWeight           ]    715   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[05/27 10:41:00   6250s] [ OptEval                ]    715   0:00:12.8  (  49.4 % )     0:00:12.8 /  0:00:12.7    1.0
[05/27 10:41:00   6250s] [ OptCommit              ]    715   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.2
[05/27 10:41:00   6250s] [ IncrTimingUpdate       ]    134   0:00:04.1  (  15.7 % )     0:00:04.1 /  0:00:04.0    1.0
[05/27 10:41:00   6250s] [ PostCommitDelayCalc    ]    766   0:00:02.9  (  11.2 % )     0:00:02.9 /  0:00:02.9    1.0
[05/27 10:41:00   6250s] [ MISC                   ]          0:00:02.1  (   8.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/27 10:41:00   6250s] ---------------------------------------------------------------------------------------------
[05/27 10:41:00   6250s]  AreaOpt #23 TOTAL                  0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:25.9    1.0
[05/27 10:41:00   6250s] ---------------------------------------------------------------------------------------------
[05/27 10:41:00   6250s] 
[05/27 10:41:00   6250s] Executing incremental physical updates
[05/27 10:41:00   6250s] Executing incremental physical updates
[05/27 10:41:00   6250s] TotalInstCnt at PhyDesignMc Destruction: 22,914
[05/27 10:41:00   6250s] End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=1917.31M, totSessionCpu=1:44:11).
[05/27 10:41:00   6251s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1917.3M
[05/27 10:41:00   6251s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:1917.3M
[05/27 10:41:00   6251s] **INFO: Flow update: Design is easy to close.
[05/27 10:41:00   6251s] 
[05/27 10:41:00   6251s] *** Start incrementalPlace ***
[05/27 10:41:00   6251s] User Input Parameters:
[05/27 10:41:00   6251s] - Congestion Driven    : On
[05/27 10:41:00   6251s] - Timing Driven        : On
[05/27 10:41:00   6251s] - Area-Violation Based : On
[05/27 10:41:00   6251s] - Start Rollback Level : -5
[05/27 10:41:00   6251s] - Legalized            : On
[05/27 10:41:00   6251s] - Window Based         : Off
[05/27 10:41:00   6251s] - eDen incr mode       : Off
[05/27 10:41:00   6251s] - Small incr mode      : Off
[05/27 10:41:00   6251s] 
[05/27 10:41:00   6251s] no activity file in design. spp won't run.
[05/27 10:41:01   6251s] Effort level <high> specified for reg2reg path_group
[05/27 10:41:01   6252s] Collecting buffer chain nets ...
[05/27 10:41:01   6252s] No Views given, use default active views for adaptive view pruning
[05/27 10:41:01   6252s] SKP will enable view:
[05/27 10:41:01   6252s]   av_scan_mode_max
[05/27 10:41:01   6252s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1919.3M
[05/27 10:41:01   6252s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.019, MEM:1919.3M
[05/27 10:41:01   6252s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1919.3M
[05/27 10:41:01   6252s] Starting Early Global Route congestion estimation: mem = 1919.3M
[05/27 10:41:01   6252s] (I)       Started Loading and Dumping File ( Curr Mem: 1919.31 MB )
[05/27 10:41:01   6252s] (I)       Reading DB...
[05/27 10:41:01   6252s] (I)       Read data from FE... (mem=1919.3M)
[05/27 10:41:01   6252s] (I)       Read nodes and places... (mem=1919.3M)
[05/27 10:41:01   6252s] (I)       Done Read nodes and places (cpu=0.030s, mem=1925.7M)
[05/27 10:41:01   6252s] (I)       Read nets... (mem=1925.7M)
[05/27 10:41:01   6252s] (I)       Done Read nets (cpu=0.080s, mem=1932.2M)
[05/27 10:41:01   6252s] (I)       Done Read data from FE (cpu=0.110s, mem=1932.2M)
[05/27 10:41:01   6252s] (I)       before initializing RouteDB syMemory usage = 1932.2 MB
[05/27 10:41:01   6252s] (I)       == Non-default Options ==
[05/27 10:41:01   6252s] (I)       Maximum routing layer                              : 6
[05/27 10:41:01   6252s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 10:41:01   6252s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:41:01   6252s] (I)       Use row-based GCell size
[05/27 10:41:01   6252s] (I)       GCell unit size  : 5040
[05/27 10:41:01   6252s] (I)       GCell multiplier : 1
[05/27 10:41:01   6252s] (I)       build grid graph
[05/27 10:41:01   6252s] (I)       build grid graph start
[05/27 10:41:01   6252s] [NR-eGR] Track table information for default rule: 
[05/27 10:41:01   6252s] [NR-eGR] metal1 has no routable track
[05/27 10:41:01   6252s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:41:01   6252s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:41:01   6252s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:41:01   6252s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:41:01   6252s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:41:01   6252s] (I)       build grid graph end
[05/27 10:41:01   6252s] (I)       ===========================================================================
[05/27 10:41:01   6252s] (I)       == Report All Rule Vias ==
[05/27 10:41:01   6252s] (I)       ===========================================================================
[05/27 10:41:01   6252s] (I)        Via Rule : (Default)
[05/27 10:41:01   6252s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:41:01   6252s] (I)       ---------------------------------------------------------------------------
[05/27 10:41:01   6252s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:41:01   6252s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:41:01   6252s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:41:01   6252s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:41:01   6252s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:41:01   6252s] (I)       ===========================================================================
[05/27 10:41:02   6252s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1932.19 MB )
[05/27 10:41:02   6252s] (I)       Num PG vias on layer 2 : 0
[05/27 10:41:02   6252s] (I)       Num PG vias on layer 3 : 0
[05/27 10:41:02   6252s] (I)       Num PG vias on layer 4 : 0
[05/27 10:41:02   6252s] (I)       Num PG vias on layer 5 : 0
[05/27 10:41:02   6252s] (I)       Num PG vias on layer 6 : 0
[05/27 10:41:02   6252s] [NR-eGR] Read 32960 PG shapes
[05/27 10:41:02   6252s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1932.19 MB )
[05/27 10:41:02   6252s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:41:02   6252s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:41:02   6252s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:41:02   6252s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:41:02   6252s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:41:02   6252s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:41:02   6252s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:41:02   6252s] (I)       readDataFromPlaceDB
[05/27 10:41:02   6252s] (I)       Read net information..
[05/27 10:41:02   6252s] [NR-eGR] Read numTotalNets=24624  numIgnoredNets=0
[05/27 10:41:02   6252s] (I)       Read testcase time = 0.010 seconds
[05/27 10:41:02   6252s] 
[05/27 10:41:02   6252s] (I)       early_global_route_priority property id does not exist.
[05/27 10:41:02   6252s] (I)       Start initializing grid graph
[05/27 10:41:02   6252s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:41:02   6252s] (I)       End initializing grid graph
[05/27 10:41:02   6252s] (I)       Model blockages into capacity
[05/27 10:41:02   6252s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:41:02   6252s] (I)       Started Modeling ( Curr Mem: 1937.64 MB )
[05/27 10:41:02   6252s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:41:02   6252s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:41:02   6252s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:41:02   6252s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:41:02   6252s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:41:02   6252s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1937.64 MB )
[05/27 10:41:02   6252s] (I)       -- layer congestion ratio --
[05/27 10:41:02   6252s] (I)       Layer 1 : 0.100000
[05/27 10:41:02   6252s] (I)       Layer 2 : 0.700000
[05/27 10:41:02   6252s] (I)       Layer 3 : 0.700000
[05/27 10:41:02   6252s] (I)       Layer 4 : 0.700000
[05/27 10:41:02   6252s] (I)       Layer 5 : 0.700000
[05/27 10:41:02   6252s] (I)       Layer 6 : 0.700000
[05/27 10:41:02   6252s] (I)       ----------------------------
[05/27 10:41:02   6252s] (I)       Number of ignored nets = 0
[05/27 10:41:02   6252s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:41:02   6252s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:41:02   6252s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:41:02   6252s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:41:02   6252s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:41:02   6252s] (I)       Before initializing Early Global Route syMemory usage = 1937.6 MB
[05/27 10:41:02   6252s] (I)       Ndr track 0 does not exist
[05/27 10:41:02   6252s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:41:02   6252s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:41:02   6252s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:41:02   6252s] (I)       Site width          :   620  (dbu)
[05/27 10:41:02   6252s] (I)       Row height          :  5040  (dbu)
[05/27 10:41:02   6252s] (I)       GCell width         :  5040  (dbu)
[05/27 10:41:02   6252s] (I)       GCell height        :  5040  (dbu)
[05/27 10:41:02   6252s] (I)       Grid                :   268   268     6
[05/27 10:41:02   6252s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:41:02   6252s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:41:02   6252s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:41:02   6252s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:41:02   6252s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:41:02   6252s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:41:02   6252s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:41:02   6252s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:41:02   6252s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:41:02   6252s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:41:02   6252s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:41:02   6252s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:41:02   6252s] (I)       --------------------------------------------------------
[05/27 10:41:02   6252s] 
[05/27 10:41:02   6252s] [NR-eGR] ============ Routing rule table ============
[05/27 10:41:02   6252s] [NR-eGR] Rule id: 0  Nets: 24594 
[05/27 10:41:02   6252s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:41:02   6252s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:41:02   6252s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:41:02   6252s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:41:02   6252s] [NR-eGR] ========================================
[05/27 10:41:02   6252s] [NR-eGR] 
[05/27 10:41:02   6252s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:41:02   6252s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:41:02   6252s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:41:02   6252s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:41:02   6252s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:41:02   6252s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:41:02   6252s] (I)       After initializing Early Global Route syMemory usage = 1940.5 MB
[05/27 10:41:02   6252s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Reset routing kernel
[05/27 10:41:02   6252s] (I)       Started Global Routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       ============= Initialization =============
[05/27 10:41:02   6252s] (I)       totalPins=86779  totalGlobalPin=82132 (94.65%)
[05/27 10:41:02   6252s] (I)       Started Net group 1 ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Build MST ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Generate topology with single threads
[05/27 10:41:02   6252s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:41:02   6252s] [NR-eGR] Layer group 1: route 24594 net(s) in layer range [2, 6]
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1a Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1a ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Pattern routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 10:41:02   6252s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Usage: 186955 = (96687 H, 90268 V) = (12.95% H, 12.06% V) = (4.873e+05um H, 4.550e+05um V)
[05/27 10:41:02   6252s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1b Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1b ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Monotonic routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Usage: 186955 = (96687 H, 90268 V) = (12.95% H, 12.06% V) = (4.873e+05um H, 4.550e+05um V)
[05/27 10:41:02   6252s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.422532e+05um
[05/27 10:41:02   6252s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1c Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1c ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Two level routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Level2 Grid: 54 x 54
[05/27 10:41:02   6252s] (I)       Started Two Level Routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Usage: 186955 = (96687 H, 90268 V) = (12.95% H, 12.06% V) = (4.873e+05um H, 4.550e+05um V)
[05/27 10:41:02   6252s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1d Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1d ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Detoured routing ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Usage: 186955 = (96687 H, 90268 V) = (12.95% H, 12.06% V) = (4.873e+05um H, 4.550e+05um V)
[05/27 10:41:02   6252s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1e Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1e ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Route legalization ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Usage: 186955 = (96687 H, 90268 V) = (12.95% H, 12.06% V) = (4.873e+05um H, 4.550e+05um V)
[05/27 10:41:02   6252s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.422532e+05um
[05/27 10:41:02   6252s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Started Layer assignment ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Running layer assignment with 1 threads
[05/27 10:41:02   6252s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] (I)       ============  Phase 1l Route ============
[05/27 10:41:02   6252s] (I)       Started Phase 1l ( Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       
[05/27 10:41:02   6252s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:41:02   6252s] [NR-eGR]                        OverCon            
[05/27 10:41:02   6252s] [NR-eGR]                         #Gcell     %Gcell
[05/27 10:41:02   6252s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 10:41:02   6252s] [NR-eGR] ----------------------------------------------
[05/27 10:41:02   6252s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 10:41:02   6252s] [NR-eGR]  metal2  (2)        14( 0.03%)   ( 0.03%) 
[05/27 10:41:02   6252s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[05/27 10:41:02   6252s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/27 10:41:02   6252s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 10:41:02   6252s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 10:41:02   6252s] [NR-eGR] ----------------------------------------------
[05/27 10:41:02   6252s] [NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[05/27 10:41:02   6252s] [NR-eGR] 
[05/27 10:41:02   6252s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1940.52 MB )
[05/27 10:41:02   6252s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:41:02   6252s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:41:02   6252s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:41:02   6252s] Early Global Route congestion estimation runtime: 0.59 seconds, mem = 1940.5M
[05/27 10:41:02   6252s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.593, MEM:1940.5M
[05/27 10:41:02   6252s] OPERPROF: Starting HotSpotCal at level 1, MEM:1940.5M
[05/27 10:41:02   6252s] [hotspot] +------------+---------------+---------------+
[05/27 10:41:02   6252s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:41:02   6252s] [hotspot] +------------+---------------+---------------+
[05/27 10:41:02   6252s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:41:02   6252s] [hotspot] +------------+---------------+---------------+
[05/27 10:41:02   6252s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:41:02   6252s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:41:02   6252s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1940.5M
[05/27 10:41:02   6252s] 
[05/27 10:41:02   6252s] === incrementalPlace Internal Loop 1 ===
[05/27 10:41:02   6252s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 10:41:02   6252s] OPERPROF: Starting IPInitSPData at level 1, MEM:1940.5M
[05/27 10:41:02   6252s] #spOpts: minPadR=1.1 
[05/27 10:41:02   6252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1940.5M
[05/27 10:41:02   6252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.057, MEM:1940.5M
[05/27 10:41:02   6252s] OPERPROF:   Starting post-place ADS at level 2, MEM:1940.5M
[05/27 10:41:02   6253s] ADSU 0.916 -> 0.916. GS 40.320
[05/27 10:41:02   6253s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.070, REAL:0.065, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF:   Starting spMPad at level 2, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF:     Starting spContextMPad at level 3, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1940.5M
[05/27 10:41:02   6253s] no activity file in design. spp won't run.
[05/27 10:41:02   6253s] [spp] 0
[05/27 10:41:02   6253s] [adp] 0:1:1:3
[05/27 10:41:02   6253s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.009, MEM:1940.5M
[05/27 10:41:02   6253s] SP #FI/SF FL/PI 0/0 22914/0
[05/27 10:41:02   6253s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.190, REAL:0.194, MEM:1940.5M
[05/27 10:41:02   6253s] PP off. flexM 0
[05/27 10:41:02   6253s] OPERPROF: Starting CDPad at level 1, MEM:1940.5M
[05/27 10:41:02   6253s] 3DP is on.
[05/27 10:41:02   6253s] 3DP OF M2 0.002, M4 0.000. Diff 0
[05/27 10:41:02   6253s] design sh 0.084.
[05/27 10:41:02   6253s] design sh -0.000.
[05/27 10:41:02   6253s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/27 10:41:02   6253s] design sh 0.081.
[05/27 10:41:02   6253s] CDPadU 1.011 -> 0.923. R=0.915, N=22914, GS=5.040
[05/27 10:41:02   6253s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.281, MEM:1940.5M
[05/27 10:41:02   6253s] OPERPROF: Starting InitSKP at level 1, MEM:1940.5M
[05/27 10:41:02   6253s] no activity file in design. spp won't run.
[05/27 10:41:04   6255s] no activity file in design. spp won't run.
[05/27 10:41:08   6258s] *** Finished SKP initialization (cpu=0:00:05.6, real=0:00:06.0)***
[05/27 10:41:08   6258s] OPERPROF: Finished InitSKP at level 1, CPU:5.650, REAL:5.647, MEM:1966.0M
[05/27 10:41:08   6258s] NP #FI/FS/SF FL/PI: 0/303/0 22914/0
[05/27 10:41:08   6259s] no activity file in design. spp won't run.
[05/27 10:41:08   6259s] 
[05/27 10:41:08   6259s] AB Est...
[05/27 10:41:08   6259s] OPERPROF: Starting npPlace at level 1, MEM:1966.0M
[05/27 10:41:08   6259s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.108, MEM:2003.5M
[05/27 10:41:08   6259s] Iteration  4: Skipped, with CDP Off
[05/27 10:41:08   6259s] 
[05/27 10:41:08   6259s] AB Est...
[05/27 10:41:08   6259s] OPERPROF: Starting npPlace at level 1, MEM:2003.5M
[05/27 10:41:08   6259s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.094, MEM:2003.5M
[05/27 10:41:09   6259s] Iteration  5: Skipped, with CDP Off
[05/27 10:41:09   6259s] 
[05/27 10:41:09   6259s] AB Est...
[05/27 10:41:09   6259s] OPERPROF: Starting npPlace at level 1, MEM:2003.5M
[05/27 10:41:09   6259s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.100, MEM:2003.5M
[05/27 10:41:09   6259s] Iteration  6: Skipped, with CDP Off
[05/27 10:41:09   6259s] OPERPROF: Starting npPlace at level 1, MEM:2003.5M
[05/27 10:41:09   6259s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/27 10:41:09   6259s] No instances found in the vector
[05/27 10:41:09   6259s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2003.5M, DRC: 0)
[05/27 10:41:09   6259s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:41:16   6267s] Iteration  7: Total net bbox = 6.209e+05 (3.39e+05 2.81e+05)
[05/27 10:41:16   6267s]               Est.  stn bbox = 8.332e+05 (4.60e+05 3.73e+05)
[05/27 10:41:16   6267s]               cpu = 0:00:07.4 real = 0:00:07.0 mem = 2043.3M
[05/27 10:41:16   6267s] OPERPROF: Finished npPlace at level 1, CPU:7.420, REAL:7.496, MEM:2043.3M
[05/27 10:41:16   6267s] no activity file in design. spp won't run.
[05/27 10:41:16   6267s] NP #FI/FS/SF FL/PI: 0/303/0 22914/0
[05/27 10:41:17   6267s] no activity file in design. spp won't run.
[05/27 10:41:17   6267s] OPERPROF: Starting npPlace at level 1, MEM:2043.3M
[05/27 10:41:17   6267s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/27 10:41:17   6267s] No instances found in the vector
[05/27 10:41:17   6267s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2043.3M, DRC: 0)
[05/27 10:41:17   6267s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:41:37   6287s] Iteration  8: Total net bbox = 6.565e+05 (3.60e+05 2.97e+05)
[05/27 10:41:37   6287s]               Est.  stn bbox = 8.794e+05 (4.85e+05 3.94e+05)
[05/27 10:41:37   6287s]               cpu = 0:00:20.3 real = 0:00:20.0 mem = 2033.3M
[05/27 10:41:37   6287s] OPERPROF: Finished npPlace at level 1, CPU:20.310, REAL:20.534, MEM:2033.3M
[05/27 10:41:37   6287s] no activity file in design. spp won't run.
[05/27 10:41:37   6287s] NP #FI/FS/SF FL/PI: 0/303/0 22914/0
[05/27 10:41:37   6287s] no activity file in design. spp won't run.
[05/27 10:41:38   6288s] OPERPROF: Starting npPlace at level 1, MEM:2033.3M
[05/27 10:41:38   6288s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 10:41:38   6288s] No instances found in the vector
[05/27 10:41:38   6288s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2033.3M, DRC: 0)
[05/27 10:41:38   6288s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:42:09   6319s] Iteration  9: Total net bbox = 6.848e+05 (3.73e+05 3.12e+05)
[05/27 10:42:09   6319s]               Est.  stn bbox = 9.091e+05 (5.00e+05 4.09e+05)
[05/27 10:42:09   6319s]               cpu = 0:00:31.1 real = 0:00:31.0 mem = 2035.3M
[05/27 10:42:09   6319s] OPERPROF: Finished npPlace at level 1, CPU:31.170, REAL:31.436, MEM:2035.3M
[05/27 10:42:09   6319s] no activity file in design. spp won't run.
[05/27 10:42:09   6319s] NP #FI/FS/SF FL/PI: 0/303/0 22914/0
[05/27 10:42:09   6319s] no activity file in design. spp won't run.
[05/27 10:42:09   6319s] OPERPROF: Starting npPlace at level 1, MEM:2035.3M
[05/27 10:42:09   6319s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 10:42:09   6319s] No instances found in the vector
[05/27 10:42:09   6319s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2035.3M, DRC: 0)
[05/27 10:42:09   6319s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:42:09   6319s] Starting Early Global Route supply map. mem = 2035.3M
[05/27 10:42:10   6319s] Finished Early Global Route supply map. mem = 2051.1M
[05/27 10:43:29   6398s] Iteration 10: Total net bbox = 7.461e+05 (4.03e+05 3.43e+05)
[05/27 10:43:29   6398s]               Est.  stn bbox = 9.676e+05 (5.29e+05 4.39e+05)
[05/27 10:43:29   6398s]               cpu = 0:01:19 real = 0:01:20 mem = 2035.1M
[05/27 10:43:29   6398s] OPERPROF: Finished npPlace at level 1, CPU:79.090, REAL:79.237, MEM:2035.1M
[05/27 10:43:29   6398s] no activity file in design. spp won't run.
[05/27 10:43:29   6398s] NP #FI/FS/SF FL/PI: 0/303/0 22914/0
[05/27 10:43:29   6398s] no activity file in design. spp won't run.
[05/27 10:43:29   6399s] OPERPROF: Starting npPlace at level 1, MEM:2035.1M
[05/27 10:43:29   6399s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 10:43:29   6399s] No instances found in the vector
[05/27 10:43:29   6399s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2035.1M, DRC: 0)
[05/27 10:43:29   6399s] 0 (out of 0) MH cells were successfully legalized.
[05/27 10:43:47   6417s] Iteration 11: Total net bbox = 7.720e+05 (4.15e+05 3.57e+05)
[05/27 10:43:47   6417s]               Est.  stn bbox = 9.939e+05 (5.41e+05 4.53e+05)
[05/27 10:43:47   6417s]               cpu = 0:00:18.2 real = 0:00:18.0 mem = 2037.5M
[05/27 10:43:47   6417s] OPERPROF: Finished npPlace at level 1, CPU:18.290, REAL:18.372, MEM:2037.5M
[05/27 10:43:47   6417s] Move report: Timing Driven Placement moves 22914 insts, mean move: 15.30 um, max move: 233.28 um
[05/27 10:43:47   6417s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_8867_0): (667.74, 401.64) --> (887.44, 415.22)
[05/27 10:43:47   6417s] no activity file in design. spp won't run.
[05/27 10:43:47   6417s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.006, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.029, MEM:2037.5M
[05/27 10:43:47   6417s] 
[05/27 10:43:47   6417s] Finished Incremental Placement (cpu=0:02:45, real=0:02:45, mem=2037.5M)
[05/27 10:43:47   6417s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 10:43:47   6417s] Type 'man IMPSP-9025' for more detail.
[05/27 10:43:47   6417s] CongRepair sets shifter mode to gplace
[05/27 10:43:47   6417s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2037.5M
[05/27 10:43:47   6417s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:43:47   6417s] All LLGs are deleted
[05/27 10:43:47   6417s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2037.5M
[05/27 10:43:47   6417s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2037.5M
[05/27 10:43:47   6417s] Core basic site is core_5040
[05/27 10:43:47   6417s] Fast DP-INIT is on for default
[05/27 10:43:48   6417s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:43:48   6417s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.041, MEM:2038.2M
[05/27 10:43:48   6417s] OPERPROF:         Starting CMU at level 5, MEM:2038.2M
[05/27 10:43:48   6417s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:2038.2M
[05/27 10:43:48   6417s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.053, MEM:2038.2M
[05/27 10:43:48   6417s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2038.2MB).
[05/27 10:43:48   6417s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.170, REAL:0.088, MEM:2038.2M
[05/27 10:43:48   6417s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.170, REAL:0.088, MEM:2038.2M
[05/27 10:43:48   6417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.31
[05/27 10:43:48   6417s] OPERPROF:   Starting RefinePlace at level 2, MEM:2038.2M
[05/27 10:43:48   6417s] *** Starting refinePlace (1:46:58 mem=2038.2M) ***
[05/27 10:43:48   6417s] Total net bbox length = 8.047e+05 (4.451e+05 3.596e+05) (ext = 2.235e+04)
[05/27 10:43:48   6417s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:43:48   6417s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2038.2M
[05/27 10:43:48   6417s] Starting refinePlace ...
[05/27 10:43:48   6417s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:43:48   6417s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:43:48   6418s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2038.2MB) @(1:46:58 - 1:46:58).
[05/27 10:43:48   6418s] Move report: preRPlace moves 22914 insts, mean move: 1.50 um, max move: 8.90 um
[05/27 10:43:48   6418s] 	Max move on inst (top_in/pricing0/mc_core0/U7823): (695.99, 908.25) --> (702.46, 910.68)
[05/27 10:43:48   6418s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: AO222
[05/27 10:43:48   6418s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:43:48   6418s] Placement tweakage begins.
[05/27 10:43:48   6418s] wire length = 1.017e+06
[05/27 10:43:50   6420s] wire length = 9.635e+05
[05/27 10:43:50   6420s] Placement tweakage ends.
[05/27 10:43:50   6420s] Move report: tweak moves 4846 insts, mean move: 4.85 um, max move: 47.74 um
[05/27 10:43:50   6420s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC215_n119): (765.08, 734.28) --> (717.34, 734.28)
[05/27 10:43:50   6420s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=2038.2MB) @(1:46:58 - 1:47:00).
[05/27 10:43:50   6420s] 
[05/27 10:43:50   6420s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:43:51   6420s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:43:51   6420s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2038.2MB) @(1:47:00 - 1:47:01).
[05/27 10:43:51   6420s] Move report: Detail placement moves 22914 insts, mean move: 2.45 um, max move: 49.77 um
[05/27 10:43:51   6420s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC215_n119): (765.18, 732.35) --> (717.34, 734.28)
[05/27 10:43:51   6420s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2038.2MB
[05/27 10:43:51   6420s] Statistics of distance of Instance movement in refine placement:
[05/27 10:43:51   6420s]   maximum (X+Y) =        49.77 um
[05/27 10:43:51   6420s]   inst (top_in/pricing0/mc_core0/FE_OFC215_n119) with max move: (765.18, 732.354) -> (717.34, 734.28)
[05/27 10:43:51   6420s]   mean    (X+Y) =         2.45 um
[05/27 10:43:51   6420s] Summary Report:
[05/27 10:43:51   6420s] Instances move: 22914 (out of 22914 movable)
[05/27 10:43:51   6420s] Instances flipped: 0
[05/27 10:43:51   6420s] Mean displacement: 2.45 um
[05/27 10:43:51   6420s] Max displacement: 49.77 um (Instance: top_in/pricing0/mc_core0/FE_OFC215_n119) (765.18, 732.354) -> (717.34, 734.28)
[05/27 10:43:51   6420s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[05/27 10:43:51   6420s] Total instances moved : 22914
[05/27 10:43:51   6420s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.210, REAL:3.210, MEM:2038.2M
[05/27 10:43:51   6420s] Total net bbox length = 7.624e+05 (3.992e+05 3.632e+05) (ext = 2.228e+04)
[05/27 10:43:51   6420s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2038.2MB
[05/27 10:43:51   6420s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2038.2MB) @(1:46:58 - 1:47:01).
[05/27 10:43:51   6420s] *** Finished refinePlace (1:47:01 mem=2038.2M) ***
[05/27 10:43:51   6420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.31
[05/27 10:43:51   6420s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.280, REAL:3.276, MEM:2038.2M
[05/27 10:43:51   6421s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.510, REAL:3.422, MEM:2038.2M
[05/27 10:43:51   6421s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2038.2M
[05/27 10:43:51   6421s] Starting Early Global Route congestion estimation: mem = 2038.2M
[05/27 10:43:51   6421s] (I)       Started Loading and Dumping File ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Reading DB...
[05/27 10:43:51   6421s] (I)       Read data from FE... (mem=2038.2M)
[05/27 10:43:51   6421s] (I)       Read nodes and places... (mem=2038.2M)
[05/27 10:43:51   6421s] (I)       Done Read nodes and places (cpu=0.020s, mem=2038.2M)
[05/27 10:43:51   6421s] (I)       Read nets... (mem=2038.2M)
[05/27 10:43:51   6421s] (I)       Done Read nets (cpu=0.080s, mem=2038.2M)
[05/27 10:43:51   6421s] (I)       Done Read data from FE (cpu=0.100s, mem=2038.2M)
[05/27 10:43:51   6421s] (I)       before initializing RouteDB syMemory usage = 2038.2 MB
[05/27 10:43:51   6421s] (I)       == Non-default Options ==
[05/27 10:43:51   6421s] (I)       Maximum routing layer                              : 6
[05/27 10:43:51   6421s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 10:43:51   6421s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:43:51   6421s] (I)       Use row-based GCell size
[05/27 10:43:51   6421s] (I)       GCell unit size  : 5040
[05/27 10:43:51   6421s] (I)       GCell multiplier : 1
[05/27 10:43:51   6421s] (I)       build grid graph
[05/27 10:43:51   6421s] (I)       build grid graph start
[05/27 10:43:51   6421s] [NR-eGR] Track table information for default rule: 
[05/27 10:43:51   6421s] [NR-eGR] metal1 has no routable track
[05/27 10:43:51   6421s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:43:51   6421s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:43:51   6421s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:43:51   6421s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:43:51   6421s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:43:51   6421s] (I)       build grid graph end
[05/27 10:43:51   6421s] (I)       ===========================================================================
[05/27 10:43:51   6421s] (I)       == Report All Rule Vias ==
[05/27 10:43:51   6421s] (I)       ===========================================================================
[05/27 10:43:51   6421s] (I)        Via Rule : (Default)
[05/27 10:43:51   6421s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:43:51   6421s] (I)       ---------------------------------------------------------------------------
[05/27 10:43:51   6421s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:43:51   6421s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:43:51   6421s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:43:51   6421s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:43:51   6421s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:43:51   6421s] (I)       ===========================================================================
[05/27 10:43:51   6421s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Num PG vias on layer 2 : 0
[05/27 10:43:51   6421s] (I)       Num PG vias on layer 3 : 0
[05/27 10:43:51   6421s] (I)       Num PG vias on layer 4 : 0
[05/27 10:43:51   6421s] (I)       Num PG vias on layer 5 : 0
[05/27 10:43:51   6421s] (I)       Num PG vias on layer 6 : 0
[05/27 10:43:51   6421s] [NR-eGR] Read 32960 PG shapes
[05/27 10:43:51   6421s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:43:51   6421s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:43:51   6421s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:43:51   6421s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:43:51   6421s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:43:51   6421s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:43:51   6421s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:43:51   6421s] (I)       readDataFromPlaceDB
[05/27 10:43:51   6421s] (I)       Read net information..
[05/27 10:43:51   6421s] [NR-eGR] Read numTotalNets=24624  numIgnoredNets=0
[05/27 10:43:51   6421s] (I)       Read testcase time = 0.000 seconds
[05/27 10:43:51   6421s] 
[05/27 10:43:51   6421s] (I)       early_global_route_priority property id does not exist.
[05/27 10:43:51   6421s] (I)       Start initializing grid graph
[05/27 10:43:51   6421s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:43:51   6421s] (I)       End initializing grid graph
[05/27 10:43:51   6421s] (I)       Model blockages into capacity
[05/27 10:43:51   6421s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:43:51   6421s] (I)       Started Modeling ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:43:51   6421s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:43:51   6421s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:43:51   6421s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:43:51   6421s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:43:51   6421s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       -- layer congestion ratio --
[05/27 10:43:51   6421s] (I)       Layer 1 : 0.100000
[05/27 10:43:51   6421s] (I)       Layer 2 : 0.700000
[05/27 10:43:51   6421s] (I)       Layer 3 : 0.700000
[05/27 10:43:51   6421s] (I)       Layer 4 : 0.700000
[05/27 10:43:51   6421s] (I)       Layer 5 : 0.700000
[05/27 10:43:51   6421s] (I)       Layer 6 : 0.700000
[05/27 10:43:51   6421s] (I)       ----------------------------
[05/27 10:43:51   6421s] (I)       Number of ignored nets = 0
[05/27 10:43:51   6421s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:43:51   6421s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:43:51   6421s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:43:51   6421s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:43:51   6421s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:43:51   6421s] (I)       Before initializing Early Global Route syMemory usage = 2038.2 MB
[05/27 10:43:51   6421s] (I)       Ndr track 0 does not exist
[05/27 10:43:51   6421s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:43:51   6421s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:43:51   6421s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:43:51   6421s] (I)       Site width          :   620  (dbu)
[05/27 10:43:51   6421s] (I)       Row height          :  5040  (dbu)
[05/27 10:43:51   6421s] (I)       GCell width         :  5040  (dbu)
[05/27 10:43:51   6421s] (I)       GCell height        :  5040  (dbu)
[05/27 10:43:51   6421s] (I)       Grid                :   268   268     6
[05/27 10:43:51   6421s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:43:51   6421s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:43:51   6421s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:43:51   6421s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:43:51   6421s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:43:51   6421s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:43:51   6421s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:43:51   6421s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:43:51   6421s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:43:51   6421s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:43:51   6421s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:43:51   6421s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:43:51   6421s] (I)       --------------------------------------------------------
[05/27 10:43:51   6421s] 
[05/27 10:43:51   6421s] [NR-eGR] ============ Routing rule table ============
[05/27 10:43:51   6421s] [NR-eGR] Rule id: 0  Nets: 24594 
[05/27 10:43:51   6421s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:43:51   6421s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:43:51   6421s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:43:51   6421s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:43:51   6421s] [NR-eGR] ========================================
[05/27 10:43:51   6421s] [NR-eGR] 
[05/27 10:43:51   6421s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:43:51   6421s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:43:51   6421s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:43:51   6421s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:43:51   6421s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:43:51   6421s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:43:51   6421s] (I)       After initializing Early Global Route syMemory usage = 2038.2 MB
[05/27 10:43:51   6421s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Reset routing kernel
[05/27 10:43:51   6421s] (I)       Started Global Routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       ============= Initialization =============
[05/27 10:43:51   6421s] (I)       totalPins=86779  totalGlobalPin=82047 (94.55%)
[05/27 10:43:51   6421s] (I)       Started Net group 1 ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Build MST ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Generate topology with single threads
[05/27 10:43:51   6421s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:43:51   6421s] [NR-eGR] Layer group 1: route 24594 net(s) in layer range [2, 6]
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1a Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1a ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Pattern routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 10:43:51   6421s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Usage: 184635 = (95106 H, 89529 V) = (12.74% H, 11.96% V) = (4.793e+05um H, 4.512e+05um V)
[05/27 10:43:51   6421s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1b Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1b ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Monotonic routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Usage: 184635 = (95106 H, 89529 V) = (12.74% H, 11.96% V) = (4.793e+05um H, 4.512e+05um V)
[05/27 10:43:51   6421s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.305604e+05um
[05/27 10:43:51   6421s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1c Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1c ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Two level routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Level2 Grid: 54 x 54
[05/27 10:43:51   6421s] (I)       Started Two Level Routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Usage: 184635 = (95106 H, 89529 V) = (12.74% H, 11.96% V) = (4.793e+05um H, 4.512e+05um V)
[05/27 10:43:51   6421s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1d Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1d ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Detoured routing ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Usage: 184635 = (95106 H, 89529 V) = (12.74% H, 11.96% V) = (4.793e+05um H, 4.512e+05um V)
[05/27 10:43:51   6421s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1e Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1e ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Route legalization ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Usage: 184635 = (95106 H, 89529 V) = (12.74% H, 11.96% V) = (4.793e+05um H, 4.512e+05um V)
[05/27 10:43:51   6421s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.305604e+05um
[05/27 10:43:51   6421s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Started Layer assignment ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Running layer assignment with 1 threads
[05/27 10:43:51   6421s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] (I)       ============  Phase 1l Route ============
[05/27 10:43:51   6421s] (I)       Started Phase 1l ( Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       
[05/27 10:43:51   6421s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:43:51   6421s] [NR-eGR]                        OverCon           OverCon            
[05/27 10:43:51   6421s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 10:43:51   6421s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/27 10:43:51   6421s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:43:51   6421s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:43:51   6421s] [NR-eGR]  metal2  (2)        12( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/27 10:43:51   6421s] [NR-eGR]  metal3  (3)        28( 0.06%)         8( 0.02%)   ( 0.08%) 
[05/27 10:43:51   6421s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:43:51   6421s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:43:51   6421s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:43:51   6421s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:43:51   6421s] [NR-eGR] Total               40( 0.02%)         8( 0.00%)   ( 0.02%) 
[05/27 10:43:51   6421s] [NR-eGR] 
[05/27 10:43:51   6421s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:51   6421s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:43:51   6421s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:43:51   6421s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:43:51   6421s] Early Global Route congestion estimation runtime: 0.58 seconds, mem = 2038.2M
[05/27 10:43:51   6421s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.589, MEM:2038.2M
[05/27 10:43:51   6421s] OPERPROF: Starting HotSpotCal at level 1, MEM:2038.2M
[05/27 10:43:51   6421s] [hotspot] +------------+---------------+---------------+
[05/27 10:43:51   6421s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:43:51   6421s] [hotspot] +------------+---------------+---------------+
[05/27 10:43:51   6421s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:43:51   6421s] [hotspot] +------------+---------------+---------------+
[05/27 10:43:51   6421s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:43:51   6421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:43:51   6421s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:2038.2M
[05/27 10:43:51   6421s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2038.2M
[05/27 10:43:51   6421s] Starting Early Global Route wiring: mem = 2038.2M
[05/27 10:43:52   6421s] (I)       ============= track Assignment ============
[05/27 10:43:52   6421s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2038.22 MB )
[05/27 10:43:52   6421s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6421s] (I)       Started Track Assignment ( Curr Mem: 2038.22 MB )
[05/27 10:43:52   6421s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 10:43:52   6421s] (I)       Running track assignment with 1 threads
[05/27 10:43:52   6421s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6421s] (I)       Run Multi-thread track assignment
[05/27 10:43:52   6422s] (I)       Finished Track Assignment ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Started Export DB wires ( Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Started Export all nets ( Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Started Set wire vias ( Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 2038.22 MB )
[05/27 10:43:52   6422s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:43:52   6422s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 86779
[05/27 10:43:52   6422s] [NR-eGR] metal2  (2V) length: 3.436371e+05um, number of vias: 119778
[05/27 10:43:52   6422s] [NR-eGR] metal3  (3H) length: 4.308969e+05um, number of vias: 9357
[05/27 10:43:52   6422s] [NR-eGR] metal4  (4V) length: 1.344893e+05um, number of vias: 1697
[05/27 10:43:52   6422s] [NR-eGR] metal5  (5H) length: 6.070055e+04um, number of vias: 59
[05/27 10:43:52   6422s] [NR-eGR] metal6  (6V) length: 3.015600e+03um, number of vias: 0
[05/27 10:43:52   6422s] [NR-eGR] Total length: 9.727395e+05um, number of vias: 217670
[05/27 10:43:52   6422s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:43:52   6422s] [NR-eGR] Total eGR-routed clock nets wire length: 3.528411e+04um 
[05/27 10:43:52   6422s] [NR-eGR] --------------------------------------------------------------------------
[05/27 10:43:52   6422s] Early Global Route wiring runtime: 0.76 seconds, mem = 2009.2M
[05/27 10:43:52   6422s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.760, REAL:0.765, MEM:2009.2M
[05/27 10:43:52   6422s] 0 delay mode for cte disabled.
[05/27 10:43:52   6422s] SKP cleared!
[05/27 10:43:52   6422s] 
[05/27 10:43:52   6422s] *** Finished incrementalPlace (cpu=0:02:51, real=0:02:52)***
[05/27 10:43:52   6422s] All LLGs are deleted
[05/27 10:43:52   6422s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2009.2M
[05/27 10:43:52   6422s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:2009.2M
[05/27 10:43:52   6422s] Start to check current routing status for nets...
[05/27 10:43:52   6422s] All nets are already routed correctly.
[05/27 10:43:52   6422s] End to check current routing status for nets (mem=2009.2M)
[05/27 10:43:52   6422s] Extraction called for design 'CHIP' of instances=23217 and nets=29025 using extraction engine 'preRoute' .
[05/27 10:43:52   6422s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:43:52   6422s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:43:52   6422s] PreRoute RC Extraction called for design CHIP.
[05/27 10:43:52   6422s] RC Extraction called in multi-corner(2) mode.
[05/27 10:43:52   6422s] RCMode: PreRoute
[05/27 10:43:52   6422s]       RC Corner Indexes            0       1   
[05/27 10:43:52   6422s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:43:52   6422s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:43:52   6422s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:43:52   6422s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:43:52   6422s] Shrink Factor                : 1.00000
[05/27 10:43:52   6422s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:43:52   6422s] Using capacitance table file ...
[05/27 10:43:52   6422s] LayerId::1 widthSet size::4
[05/27 10:43:52   6422s] LayerId::2 widthSet size::4
[05/27 10:43:52   6422s] LayerId::3 widthSet size::4
[05/27 10:43:52   6422s] LayerId::4 widthSet size::4
[05/27 10:43:52   6422s] LayerId::5 widthSet size::4
[05/27 10:43:52   6422s] LayerId::6 widthSet size::2
[05/27 10:43:52   6422s] Updating RC grid for preRoute extraction ...
[05/27 10:43:52   6422s] Initializing multi-corner capacitance tables ... 
[05/27 10:43:52   6422s] Initializing multi-corner resistance tables ...
[05/27 10:43:53   6422s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:43:53   6422s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248262 ; uaWl: 1.000000 ; uaWlH: 0.203760 ; aWlH: 0.000000 ; Pmax: 0.833500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:43:53   6422s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2009.219M)
[05/27 10:43:54   6423s] Compute RC Scale Done ...
[05/27 10:43:54   6423s] **optDesign ... cpu = 0:04:49, real = 0:04:50, mem = 1484.7M, totSessionCpu=1:47:04 **
[05/27 10:43:54   6423s] #################################################################################
[05/27 10:43:54   6423s] # Design Stage: PreRoute
[05/27 10:43:54   6423s] # Design Name: CHIP
[05/27 10:43:54   6423s] # Design Mode: 90nm
[05/27 10:43:54   6423s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:43:54   6423s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:43:54   6423s] # Signoff Settings: SI Off 
[05/27 10:43:54   6423s] #################################################################################
[05/27 10:43:56   6425s] Calculate delays in BcWc mode...
[05/27 10:43:56   6425s] Topological Sorting (REAL = 0:00:00.0, MEM = 1937.8M, InitMEM = 1934.3M)
[05/27 10:43:56   6425s] Start delay calculation (fullDC) (1 T). (MEM=1937.77)
[05/27 10:43:56   6426s] End AAE Lib Interpolated Model. (MEM=1954.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:44:04   6434s] Total number of fetched objects 24740
[05/27 10:44:05   6434s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[05/27 10:44:05   6434s] End delay calculation. (MEM=1970.22 CPU=0:00:07.4 REAL=0:00:08.0)
[05/27 10:44:05   6434s] End delay calculation (fullDC). (MEM=1970.22 CPU=0:00:09.0 REAL=0:00:09.0)
[05/27 10:44:05   6434s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 1970.2M) ***
[05/27 10:44:07   6437s] *** Timing NOT met, worst failing slack is -0.580
[05/27 10:44:07   6437s] *** Check timing (0:00:00.0)
[05/27 10:44:07   6437s] Deleting Lib Analyzer.
[05/27 10:44:07   6437s] Begin: GigaOpt Optimization in WNS mode
[05/27 10:44:07   6437s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/27 10:44:08   6437s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:44:08   6437s] Info: 30 io nets excluded
[05/27 10:44:08   6437s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:44:08   6437s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:47:17.8/2:12:29.6 (0.8), mem = 1986.2M
[05/27 10:44:08   6437s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.27
[05/27 10:44:08   6437s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:44:08   6437s] ### Creating PhyDesignMc. totSessionCpu=1:47:18 mem=1986.2M
[05/27 10:44:08   6437s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:44:08   6437s] OPERPROF: Starting DPlace-Init at level 1, MEM:1986.2M
[05/27 10:44:08   6437s] #spOpts: minPadR=1.1 
[05/27 10:44:08   6437s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1986.2M
[05/27 10:44:08   6437s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1986.2M
[05/27 10:44:08   6437s] Core basic site is core_5040
[05/27 10:44:08   6437s] Fast DP-INIT is on for default
[05/27 10:44:08   6437s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 10:44:08   6437s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.048, MEM:2002.2M
[05/27 10:44:08   6438s] OPERPROF:     Starting CMU at level 3, MEM:2002.2M
[05/27 10:44:08   6438s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2002.2M
[05/27 10:44:08   6438s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.059, MEM:2002.2M
[05/27 10:44:08   6438s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2002.2MB).
[05/27 10:44:08   6438s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.096, MEM:2002.2M
[05/27 10:44:08   6438s] TotalInstCnt at PhyDesignMc Initialization: 22,914
[05/27 10:44:08   6438s] ### Creating PhyDesignMc, finished. totSessionCpu=1:47:18 mem=2002.2M
[05/27 10:44:08   6438s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:44:08   6438s] 
[05/27 10:44:08   6438s] Creating Lib Analyzer ...
[05/27 10:44:08   6438s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:44:08   6438s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:44:08   6438s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:44:08   6438s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:44:08   6438s] 
[05/27 10:44:08   6438s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:44:11   6441s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:47:22 mem=2002.2M
[05/27 10:44:11   6441s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:47:22 mem=2002.2M
[05/27 10:44:11   6441s] Creating Lib Analyzer, finished. 
[05/27 10:44:11   6441s] 
[05/27 10:44:11   6441s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 10:44:11   6441s] ### Creating LA Mngr. totSessionCpu=1:47:22 mem=2002.2M
[05/27 10:44:11   6441s] ### Creating LA Mngr, finished. totSessionCpu=1:47:22 mem=2002.2M
[05/27 10:44:20   6450s] *info: 30 io nets excluded
[05/27 10:44:21   6450s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:44:21   6450s] *info: 2 clock nets excluded
[05/27 10:44:21   6450s] *info: 2 special nets excluded.
[05/27 10:44:21   6450s] *info: 4329 no-driver nets excluded.
[05/27 10:44:23   6453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.7
[05/27 10:44:25   6455s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 10:44:26   6456s] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -8.880 Density 77.82
[05/27 10:44:26   6456s] Optimizer WNS Pass 0
[05/27 10:44:26   6456s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.580 TNS -8.880; HEPG WNS -0.580 TNS -8.880; all paths WNS -0.580 TNS -8.880
[05/27 10:44:26   6456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2021.3M
[05/27 10:44:26   6456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2021.3M
[05/27 10:44:27   6456s] Active Path Group: reg2reg  
[05/27 10:44:27   6457s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:44:27   6457s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:44:27   6457s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:44:27   6457s] |  -0.580|   -0.580|  -8.880|   -8.880|    77.82%|   0:00:00.0| 2021.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 10:44:49   6478s] |  -0.517|   -0.517|  -7.954|   -7.954|    77.88%|   0:00:22.0| 2021.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:44:56   6486s] |  -0.508|   -0.508|  -7.858|   -7.858|    77.88%|   0:00:07.0| 2040.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:45:26   6516s] |  -0.508|   -0.508|  -7.829|   -7.829|    77.90%|   0:00:30.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:45:31   6521s] |  -0.501|   -0.501|  -7.740|   -7.740|    77.90%|   0:00:05.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:45:43   6533s] |  -0.495|   -0.495|  -7.688|   -7.688|    77.91%|   0:00:12.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:46:16   6566s] |  -0.495|   -0.495|  -7.685|   -7.685|    77.96%|   0:00:33.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:47:04   6614s] |  -0.495|   -0.495|  -7.676|   -7.676|    78.06%|   0:00:48.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:47:16   6626s] |  -0.495|   -0.495|  -7.668|   -7.668|    78.15%|   0:00:12.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:47:36   6646s] |  -0.495|   -0.495|  -7.668|   -7.668|    78.30%|   0:00:20.0| 2035.4M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:47:36   6646s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:47:36   6646s] 
[05/27 10:47:36   6646s] *** Finish Core Optimize Step (cpu=0:03:09 real=0:03:09 mem=2035.4M) ***
[05/27 10:47:36   6646s] 
[05/27 10:47:36   6646s] *** Finished Optimize Step Cumulative (cpu=0:03:09 real=0:03:09 mem=2035.4M) ***
[05/27 10:47:36   6646s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.495 TNS -7.668; HEPG WNS -0.495 TNS -7.668; all paths WNS -0.495 TNS -7.668
[05/27 10:47:36   6646s] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -7.668 Density 78.30
[05/27 10:47:36   6646s] Placement Snapshot: Density distribution:
[05/27 10:47:36   6646s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.65 - 0.70]: 2 (0.62%)
[05/27 10:47:36   6646s] [0.60 - 0.65]: 1 (0.31%)
[05/27 10:47:36   6646s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:47:36   6646s] [0.50 - 0.55]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.45 - 0.50]: 2 (0.62%)
[05/27 10:47:36   6646s] [0.40 - 0.45]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.35 - 0.40]: 8 (2.47%)
[05/27 10:47:36   6646s] [0.30 - 0.35]: 53 (16.36%)
[05/27 10:47:36   6646s] [0.25 - 0.30]: 126 (38.89%)
[05/27 10:47:36   6646s] [0.20 - 0.25]: 108 (33.33%)
[05/27 10:47:36   6646s] [0.15 - 0.20]: 23 (7.10%)
[05/27 10:47:36   6646s] [0.10 - 0.15]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:47:36   6646s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:47:36   6646s] Begin: Area Reclaim Optimization
[05/27 10:47:36   6646s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:46.4/2:15:57.8 (0.8), mem = 2035.4M
[05/27 10:47:37   6647s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2035.4M
[05/27 10:47:37   6647s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2035.4M
[05/27 10:47:37   6647s] Reclaim Optimization WNS Slack -0.495  TNS Slack -7.668 Density 78.30
[05/27 10:47:37   6647s] +----------+---------+--------+--------+------------+--------+
[05/27 10:47:37   6647s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:47:37   6647s] +----------+---------+--------+--------+------------+--------+
[05/27 10:47:37   6647s] |    78.30%|        -|  -0.495|  -7.668|   0:00:00.0| 2035.4M|
[05/27 10:47:37   6647s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:47:40   6650s] |    78.29%|        7|  -0.495|  -7.668|   0:00:03.0| 2035.4M|
[05/27 10:47:40   6650s] |    78.29%|        0|  -0.495|  -7.668|   0:00:00.0| 2035.4M|
[05/27 10:47:40   6650s] +----------+---------+--------+--------+------------+--------+
[05/27 10:47:40   6650s] Reclaim Optimization End WNS Slack -0.495  TNS Slack -7.668 Density 78.29
[05/27 10:47:40   6650s] 
[05/27 10:47:40   6650s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 5 Resize = 0 **
[05/27 10:47:40   6650s] --------------------------------------------------------------
[05/27 10:47:40   6650s] |                                   | Total     | Sequential |
[05/27 10:47:40   6650s] --------------------------------------------------------------
[05/27 10:47:40   6650s] | Num insts resized                 |       0  |       0    |
[05/27 10:47:40   6650s] | Num insts undone                  |       0  |       0    |
[05/27 10:47:40   6650s] | Num insts Downsized               |       0  |       0    |
[05/27 10:47:40   6650s] | Num insts Samesized               |       0  |       0    |
[05/27 10:47:40   6650s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:47:40   6650s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 10:47:40   6650s] --------------------------------------------------------------
[05/27 10:47:40   6650s] Bottom Preferred Layer:
[05/27 10:47:40   6650s]     None
[05/27 10:47:40   6650s] Via Pillar Rule:
[05/27 10:47:40   6650s]     None
[05/27 10:47:40   6650s] End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
[05/27 10:47:40   6650s] *** AreaOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 1:50:50.6/2:16:02.1 (0.8), mem = 2035.4M
[05/27 10:47:40   6650s] 
[05/27 10:47:40   6650s] =============================================================================================
[05/27 10:47:40   6650s]  Step TAT Report for AreaOpt #24
[05/27 10:47:40   6650s] =============================================================================================
[05/27 10:47:40   6650s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:47:40   6650s] ---------------------------------------------------------------------------------------------
[05/27 10:47:40   6650s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:47:40   6650s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:47:40   6650s] [ OptSingleIteration     ]      2   0:00:00.1  (   3.3 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 10:47:40   6650s] [ OptGetWeight           ]    110   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[05/27 10:47:40   6650s] [ OptEval                ]    110   0:00:02.3  (  52.9 % )     0:00:02.3 /  0:00:02.2    1.0
[05/27 10:47:40   6650s] [ OptCommit              ]    110   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.6
[05/27 10:47:40   6650s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[05/27 10:47:40   6650s] [ PostCommitDelayCalc    ]    110   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/27 10:47:40   6650s] [ MISC                   ]          0:00:01.5  (  35.7 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 10:47:40   6650s] ---------------------------------------------------------------------------------------------
[05/27 10:47:40   6650s]  AreaOpt #24 TOTAL                  0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[05/27 10:47:40   6650s] ---------------------------------------------------------------------------------------------
[05/27 10:47:40   6650s] 
[05/27 10:47:40   6650s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2016.39M, totSessionCpu=1:50:51).
[05/27 10:47:40   6650s] Placement Snapshot: Density distribution:
[05/27 10:47:40   6650s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.65 - 0.70]: 2 (0.62%)
[05/27 10:47:40   6650s] [0.60 - 0.65]: 1 (0.31%)
[05/27 10:47:40   6650s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:47:40   6650s] [0.50 - 0.55]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.45 - 0.50]: 2 (0.62%)
[05/27 10:47:40   6650s] [0.40 - 0.45]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.35 - 0.40]: 8 (2.47%)
[05/27 10:47:40   6650s] [0.30 - 0.35]: 53 (16.36%)
[05/27 10:47:40   6650s] [0.25 - 0.30]: 126 (38.89%)
[05/27 10:47:40   6650s] [0.20 - 0.25]: 108 (33.33%)
[05/27 10:47:40   6650s] [0.15 - 0.20]: 23 (7.10%)
[05/27 10:47:40   6650s] [0.10 - 0.15]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:47:40   6650s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:47:40   6650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.21
[05/27 10:47:40   6650s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:       Starting CMU at level 4, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.071, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.071, MEM:2016.4M
[05/27 10:47:40   6650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.32
[05/27 10:47:40   6650s] OPERPROF: Starting RefinePlace at level 1, MEM:2016.4M
[05/27 10:47:40   6650s] *** Starting refinePlace (1:50:51 mem=2016.4M) ***
[05/27 10:47:40   6650s] Total net bbox length = 7.659e+05 (4.012e+05 3.647e+05) (ext = 2.228e+04)
[05/27 10:47:40   6650s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:47:40   6650s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2016.4M
[05/27 10:47:40   6650s] default core: bins with density > 0.750 = 75.73 % ( 259 / 342 )
[05/27 10:47:40   6650s] Density distribution unevenness ratio = 2.601%
[05/27 10:47:40   6650s] RPlace IncrNP Skipped
[05/27 10:47:40   6650s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2016.4MB) @(1:50:51 - 1:50:51).
[05/27 10:47:40   6650s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:2016.4M
[05/27 10:47:40   6650s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2016.4M
[05/27 10:47:40   6650s] Starting refinePlace ...
[05/27 10:47:40   6650s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:47:40   6650s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:47:41   6651s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2019.5MB) @(1:50:51 - 1:50:51).
[05/27 10:47:41   6651s] Move report: preRPlace moves 1410 insts, mean move: 1.96 um, max move: 11.32 um
[05/27 10:47:41   6651s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1218_N981): (672.08, 421.80) --> (670.84, 431.88)
[05/27 10:47:41   6651s] 	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: BUF4
[05/27 10:47:41   6651s] Move report: Detail placement moves 1410 insts, mean move: 1.96 um, max move: 11.32 um
[05/27 10:47:41   6651s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1218_N981): (672.08, 421.80) --> (670.84, 431.88)
[05/27 10:47:41   6651s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2019.5MB
[05/27 10:47:41   6651s] Statistics of distance of Instance movement in refine placement:
[05/27 10:47:41   6651s]   maximum (X+Y) =        11.32 um
[05/27 10:47:41   6651s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1218_N981) with max move: (672.08, 421.8) -> (670.84, 431.88)
[05/27 10:47:41   6651s]   mean    (X+Y) =         1.96 um
[05/27 10:47:41   6651s] Summary Report:
[05/27 10:47:41   6651s] Instances move: 1410 (out of 22970 movable)
[05/27 10:47:41   6651s] Instances flipped: 0
[05/27 10:47:41   6651s] Mean displacement: 1.96 um
[05/27 10:47:41   6651s] Max displacement: 11.32 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_OCPC1218_N981) (672.08, 421.8) -> (670.84, 431.88)
[05/27 10:47:41   6651s] 	Length: 7 sites, height: 1 rows, site name: core_5040, cell type: BUF4
[05/27 10:47:41   6651s] Total instances moved : 1410
[05/27 10:47:41   6651s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.440, MEM:2019.5M
[05/27 10:47:41   6651s] Total net bbox length = 7.672e+05 (4.020e+05 3.652e+05) (ext = 2.228e+04)
[05/27 10:47:41   6651s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2019.5MB
[05/27 10:47:41   6651s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2019.5MB) @(1:50:51 - 1:50:51).
[05/27 10:47:41   6651s] *** Finished refinePlace (1:50:51 mem=2019.5M) ***
[05/27 10:47:41   6651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.32
[05/27 10:47:41   6651s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.522, MEM:2019.5M
[05/27 10:47:41   6651s] *** maximum move = 11.32 um ***
[05/27 10:47:41   6651s] *** Finished re-routing un-routed nets (2019.5M) ***
[05/27 10:47:41   6651s] OPERPROF: Starting DPlace-Init at level 1, MEM:2019.5M
[05/27 10:47:41   6651s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2019.5M
[05/27 10:47:41   6651s] OPERPROF:     Starting CMU at level 3, MEM:2019.5M
[05/27 10:47:41   6651s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2019.5M
[05/27 10:47:41   6651s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2019.5M
[05/27 10:47:41   6651s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:2019.5M
[05/27 10:47:41   6651s] 
[05/27 10:47:41   6651s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2019.5M) ***
[05/27 10:47:41   6651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.21
[05/27 10:47:41   6652s] ** GigaOpt Optimizer WNS Slack -0.495 TNS Slack -7.668 Density 78.29
[05/27 10:47:41   6652s] Optimizer WNS Pass 1
[05/27 10:47:41   6652s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.495 TNS -7.668; HEPG WNS -0.495 TNS -7.668; all paths WNS -0.495 TNS -7.668
[05/27 10:47:41   6652s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2019.5M
[05/27 10:47:41   6652s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2019.5M
[05/27 10:47:42   6652s] Active Path Group: reg2reg  
[05/27 10:47:42   6652s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:47:42   6652s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:47:42   6652s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:47:42   6652s] |  -0.495|   -0.495|  -7.668|   -7.668|    78.29%|   0:00:00.0| 2019.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:50:24   6814s] |  -0.461|   -0.461|  -7.164|   -7.164|    78.46%|   0:02:42.0| 2043.6M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:51:02   6852s] |  -0.462|   -0.462|  -7.174|   -7.174|    78.66%|   0:00:38.0| 2081.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:51:05   6855s] |  -0.462|   -0.462|  -7.174|   -7.174|    78.68%|   0:00:03.0| 2081.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:51:05   6855s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:51:05   6855s] 
[05/27 10:51:05   6855s] *** Finish Core Optimize Step (cpu=0:03:23 real=0:03:23 mem=2081.8M) ***
[05/27 10:51:05   6855s] 
[05/27 10:51:05   6855s] *** Finished Optimize Step Cumulative (cpu=0:03:23 real=0:03:23 mem=2081.8M) ***
[05/27 10:51:05   6855s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.462 TNS -7.174; HEPG WNS -0.462 TNS -7.174; all paths WNS -0.462 TNS -7.174
[05/27 10:51:05   6855s] ** GigaOpt Optimizer WNS Slack -0.462 TNS Slack -7.174 Density 78.68
[05/27 10:51:05   6855s] Placement Snapshot: Density distribution:
[05/27 10:51:05   6855s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.65 - 0.70]: 2 (0.62%)
[05/27 10:51:05   6855s] [0.60 - 0.65]: 1 (0.31%)
[05/27 10:51:05   6855s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:51:05   6855s] [0.50 - 0.55]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.45 - 0.50]: 2 (0.62%)
[05/27 10:51:05   6855s] [0.40 - 0.45]: 0 (0.00%)
[05/27 10:51:05   6855s] [0.35 - 0.40]: 8 (2.47%)
[05/27 10:51:05   6855s] [0.30 - 0.35]: 55 (16.98%)
[05/27 10:51:05   6855s] [0.25 - 0.30]: 118 (36.42%)
[05/27 10:51:05   6855s] [0.20 - 0.25]: 98 (30.25%)
[05/27 10:51:05   6855s] [0.15 - 0.20]: 34 (10.49%)
[05/27 10:51:05   6855s] [0.10 - 0.15]: 4 (1.23%)
[05/27 10:51:05   6855s] [0.05 - 0.10]: 1 (0.31%)
[05/27 10:51:05   6855s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:51:05   6855s] Begin: Area Reclaim Optimization
[05/27 10:51:05   6855s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:15.5/2:19:26.7 (0.8), mem = 2081.8M
[05/27 10:51:06   6856s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2081.8M
[05/27 10:51:06   6856s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2081.8M
[05/27 10:51:06   6857s] Reclaim Optimization WNS Slack -0.462  TNS Slack -7.174 Density 78.68
[05/27 10:51:06   6857s] +----------+---------+--------+--------+------------+--------+
[05/27 10:51:06   6857s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:51:06   6857s] +----------+---------+--------+--------+------------+--------+
[05/27 10:51:06   6857s] |    78.68%|        -|  -0.462|  -7.174|   0:00:00.0| 2081.8M|
[05/27 10:51:06   6857s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:51:09   6859s] |    78.67%|        5|  -0.462|  -7.174|   0:00:03.0| 2081.8M|
[05/27 10:51:19   6869s] |    78.44%|      393|  -0.454|  -7.035|   0:00:10.0| 2081.8M|
[05/27 10:51:20   6870s] |    78.44%|        4|  -0.454|  -7.035|   0:00:01.0| 2081.8M|
[05/27 10:51:20   6870s] |    78.44%|        0|  -0.454|  -7.035|   0:00:00.0| 2081.8M|
[05/27 10:51:20   6870s] +----------+---------+--------+--------+------------+--------+
[05/27 10:51:20   6870s] Reclaim Optimization End WNS Slack -0.454  TNS Slack -7.035 Density 78.44
[05/27 10:51:20   6870s] 
[05/27 10:51:20   6870s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 4 Resize = 254 **
[05/27 10:51:20   6870s] --------------------------------------------------------------
[05/27 10:51:20   6870s] |                                   | Total     | Sequential |
[05/27 10:51:20   6870s] --------------------------------------------------------------
[05/27 10:51:20   6870s] | Num insts resized                 |     250  |       3    |
[05/27 10:51:20   6870s] | Num insts undone                  |     143  |       1    |
[05/27 10:51:20   6870s] | Num insts Downsized               |     250  |       3    |
[05/27 10:51:20   6870s] | Num insts Samesized               |       0  |       0    |
[05/27 10:51:20   6870s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:51:20   6870s] | Num multiple commits+uncommits    |       4  |       -    |
[05/27 10:51:20   6870s] --------------------------------------------------------------
[05/27 10:51:20   6870s] Bottom Preferred Layer:
[05/27 10:51:20   6870s]     None
[05/27 10:51:20   6870s] Via Pillar Rule:
[05/27 10:51:20   6870s]     None
[05/27 10:51:20   6870s] End: Core Area Reclaim Optimization (cpu = 0:00:14.9) (real = 0:00:15.0) **
[05/27 10:51:20   6870s] *** AreaOpt [finish] : cpu/real = 0:00:14.9/0:00:15.0 (1.0), totSession cpu/real = 1:54:30.4/2:19:41.7 (0.8), mem = 2081.8M
[05/27 10:51:20   6870s] 
[05/27 10:51:20   6870s] =============================================================================================
[05/27 10:51:20   6870s]  Step TAT Report for AreaOpt #25
[05/27 10:51:20   6870s] =============================================================================================
[05/27 10:51:20   6870s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:51:20   6870s] ---------------------------------------------------------------------------------------------
[05/27 10:51:20   6870s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:51:20   6870s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:51:20   6870s] [ OptSingleIteration     ]      4   0:00:00.3  (   2.1 % )     0:00:13.1 /  0:00:13.1    1.0
[05/27 10:51:20   6870s] [ OptGetWeight           ]    409   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[05/27 10:51:20   6870s] [ OptEval                ]    409   0:00:05.6  (  37.2 % )     0:00:05.6 /  0:00:05.5    1.0
[05/27 10:51:20   6870s] [ OptCommit              ]    409   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[05/27 10:51:20   6870s] [ IncrTimingUpdate       ]    128   0:00:03.7  (  24.8 % )     0:00:03.7 /  0:00:03.6    1.0
[05/27 10:51:20   6870s] [ PostCommitDelayCalc    ]    461   0:00:03.3  (  22.0 % )     0:00:03.3 /  0:00:03.3    1.0
[05/27 10:51:20   6870s] [ MISC                   ]          0:00:01.6  (  11.0 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 10:51:20   6870s] ---------------------------------------------------------------------------------------------
[05/27 10:51:20   6870s]  AreaOpt #25 TOTAL                  0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:14.9    1.0
[05/27 10:51:20   6870s] ---------------------------------------------------------------------------------------------
[05/27 10:51:20   6870s] 
[05/27 10:51:20   6870s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=2024.78M, totSessionCpu=1:54:30).
[05/27 10:51:20   6870s] Placement Snapshot: Density distribution:
[05/27 10:51:20   6870s] [1.00 -  +++]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.95 - 1.00]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.90 - 0.95]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.85 - 0.90]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.80 - 0.85]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.75 - 0.80]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.70 - 0.75]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.65 - 0.70]: 2 (0.62%)
[05/27 10:51:20   6870s] [0.60 - 0.65]: 1 (0.31%)
[05/27 10:51:20   6870s] [0.55 - 0.60]: 1 (0.31%)
[05/27 10:51:20   6870s] [0.50 - 0.55]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.45 - 0.50]: 2 (0.62%)
[05/27 10:51:20   6870s] [0.40 - 0.45]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.35 - 0.40]: 8 (2.47%)
[05/27 10:51:20   6870s] [0.30 - 0.35]: 56 (17.28%)
[05/27 10:51:20   6870s] [0.25 - 0.30]: 117 (36.11%)
[05/27 10:51:20   6870s] [0.20 - 0.25]: 106 (32.72%)
[05/27 10:51:20   6870s] [0.15 - 0.20]: 28 (8.64%)
[05/27 10:51:20   6870s] [0.10 - 0.15]: 3 (0.93%)
[05/27 10:51:20   6870s] [0.05 - 0.10]: 0 (0.00%)
[05/27 10:51:20   6870s] [0.00 - 0.05]: 0 (0.00%)
[05/27 10:51:20   6870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.22
[05/27 10:51:20   6870s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:       Starting CMU at level 4, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.072, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.073, MEM:2024.8M
[05/27 10:51:20   6870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.33
[05/27 10:51:20   6870s] OPERPROF: Starting RefinePlace at level 1, MEM:2024.8M
[05/27 10:51:20   6870s] *** Starting refinePlace (1:54:31 mem=2024.8M) ***
[05/27 10:51:20   6870s] Total net bbox length = 7.701e+05 (4.040e+05 3.661e+05) (ext = 2.228e+04)
[05/27 10:51:20   6870s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:51:20   6870s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2024.8M
[05/27 10:51:20   6870s] default core: bins with density > 0.750 = 75.73 % ( 259 / 342 )
[05/27 10:51:20   6870s] Density distribution unevenness ratio = 2.679%
[05/27 10:51:20   6870s] RPlace IncrNP Skipped
[05/27 10:51:20   6870s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2024.8MB) @(1:54:31 - 1:54:31).
[05/27 10:51:20   6870s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2024.8M
[05/27 10:51:20   6870s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2024.8M
[05/27 10:51:20   6870s] Starting refinePlace ...
[05/27 10:51:20   6870s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:51:20   6870s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:51:20   6871s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2027.9MB) @(1:54:31 - 1:54:31).
[05/27 10:51:20   6871s] Move report: preRPlace moves 1174 insts, mean move: 1.72 um, max move: 11.24 um
[05/27 10:51:20   6871s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5067_0): (564.20, 346.20) --> (558.00, 341.16)
[05/27 10:51:20   6871s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: NR2T
[05/27 10:51:20   6871s] Move report: Detail placement moves 1174 insts, mean move: 1.72 um, max move: 11.24 um
[05/27 10:51:20   6871s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5067_0): (564.20, 346.20) --> (558.00, 341.16)
[05/27 10:51:20   6871s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2027.9MB
[05/27 10:51:20   6871s] Statistics of distance of Instance movement in refine placement:
[05/27 10:51:20   6871s]   maximum (X+Y) =        11.24 um
[05/27 10:51:20   6871s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5067_0) with max move: (564.2, 346.2) -> (558, 341.16)
[05/27 10:51:20   6871s]   mean    (X+Y) =         1.72 um
[05/27 10:51:20   6871s] Summary Report:
[05/27 10:51:20   6871s] Instances move: 1174 (out of 23024 movable)
[05/27 10:51:20   6871s] Instances flipped: 0
[05/27 10:51:20   6871s] Mean displacement: 1.72 um
[05/27 10:51:20   6871s] Max displacement: 11.24 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_5067_0) (564.2, 346.2) -> (558, 341.16)
[05/27 10:51:20   6871s] 	Length: 8 sites, height: 1 rows, site name: core_5040, cell type: NR2T
[05/27 10:51:20   6871s] Total instances moved : 1174
[05/27 10:51:20   6871s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.439, MEM:2027.9M
[05/27 10:51:20   6871s] Total net bbox length = 7.712e+05 (4.048e+05 3.664e+05) (ext = 2.228e+04)
[05/27 10:51:20   6871s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2027.9MB
[05/27 10:51:20   6871s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2027.9MB) @(1:54:31 - 1:54:31).
[05/27 10:51:20   6871s] *** Finished refinePlace (1:54:31 mem=2027.9M) ***
[05/27 10:51:20   6871s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.33
[05/27 10:51:20   6871s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.521, MEM:2027.9M
[05/27 10:51:21   6871s] *** maximum move = 11.24 um ***
[05/27 10:51:21   6871s] *** Finished re-routing un-routed nets (2027.9M) ***
[05/27 10:51:21   6871s] OPERPROF: Starting DPlace-Init at level 1, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF:     Starting CMU at level 3, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:2027.9M
[05/27 10:51:21   6871s] 
[05/27 10:51:21   6871s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2027.9M) ***
[05/27 10:51:21   6871s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.22
[05/27 10:51:21   6871s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -7.035 Density 78.44
[05/27 10:51:21   6871s] Optimizer WNS Pass 2
[05/27 10:51:21   6871s] OptDebug: Start of Optimizer WNS Pass 2: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.454 TNS -7.035; HEPG WNS -0.454 TNS -7.035; all paths WNS -0.454 TNS -7.035
[05/27 10:51:21   6871s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2027.9M
[05/27 10:51:21   6871s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2027.9M
[05/27 10:51:22   6872s] Active Path Group: reg2reg  
[05/27 10:51:22   6872s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:51:22   6872s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:51:22   6872s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:51:22   6872s] |  -0.454|   -0.454|  -7.035|   -7.035|    78.44%|   0:00:00.0| 2027.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:53:50   7020s] |  -0.454|   -0.454|  -6.995|   -6.995|    78.56%|   0:02:28.0| 2044.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:53:50   7020s] Starting generalSmallTnsOpt
[05/27 10:53:51   7021s] Ending generalSmallTnsOpt End
[05/27 10:53:51   7021s] Analyzing useful skew in preCTS mode ...
[05/27 10:53:51   7021s] The view delay ratios are: (av_func_mode_max 1) (av_scan_mode_max 1) (av_func_mode_min 0.4914) (av_scan_mode_min 0.4914)
[05/27 10:53:51   7021s] Restoring previous 'useful skew' info from scheduling_file.cts.31784 ...
[05/27 10:53:51   7021s] skewClock is  advancing: -88.4ps, top_in/pricing0/mc_core0/count_r_reg[0]/CK
[05/27 10:53:51   7021s] skewClock is  advancing: -85ps, top_in/pricing0/mc_core0/count_r_reg[2]/CK
[05/27 10:53:51   7021s] skewClock is  advancing: -62.4ps, top_in/pricing0/mc_core0/path_r_reg[3]/CK
[05/27 10:53:51   7021s] skewClock is  advancing: -22ps, top_in/pricing0/mc_core0/count_r_reg[1]/CK
[05/27 10:53:51   7021s] Finish useful skew analysis
[05/27 10:53:52   7023s] |  -0.454|   -0.454|  -6.977|   -6.977|    78.56%|   0:00:02.0| 2044.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:53:56   7027s] |  -0.454|   -0.454|  -6.976|   -6.976|    78.58%|   0:00:04.0| 2044.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:53:59   7030s] |  -0.454|   -0.454|  -6.976|   -6.976|    78.58%|   0:00:03.0| 2044.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:53:59   7030s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:53:59   7030s] 
[05/27 10:53:59   7030s] *** Finish Core Optimize Step (cpu=0:02:38 real=0:02:37 mem=2044.0M) ***
[05/27 10:53:59   7030s] 
[05/27 10:53:59   7030s] *** Finished Optimize Step Cumulative (cpu=0:02:38 real=0:02:37 mem=2044.0M) ***
[05/27 10:53:59   7030s] OptDebug: End of Optimizer WNS Pass 2: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.454 TNS -6.976; HEPG WNS -0.454 TNS -6.976; all paths WNS -0.454 TNS -6.976
[05/27 10:53:59   7030s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -6.976 Density 78.58
[05/27 10:53:59   7030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.23
[05/27 10:54:00   7030s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:       Starting CMU at level 4, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.074, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.074, MEM:2044.0M
[05/27 10:54:00   7030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.34
[05/27 10:54:00   7030s] OPERPROF: Starting RefinePlace at level 1, MEM:2044.0M
[05/27 10:54:00   7030s] *** Starting refinePlace (1:57:11 mem=2044.0M) ***
[05/27 10:54:00   7030s] Total net bbox length = 7.720e+05 (4.053e+05 3.667e+05) (ext = 2.228e+04)
[05/27 10:54:00   7030s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:54:00   7030s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2044.0M
[05/27 10:54:00   7030s] default core: bins with density > 0.750 = 75.73 % ( 259 / 342 )
[05/27 10:54:00   7030s] Density distribution unevenness ratio = 2.732%
[05/27 10:54:00   7030s] RPlace IncrNP Skipped
[05/27 10:54:00   7030s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2044.0MB) @(1:57:11 - 1:57:11).
[05/27 10:54:00   7030s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2044.0M
[05/27 10:54:00   7030s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2044.0M
[05/27 10:54:00   7030s] Starting refinePlace ...
[05/27 10:54:00   7030s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:54:00   7030s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:54:00   7031s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2044.0MB) @(1:57:11 - 1:57:11).
[05/27 10:54:00   7031s] Move report: preRPlace moves 919 insts, mean move: 1.65 um, max move: 11.32 um
[05/27 10:54:00   7031s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9278_0): (505.92, 346.20) --> (507.16, 336.12)
[05/27 10:54:00   7031s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 10:54:00   7031s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:54:00   7031s] 
[05/27 10:54:00   7031s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:54:01   7031s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:54:01   7031s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2044.0MB) @(1:57:11 - 1:57:12).
[05/27 10:54:01   7031s] Move report: Detail placement moves 919 insts, mean move: 1.65 um, max move: 11.32 um
[05/27 10:54:01   7031s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9278_0): (505.92, 346.20) --> (507.16, 336.12)
[05/27 10:54:01   7031s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2044.0MB
[05/27 10:54:01   7031s] Statistics of distance of Instance movement in refine placement:
[05/27 10:54:01   7031s]   maximum (X+Y) =        11.32 um
[05/27 10:54:01   7031s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9278_0) with max move: (505.92, 346.2) -> (507.16, 336.12)
[05/27 10:54:01   7031s]   mean    (X+Y) =         1.65 um
[05/27 10:54:01   7031s] Total instances flipped for legalization: 138
[05/27 10:54:01   7031s] Summary Report:
[05/27 10:54:01   7031s] Instances move: 919 (out of 23043 movable)
[05/27 10:54:01   7031s] Instances flipped: 138
[05/27 10:54:01   7031s] Mean displacement: 1.65 um
[05/27 10:54:01   7031s] Max displacement: 11.32 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9278_0) (505.92, 346.2) -> (507.16, 336.12)
[05/27 10:54:01   7031s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 10:54:01   7031s] Total instances moved : 919
[05/27 10:54:01   7031s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.040, REAL:1.014, MEM:2044.0M
[05/27 10:54:01   7031s] Total net bbox length = 7.727e+05 (4.058e+05 3.669e+05) (ext = 2.228e+04)
[05/27 10:54:01   7031s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2044.0MB
[05/27 10:54:01   7031s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2044.0MB) @(1:57:11 - 1:57:12).
[05/27 10:54:01   7031s] *** Finished refinePlace (1:57:12 mem=2044.0M) ***
[05/27 10:54:01   7031s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.34
[05/27 10:54:01   7031s] OPERPROF: Finished RefinePlace at level 1, CPU:1.120, REAL:1.095, MEM:2044.0M
[05/27 10:54:01   7031s] *** maximum move = 11.32 um ***
[05/27 10:54:01   7031s] *** Finished re-routing un-routed nets (2044.0M) ***
[05/27 10:54:01   7031s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.0M
[05/27 10:54:01   7031s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.0M
[05/27 10:54:01   7032s] OPERPROF:     Starting CMU at level 3, MEM:2044.0M
[05/27 10:54:01   7032s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2044.0M
[05/27 10:54:01   7032s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2044.0M
[05/27 10:54:01   7032s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2044.0M
[05/27 10:54:01   7032s] 
[05/27 10:54:01   7032s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2044.0M) ***
[05/27 10:54:01   7032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.23
[05/27 10:54:01   7032s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -6.976 Density 78.58
[05/27 10:54:02   7032s] Bottom Preferred Layer:
[05/27 10:54:02   7032s]     None
[05/27 10:54:02   7032s] Via Pillar Rule:
[05/27 10:54:02   7032s]     None
[05/27 10:54:02   7032s] 
[05/27 10:54:02   7032s] *** Finish pre-CTS Setup Fixing (cpu=0:09:39 real=0:09:39 mem=2044.0M) ***
[05/27 10:54:02   7032s] 
[05/27 10:54:02   7032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.7
[05/27 10:54:02   7032s] TotalInstCnt at PhyDesignMc Destruction: 23,043
[05/27 10:54:02   7032s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.27
[05/27 10:54:02   7032s] *** SetupOpt [finish] : cpu/real = 0:09:54.7/0:09:54.0 (1.0), totSession cpu/real = 1:57:12.5/2:22:23.7 (0.8), mem = 2024.9M
[05/27 10:54:02   7032s] 
[05/27 10:54:02   7032s] =============================================================================================
[05/27 10:54:02   7032s]  Step TAT Report for WnsOpt #4
[05/27 10:54:02   7032s] =============================================================================================
[05/27 10:54:02   7032s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:54:02   7032s] ---------------------------------------------------------------------------------------------
[05/27 10:54:02   7032s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:54:02   7032s] [ AreaOpt                ]      2   0:00:03.2  (   0.5 % )     0:00:19.3 /  0:00:19.2    1.0
[05/27 10:54:02   7032s] [ RefinePlace            ]      3   0:00:04.1  (   0.7 % )     0:00:04.1 /  0:00:04.2    1.0
[05/27 10:54:02   7032s] [ SlackTraversorInit     ]      6   0:00:02.4  (   0.4 % )     0:00:02.4 /  0:00:02.4    1.0
[05/27 10:54:02   7032s] [ LibAnalyzerInit        ]      1   0:00:03.5  (   0.6 % )     0:00:03.5 /  0:00:03.5    1.0
[05/27 10:54:02   7032s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:54:02   7032s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.5
[05/27 10:54:02   7032s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 10:54:02   7032s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:54:02   7032s] [ TransformInit          ]      1   0:00:11.6  (   2.0 % )     0:00:11.6 /  0:00:11.6    1.0
[05/27 10:54:02   7032s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 10:54:02   7032s] [ OptSingleIteration     ]     69   0:00:00.7  (   0.1 % )     0:09:24.1 /  0:09:24.6    1.0
[05/27 10:54:02   7032s] [ OptGetWeight           ]    582   0:00:02.4  (   0.4 % )     0:00:02.4 /  0:00:02.4    1.0
[05/27 10:54:02   7032s] [ OptEval                ]    582   0:08:52.1  (  89.6 % )     0:08:52.1 /  0:08:52.7    1.0
[05/27 10:54:02   7032s] [ OptCommit              ]    582   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.2    1.0
[05/27 10:54:02   7032s] [ IncrTimingUpdate       ]    197   0:00:08.8  (   1.5 % )     0:00:08.8 /  0:00:08.8    1.0
[05/27 10:54:02   7032s] [ PostCommitDelayCalc    ]    637   0:00:08.0  (   1.3 % )     0:00:08.0 /  0:00:07.9    1.0
[05/27 10:54:02   7032s] [ SetupOptGetWorkingSet  ]    175   0:00:06.4  (   1.1 % )     0:00:06.4 /  0:00:06.3    1.0
[05/27 10:54:02   7032s] [ SetupOptGetActiveNode  ]    175   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[05/27 10:54:02   7032s] [ SetupOptSlackGraph     ]     63   0:00:04.5  (   0.8 % )     0:00:04.5 /  0:00:04.6    1.0
[05/27 10:54:02   7032s] [ MISC                   ]          0:00:04.6  (   0.8 % )     0:00:04.6 /  0:00:04.5    1.0
[05/27 10:54:02   7032s] ---------------------------------------------------------------------------------------------
[05/27 10:54:02   7032s]  WnsOpt #4 TOTAL                    0:09:54.0  ( 100.0 % )     0:09:54.0 /  0:09:54.7    1.0
[05/27 10:54:02   7032s] ---------------------------------------------------------------------------------------------
[05/27 10:54:02   7032s] 
[05/27 10:54:02   7032s] End: GigaOpt Optimization in WNS mode
[05/27 10:54:02   7032s] **Info: Dumped 4 clock latencies for ever disabled views: av_func_mode_max
[05/27 10:54:03   7033s] *** Timing NOT met, worst failing slack is -0.454
[05/27 10:54:03   7033s] *** Check timing (0:00:01.2)
[05/27 10:54:03   7033s] Deleting Lib Analyzer.
[05/27 10:54:03   7033s] Begin: GigaOpt Optimization in TNS mode
[05/27 10:54:04   7035s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/27 10:54:04   7035s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:54:04   7035s] Info: 30 io nets excluded
[05/27 10:54:04   7035s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:54:04   7035s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:57:15.2/2:22:26.3 (0.8), mem = 1965.9M
[05/27 10:54:04   7035s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.28
[05/27 10:54:04   7035s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:54:04   7035s] ### Creating PhyDesignMc. totSessionCpu=1:57:15 mem=1965.9M
[05/27 10:54:04   7035s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 10:54:04   7035s] OPERPROF: Starting DPlace-Init at level 1, MEM:1965.9M
[05/27 10:54:04   7035s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:54:04   7035s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1965.9M
[05/27 10:54:04   7035s] OPERPROF:     Starting CMU at level 3, MEM:1965.9M
[05/27 10:54:04   7035s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1965.9M
[05/27 10:54:04   7035s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1965.9M
[05/27 10:54:04   7035s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1965.9MB).
[05/27 10:54:04   7035s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1965.9M
[05/27 10:54:04   7035s] TotalInstCnt at PhyDesignMc Initialization: 23,043
[05/27 10:54:04   7035s] ### Creating PhyDesignMc, finished. totSessionCpu=1:57:15 mem=1965.9M
[05/27 10:54:04   7035s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:54:05   7035s] 
[05/27 10:54:05   7035s] Creating Lib Analyzer ...
[05/27 10:54:05   7035s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 10:54:05   7035s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 10:54:05   7035s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 10:54:05   7035s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 10:54:05   7035s] 
[05/27 10:54:05   7035s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:54:08   7038s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:57:19 mem=1967.9M
[05/27 10:54:08   7038s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:57:19 mem=1967.9M
[05/27 10:54:08   7038s] Creating Lib Analyzer, finished. 
[05/27 10:54:08   7038s] 
[05/27 10:54:08   7038s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 10:54:08   7038s] ### Creating LA Mngr. totSessionCpu=1:57:19 mem=1967.9M
[05/27 10:54:08   7038s] ### Creating LA Mngr, finished. totSessionCpu=1:57:19 mem=1967.9M
[05/27 10:54:16   7046s] *info: 30 io nets excluded
[05/27 10:54:16   7046s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:54:16   7046s] *info: 2 clock nets excluded
[05/27 10:54:16   7046s] *info: 2 special nets excluded.
[05/27 10:54:16   7046s] *info: 4330 no-driver nets excluded.
[05/27 10:54:18   7049s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.8
[05/27 10:54:18   7049s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 10:54:19   7049s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -6.976 Density 78.58
[05/27 10:54:19   7049s] Optimizer TNS Opt
[05/27 10:54:19   7049s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.454 TNS -6.976; HEPG WNS -0.454 TNS -6.976; all paths WNS -0.454 TNS -6.976
[05/27 10:54:19   7049s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1987.0M
[05/27 10:54:19   7049s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1987.0M
[05/27 10:54:19   7050s] Active Path Group: reg2reg  
[05/27 10:54:19   7050s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:54:19   7050s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 10:54:19   7050s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:54:19   7050s] |  -0.454|   -0.454|  -6.976|   -6.976|    78.58%|   0:00:00.0| 1987.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:55:00   7091s] |  -0.454|   -0.454|  -6.888|   -6.888|    78.63%|   0:00:41.0| 2063.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 10:55:00   7091s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 10:55:00   7091s] 
[05/27 10:55:00   7091s] *** Finish Core Optimize Step (cpu=0:00:40.9 real=0:00:41.0 mem=2063.3M) ***
[05/27 10:55:00   7091s] 
[05/27 10:55:00   7091s] *** Finished Optimize Step Cumulative (cpu=0:00:41.0 real=0:00:41.0 mem=2063.3M) ***
[05/27 10:55:00   7091s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.090 TNS 0.000; reg2reg* WNS -0.454 TNS -6.888; HEPG WNS -0.454 TNS -6.888; all paths WNS -0.454 TNS -6.888
[05/27 10:55:00   7091s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -6.888 Density 78.63
[05/27 10:55:00   7091s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.24
[05/27 10:55:00   7091s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:       Starting CMU at level 4, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.040, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.075, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.075, MEM:2063.3M
[05/27 10:55:00   7091s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.35
[05/27 10:55:00   7091s] OPERPROF: Starting RefinePlace at level 1, MEM:2063.3M
[05/27 10:55:00   7091s] *** Starting refinePlace (1:58:11 mem=2063.3M) ***
[05/27 10:55:00   7091s] Total net bbox length = 7.728e+05 (4.059e+05 3.669e+05) (ext = 2.228e+04)
[05/27 10:55:00   7091s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:55:00   7091s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2063.3M
[05/27 10:55:00   7091s] default core: bins with density > 0.750 = 75.73 % ( 259 / 342 )
[05/27 10:55:00   7091s] Density distribution unevenness ratio = 2.737%
[05/27 10:55:00   7091s] RPlace IncrNP Skipped
[05/27 10:55:00   7091s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2063.3MB) @(1:58:11 - 1:58:11).
[05/27 10:55:00   7091s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2063.3M
[05/27 10:55:00   7091s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2063.3M
[05/27 10:55:00   7091s] Starting refinePlace ...
[05/27 10:55:00   7091s] ** Cut row section cpu time 0:00:00.0.
[05/27 10:55:00   7091s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 10:55:01   7091s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2063.3MB) @(1:58:11 - 1:58:12).
[05/27 10:55:01   7091s] Move report: preRPlace moves 120 insts, mean move: 1.27 um, max move: 7.52 um
[05/27 10:55:01   7091s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_9422_0): (679.52, 512.52) --> (677.04, 517.56)
[05/27 10:55:01   7091s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 10:55:01   7091s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 10:55:01   7091s] 
[05/27 10:55:01   7091s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:55:01   7092s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:55:01   7092s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2063.3MB) @(1:58:12 - 1:58:12).
[05/27 10:55:01   7092s] Move report: Detail placement moves 120 insts, mean move: 1.27 um, max move: 7.52 um
[05/27 10:55:01   7092s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_9422_0): (679.52, 512.52) --> (677.04, 517.56)
[05/27 10:55:01   7092s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2063.3MB
[05/27 10:55:01   7092s] Statistics of distance of Instance movement in refine placement:
[05/27 10:55:01   7092s]   maximum (X+Y) =         7.52 um
[05/27 10:55:01   7092s]   inst (top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_9422_0) with max move: (679.52, 512.52) -> (677.04, 517.56)
[05/27 10:55:01   7092s]   mean    (X+Y) =         1.27 um
[05/27 10:55:01   7092s] Summary Report:
[05/27 10:55:01   7092s] Instances move: 120 (out of 23055 movable)
[05/27 10:55:01   7092s] Instances flipped: 0
[05/27 10:55:01   7092s] Mean displacement: 1.27 um
[05/27 10:55:01   7092s] Max displacement: 7.52 um (Instance: top_in/pricing0/mc_core0/inv0/sub_291/FE_RC_9422_0) (679.52, 512.52) -> (677.04, 517.56)
[05/27 10:55:01   7092s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 10:55:01   7092s] Total instances moved : 120
[05/27 10:55:01   7092s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.020, REAL:1.012, MEM:2063.3M
[05/27 10:55:01   7092s] Total net bbox length = 7.729e+05 (4.060e+05 3.669e+05) (ext = 2.228e+04)
[05/27 10:55:01   7092s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2063.3MB
[05/27 10:55:01   7092s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2063.3MB) @(1:58:11 - 1:58:12).
[05/27 10:55:01   7092s] *** Finished refinePlace (1:58:12 mem=2063.3M) ***
[05/27 10:55:01   7092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.35
[05/27 10:55:01   7092s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.094, MEM:2063.3M
[05/27 10:55:02   7092s] *** maximum move = 7.52 um ***
[05/27 10:55:02   7092s] *** Finished re-routing un-routed nets (2063.3M) ***
[05/27 10:55:02   7092s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.3M
[05/27 10:55:02   7092s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.3M
[05/27 10:55:02   7092s] OPERPROF:     Starting CMU at level 3, MEM:2063.3M
[05/27 10:55:02   7092s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2063.3M
[05/27 10:55:02   7092s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.035, MEM:2063.3M
[05/27 10:55:02   7092s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.068, MEM:2063.3M
[05/27 10:55:02   7092s] 
[05/27 10:55:02   7092s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2063.3M) ***
[05/27 10:55:02   7092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.24
[05/27 10:55:02   7093s] ** GigaOpt Optimizer WNS Slack -0.454 TNS Slack -6.888 Density 78.63
[05/27 10:55:02   7093s] Bottom Preferred Layer:
[05/27 10:55:02   7093s]     None
[05/27 10:55:02   7093s] Via Pillar Rule:
[05/27 10:55:02   7093s]     None
[05/27 10:55:02   7093s] 
[05/27 10:55:02   7093s] *** Finish pre-CTS Setup Fixing (cpu=0:00:43.7 real=0:00:44.0 mem=2063.3M) ***
[05/27 10:55:02   7093s] 
[05/27 10:55:02   7093s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.8
[05/27 10:55:02   7093s] TotalInstCnt at PhyDesignMc Destruction: 23,055
[05/27 10:55:02   7093s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.28
[05/27 10:55:02   7093s] *** SetupOpt [finish] : cpu/real = 0:00:58.0/0:00:57.9 (1.0), totSession cpu/real = 1:58:13.1/2:23:24.2 (0.8), mem = 2044.3M
[05/27 10:55:02   7093s] 
[05/27 10:55:02   7093s] =============================================================================================
[05/27 10:55:02   7093s]  Step TAT Report for TnsOpt #4
[05/27 10:55:02   7093s] =============================================================================================
[05/27 10:55:02   7093s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:55:02   7093s] ---------------------------------------------------------------------------------------------
[05/27 10:55:02   7093s] [ RefinePlace            ]      1   0:00:01.7  (   3.0 % )     0:00:01.8 /  0:00:01.8    1.0
[05/27 10:55:02   7093s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 10:55:02   7093s] [ LibAnalyzerInit        ]      1   0:00:03.2  (   5.5 % )     0:00:03.2 /  0:00:03.2    1.0
[05/27 10:55:02   7093s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:02   7093s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:02   7093s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.3 /  0:00:03.3    1.0
[05/27 10:55:02   7093s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:02   7093s] [ TransformInit          ]      1   0:00:10.7  (  18.5 % )     0:00:10.7 /  0:00:10.7    1.0
[05/27 10:55:02   7093s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:40.5 /  0:00:40.5    1.0
[05/27 10:55:02   7093s] [ OptGetWeight           ]      8   0:00:01.0  (   1.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:55:02   7093s] [ OptEval                ]      8   0:00:36.2  (  62.6 % )     0:00:36.2 /  0:00:36.3    1.0
[05/27 10:55:02   7093s] [ OptCommit              ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.2
[05/27 10:55:02   7093s] [ IncrTimingUpdate       ]     12   0:00:01.5  (   2.5 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 10:55:02   7093s] [ PostCommitDelayCalc    ]      9   0:00:01.2  (   2.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 10:55:02   7093s] [ SetupOptGetWorkingSet  ]     24   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 10:55:02   7093s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[05/27 10:55:02   7093s] [ SetupOptSlackGraph     ]      8   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:02   7093s] [ MISC                   ]          0:00:01.0  (   1.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 10:55:02   7093s] ---------------------------------------------------------------------------------------------
[05/27 10:55:02   7093s]  TnsOpt #4 TOTAL                    0:00:57.9  ( 100.0 % )     0:00:57.9 /  0:00:58.0    1.0
[05/27 10:55:02   7093s] ---------------------------------------------------------------------------------------------
[05/27 10:55:02   7093s] 
[05/27 10:55:02   7093s] End: GigaOpt Optimization in TNS mode
[05/27 10:55:02   7093s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 10:55:02   7093s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:55:02   7093s] Info: 30 io nets excluded
[05/27 10:55:03   7093s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:55:03   7093s] ### Creating LA Mngr. totSessionCpu=1:58:13 mem=1966.3M
[05/27 10:55:03   7093s] ### Creating LA Mngr, finished. totSessionCpu=1:58:13 mem=1966.3M
[05/27 10:55:03   7093s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:55:03   7093s] ### Creating PhyDesignMc. totSessionCpu=1:58:13 mem=1985.3M
[05/27 10:55:03   7093s] OPERPROF: Starting DPlace-Init at level 1, MEM:1985.3M
[05/27 10:55:03   7093s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:55:03   7093s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1985.3M
[05/27 10:55:03   7093s] OPERPROF:     Starting CMU at level 3, MEM:1985.3M
[05/27 10:55:03   7093s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1985.3M
[05/27 10:55:03   7093s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1985.3M
[05/27 10:55:03   7093s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1985.3MB).
[05/27 10:55:03   7093s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1985.3M
[05/27 10:55:03   7093s] TotalInstCnt at PhyDesignMc Initialization: 23,055
[05/27 10:55:03   7093s] ### Creating PhyDesignMc, finished. totSessionCpu=1:58:14 mem=1985.3M
[05/27 10:55:03   7093s] Begin: Area Reclaim Optimization
[05/27 10:55:03   7093s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:13.7/2:23:24.8 (0.8), mem = 1985.3M
[05/27 10:55:03   7093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.29
[05/27 10:55:03   7093s] 
[05/27 10:55:03   7093s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 10:55:03   7093s] ### Creating LA Mngr. totSessionCpu=1:58:14 mem=1985.3M
[05/27 10:55:03   7093s] ### Creating LA Mngr, finished. totSessionCpu=1:58:14 mem=1985.3M
[05/27 10:55:04   7094s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1985.3M
[05/27 10:55:04   7094s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1985.3M
[05/27 10:55:04   7095s] Reclaim Optimization WNS Slack -0.454  TNS Slack -6.888 Density 78.63
[05/27 10:55:04   7095s] +----------+---------+--------+--------+------------+--------+
[05/27 10:55:04   7095s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 10:55:04   7095s] +----------+---------+--------+--------+------------+--------+
[05/27 10:55:04   7095s] |    78.63%|        -|  -0.454|  -6.888|   0:00:00.0| 1985.3M|
[05/27 10:55:04   7095s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:55:04   7095s] |    78.63%|        0|  -0.454|  -6.888|   0:00:00.0| 1985.3M|
[05/27 10:55:07   7098s] |    78.61%|        7|  -0.454|  -6.888|   0:00:03.0| 2023.5M|
[05/27 10:55:23   7113s] |    78.42%|      346|  -0.441|  -6.709|   0:00:16.0| 2023.5M|
[05/27 10:55:24   7114s] |    78.42%|        4|  -0.441|  -6.709|   0:00:01.0| 2023.5M|
[05/27 10:55:24   7114s] |    78.42%|        0|  -0.441|  -6.709|   0:00:00.0| 2023.5M|
[05/27 10:55:24   7114s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 10:55:24   7114s] |    78.42%|        0|  -0.441|  -6.709|   0:00:00.0| 2023.5M|
[05/27 10:55:24   7114s] +----------+---------+--------+--------+------------+--------+
[05/27 10:55:24   7114s] Reclaim Optimization End WNS Slack -0.441  TNS Slack -6.709 Density 78.42
[05/27 10:55:24   7114s] 
[05/27 10:55:24   7114s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 216 **
[05/27 10:55:24   7114s] --------------------------------------------------------------
[05/27 10:55:24   7114s] |                                   | Total     | Sequential |
[05/27 10:55:24   7114s] --------------------------------------------------------------
[05/27 10:55:24   7114s] | Num insts resized                 |     215  |       9    |
[05/27 10:55:24   7114s] | Num insts undone                  |     133  |       0    |
[05/27 10:55:24   7114s] | Num insts Downsized               |     215  |       9    |
[05/27 10:55:24   7114s] | Num insts Samesized               |       0  |       0    |
[05/27 10:55:24   7114s] | Num insts Upsized                 |       0  |       0    |
[05/27 10:55:24   7114s] | Num multiple commits+uncommits    |       3  |       -    |
[05/27 10:55:24   7114s] --------------------------------------------------------------
[05/27 10:55:24   7114s] Bottom Preferred Layer:
[05/27 10:55:24   7114s]     None
[05/27 10:55:24   7114s] Via Pillar Rule:
[05/27 10:55:24   7114s]     None
[05/27 10:55:24   7114s] End: Core Area Reclaim Optimization (cpu = 0:00:21.2) (real = 0:00:21.0) **
[05/27 10:55:24   7114s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2023.5M
[05/27 10:55:24   7114s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2023.5M
[05/27 10:55:24   7114s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:       Starting CMU at level 4, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.074, MEM:2023.5M
[05/27 10:55:24   7115s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.074, MEM:2023.5M
[05/27 10:55:24   7115s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.36
[05/27 10:55:24   7115s] OPERPROF: Starting RefinePlace at level 1, MEM:2023.5M
[05/27 10:55:24   7115s] *** Starting refinePlace (1:58:35 mem=2023.5M) ***
[05/27 10:55:24   7115s] Total net bbox length = 7.730e+05 (4.061e+05 3.669e+05) (ext = 2.228e+04)
[05/27 10:55:24   7115s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:55:24   7115s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2023.5M
[05/27 10:55:24   7115s] Starting refinePlace ...
[05/27 10:55:24   7115s] 
[05/27 10:55:24   7115s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 10:55:25   7115s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:55:25   7115s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2023.5MB) @(1:58:35 - 1:58:36).
[05/27 10:55:25   7115s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 10:55:25   7115s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2023.5MB
[05/27 10:55:25   7115s] Statistics of distance of Instance movement in refine placement:
[05/27 10:55:25   7115s]   maximum (X+Y) =         0.00 um
[05/27 10:55:25   7115s]   mean    (X+Y) =         0.00 um
[05/27 10:55:25   7115s] Summary Report:
[05/27 10:55:25   7115s] Instances move: 0 (out of 23048 movable)
[05/27 10:55:25   7115s] Instances flipped: 0
[05/27 10:55:25   7115s] Mean displacement: 0.00 um
[05/27 10:55:25   7115s] Max displacement: 0.00 um 
[05/27 10:55:25   7115s] Total instances moved : 0
[05/27 10:55:25   7115s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.567, MEM:2023.5M
[05/27 10:55:25   7115s] Total net bbox length = 7.730e+05 (4.061e+05 3.669e+05) (ext = 2.228e+04)
[05/27 10:55:25   7115s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2023.5MB
[05/27 10:55:25   7115s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2023.5MB) @(1:58:35 - 1:58:36).
[05/27 10:55:25   7115s] *** Finished refinePlace (1:58:36 mem=2023.5M) ***
[05/27 10:55:25   7115s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.36
[05/27 10:55:25   7115s] OPERPROF: Finished RefinePlace at level 1, CPU:0.640, REAL:0.630, MEM:2023.5M
[05/27 10:55:25   7115s] *** maximum move = 0.00 um ***
[05/27 10:55:25   7115s] *** Finished re-routing un-routed nets (2023.5M) ***
[05/27 10:55:25   7115s] OPERPROF: Starting DPlace-Init at level 1, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:     Starting CMU at level 3, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.034, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2023.5M
[05/27 10:55:25   7115s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:2023.5M
[05/27 10:55:25   7116s] 
[05/27 10:55:25   7116s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2023.5M) ***
[05/27 10:55:25   7116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.29
[05/27 10:55:25   7116s] *** AreaOpt [finish] : cpu/real = 0:00:22.5/0:00:22.5 (1.0), totSession cpu/real = 1:58:36.1/2:23:47.3 (0.8), mem = 2023.5M
[05/27 10:55:25   7116s] 
[05/27 10:55:25   7116s] =============================================================================================
[05/27 10:55:25   7116s]  Step TAT Report for AreaOpt #26
[05/27 10:55:25   7116s] =============================================================================================
[05/27 10:55:25   7116s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:55:25   7116s] ---------------------------------------------------------------------------------------------
[05/27 10:55:25   7116s] [ RefinePlace            ]      1   0:00:01.3  (   5.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 10:55:25   7116s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:25   7116s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:25   7116s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:55:25   7116s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:25   7116s] [ OptSingleIteration     ]      6   0:00:00.4  (   1.9 % )     0:00:19.0 /  0:00:18.9    1.0
[05/27 10:55:25   7116s] [ OptGetWeight           ]    419   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 10:55:25   7116s] [ OptEval                ]    419   0:00:07.8  (  34.4 % )     0:00:07.8 /  0:00:07.6    1.0
[05/27 10:55:25   7116s] [ OptCommit              ]    419   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.2
[05/27 10:55:25   7116s] [ IncrTimingUpdate       ]    129   0:00:05.8  (  25.9 % )     0:00:05.8 /  0:00:05.8    1.0
[05/27 10:55:25   7116s] [ PostCommitDelayCalc    ]    473   0:00:04.8  (  21.2 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 10:55:25   7116s] [ MISC                   ]          0:00:01.9  (   8.6 % )     0:00:01.9 /  0:00:01.9    1.0
[05/27 10:55:25   7116s] ---------------------------------------------------------------------------------------------
[05/27 10:55:25   7116s]  AreaOpt #26 TOTAL                  0:00:22.5  ( 100.0 % )     0:00:22.5 /  0:00:22.5    1.0
[05/27 10:55:25   7116s] ---------------------------------------------------------------------------------------------
[05/27 10:55:25   7116s] 
[05/27 10:55:25   7116s] TotalInstCnt at PhyDesignMc Destruction: 23,048
[05/27 10:55:25   7116s] End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:22, mem=1966.42M, totSessionCpu=1:58:36).
[05/27 10:55:26   7116s] GigaOpt: WNS changes during reclaim: -0.454 -> -0.441 (bump -0.013, threshold 0.536) 1
[05/27 10:55:26   7116s] GigaOpt: TNS changes during reclaim: -6.888 -> -6.709 (bump -13.776, threshold 2.0) 1
[05/27 10:55:26   7116s] GigaOpt: TNS changes during reclaim: -6.888 -> -6.709 (bump -0.179, threshold 268.0) 1
[05/27 10:55:26   7116s] GigaOpt: TNS changes during reclaim: -6.888 -> -6.709 (bump -13.776, threshold 2.0) 1
[05/27 10:55:26   7116s] GigaOpt: TNS changes during reclaim: -6.888 -> -6.709 (bump -0.179, threshold 268.0) 1
[05/27 10:55:26   7116s] Begin: GigaOpt postEco DRV Optimization
[05/27 10:55:26   7116s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/27 10:55:26   7116s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 10:55:26   7116s] Info: 30 io nets excluded
[05/27 10:55:26   7116s] Info: 2 clock nets excluded from IPO operation.
[05/27 10:55:26   7116s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:36.8/2:23:48.0 (0.8), mem = 1966.4M
[05/27 10:55:26   7116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.30
[05/27 10:55:26   7116s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 10:55:26   7116s] ### Creating PhyDesignMc. totSessionCpu=1:58:37 mem=1966.4M
[05/27 10:55:26   7116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1966.4M
[05/27 10:55:26   7116s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 10:55:26   7116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1966.4M
[05/27 10:55:26   7116s] OPERPROF:     Starting CMU at level 3, MEM:1966.4M
[05/27 10:55:26   7116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1966.4M
[05/27 10:55:26   7116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1966.4M
[05/27 10:55:26   7116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1966.4MB).
[05/27 10:55:26   7116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1966.4M
[05/27 10:55:26   7117s] TotalInstCnt at PhyDesignMc Initialization: 23,048
[05/27 10:55:26   7117s] ### Creating PhyDesignMc, finished. totSessionCpu=1:58:37 mem=1966.4M
[05/27 10:55:26   7117s] 
[05/27 10:55:26   7117s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 10:55:26   7117s] ### Creating LA Mngr. totSessionCpu=1:58:37 mem=1966.4M
[05/27 10:55:26   7117s] ### Creating LA Mngr, finished. totSessionCpu=1:58:37 mem=1966.4M
[05/27 10:55:30   7120s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1985.5M
[05/27 10:55:30   7120s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1985.5M
[05/27 10:55:30   7121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:55:30   7121s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 10:55:30   7121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:55:30   7121s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 10:55:30   7121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:55:31   7121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:55:31   7121s] |     0|     0|     0.00|     0|     0|     0.00|  1340|  1340|     0|     0|    -0.44|    -6.71|       0|       0|       0|  78.42|          |         |
[05/27 10:55:31   7121s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 10:55:31   7121s] |     0|     0|     0.00|     0|     0|     0.00|  1340|  1340|     0|     0|    -0.44|    -6.71|       0|       0|       0|  78.42| 0:00:00.0|  1985.5M|
[05/27 10:55:31   7121s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 10:55:31   7121s] Bottom Preferred Layer:
[05/27 10:55:31   7121s]     None
[05/27 10:55:31   7121s] Via Pillar Rule:
[05/27 10:55:31   7121s]     None
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1985.5M) ***
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] TotalInstCnt at PhyDesignMc Destruction: 23,048
[05/27 10:55:31   7121s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.30
[05/27 10:55:31   7121s] *** DrvOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 1:58:41.6/2:23:52.7 (0.8), mem = 1966.4M
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] =============================================================================================
[05/27 10:55:31   7121s]  Step TAT Report for DrvOpt #6
[05/27 10:55:31   7121s] =============================================================================================
[05/27 10:55:31   7121s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:55:31   7121s] ---------------------------------------------------------------------------------------------
[05/27 10:55:31   7121s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:31   7121s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:31   7121s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:31   7121s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 10:55:31   7121s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 10:55:31   7121s] [ DrvFindVioNets         ]      2   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 10:55:31   7121s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 10:55:31   7121s] [ MISC                   ]          0:00:03.9  (  81.3 % )     0:00:03.9 /  0:00:04.0    1.0
[05/27 10:55:31   7121s] ---------------------------------------------------------------------------------------------
[05/27 10:55:31   7121s]  DrvOpt #6 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.9    1.0
[05/27 10:55:31   7121s] ---------------------------------------------------------------------------------------------
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] End: GigaOpt postEco DRV Optimization
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] Active setup views:
[05/27 10:55:31   7121s]  av_scan_mode_max
[05/27 10:55:31   7121s]   Dominating endpoints: 0
[05/27 10:55:31   7121s]   Dominating TNS: -0.000
[05/27 10:55:31   7121s] 
[05/27 10:55:31   7121s] *** Enable all active views. ***
[05/27 10:55:31   7122s] Extraction called for design 'CHIP' of instances=23351 and nets=29156 using extraction engine 'preRoute' .
[05/27 10:55:31   7122s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 10:55:31   7122s] Type 'man IMPEXT-3530' for more detail.
[05/27 10:55:31   7122s] PreRoute RC Extraction called for design CHIP.
[05/27 10:55:31   7122s] RC Extraction called in multi-corner(2) mode.
[05/27 10:55:31   7122s] RCMode: PreRoute
[05/27 10:55:31   7122s]       RC Corner Indexes            0       1   
[05/27 10:55:31   7122s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 10:55:31   7122s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 10:55:31   7122s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 10:55:31   7122s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 10:55:31   7122s] Shrink Factor                : 1.00000
[05/27 10:55:31   7122s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 10:55:31   7122s] Using capacitance table file ...
[05/27 10:55:31   7122s] RC Grid backup saved.
[05/27 10:55:31   7122s] LayerId::1 widthSet size::4
[05/27 10:55:31   7122s] LayerId::2 widthSet size::4
[05/27 10:55:31   7122s] LayerId::3 widthSet size::4
[05/27 10:55:31   7122s] LayerId::4 widthSet size::4
[05/27 10:55:31   7122s] LayerId::5 widthSet size::4
[05/27 10:55:31   7122s] LayerId::6 widthSet size::2
[05/27 10:55:31   7122s] Skipped RC grid update for preRoute extraction.
[05/27 10:55:31   7122s] Initializing multi-corner capacitance tables ... 
[05/27 10:55:31   7122s] Initializing multi-corner resistance tables ...
[05/27 10:55:31   7122s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 10:55:31   7122s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248262 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.833500 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 10:55:32   7122s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1931.656M)
[05/27 10:55:32   7122s] Skewing Data Summary (End_of_FINAL)
[05/27 10:55:34   7124s] --------------------------------------------------
[05/27 10:55:34   7124s]  Total skewed count:77   (Analysis view: av_scan_mode_max)
[05/27 10:55:34   7124s]  Advancing count:77, Max:-1000.0(ps) Min:-652.5(ps) Total:-74264.2(ps)
[05/27 10:55:34   7124s]  Delaying  count:0
[05/27 10:55:34   7124s]       --------------
[05/27 10:55:34   7124s]  Total skewed count:77   (Analysis view: av_func_mode_max)
[05/27 10:55:34   7124s]  Advancing count:77, Max:-1000.0(ps) Min:-652.5(ps) Total:-74264.2(ps)
[05/27 10:55:34   7124s]  Delaying  count:0
[05/27 10:55:34   7124s] --------------------------------------------------
[05/27 10:55:34   7124s] 
[05/27 10:55:34   7124s] ***The relative skewing result (exclude the SDC pre-settings)***
[05/27 10:55:35   7125s] --------------------------------------------------
[05/27 10:55:35   7125s]  Total skewed count:4   (Analysis view: av_scan_mode_max)
[05/27 10:55:35   7125s]  Advancing count:4, Max:-88.4(ps) Min:-22.0(ps) Total:-257.8(ps)
[05/27 10:55:35   7125s]  Delaying  count:0
[05/27 10:55:35   7125s]       --------------
[05/27 10:55:35   7125s]  Total skewed count:4   (Analysis view: av_func_mode_max)
[05/27 10:55:35   7125s]  Advancing count:4, Max:-88.4(ps) Min:-22.0(ps) Total:-257.8(ps)
[05/27 10:55:35   7125s]  Delaying  count:0
[05/27 10:55:35   7125s] --------------------------------------------------
[05/27 10:55:35   7125s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1941.70 MB )
[05/27 10:55:35   7125s] (I)       Started Loading and Dumping File ( Curr Mem: 1941.70 MB )
[05/27 10:55:35   7125s] (I)       Reading DB...
[05/27 10:55:35   7125s] (I)       Read data from FE... (mem=1941.7M)
[05/27 10:55:35   7125s] (I)       Read nodes and places... (mem=1941.7M)
[05/27 10:55:35   7125s] (I)       Done Read nodes and places (cpu=0.030s, mem=1948.1M)
[05/27 10:55:35   7125s] (I)       Read nets... (mem=1948.1M)
[05/27 10:55:35   7125s] (I)       Done Read nets (cpu=0.090s, mem=1954.6M)
[05/27 10:55:35   7125s] (I)       Done Read data from FE (cpu=0.120s, mem=1954.6M)
[05/27 10:55:35   7125s] (I)       before initializing RouteDB syMemory usage = 1954.6 MB
[05/27 10:55:35   7125s] (I)       == Non-default Options ==
[05/27 10:55:35   7125s] (I)       Build term to term wires                           : false
[05/27 10:55:35   7125s] (I)       Maximum routing layer                              : 6
[05/27 10:55:35   7125s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 10:55:35   7125s] (I)       Use row-based GCell size
[05/27 10:55:35   7125s] (I)       GCell unit size  : 5040
[05/27 10:55:35   7125s] (I)       GCell multiplier : 1
[05/27 10:55:35   7125s] (I)       build grid graph
[05/27 10:55:35   7125s] (I)       build grid graph start
[05/27 10:55:35   7125s] [NR-eGR] Track table information for default rule: 
[05/27 10:55:35   7125s] [NR-eGR] metal1 has no routable track
[05/27 10:55:35   7125s] [NR-eGR] metal2 has single uniform track structure
[05/27 10:55:35   7125s] [NR-eGR] metal3 has single uniform track structure
[05/27 10:55:35   7125s] [NR-eGR] metal4 has single uniform track structure
[05/27 10:55:35   7125s] [NR-eGR] metal5 has single uniform track structure
[05/27 10:55:35   7125s] [NR-eGR] metal6 has single uniform track structure
[05/27 10:55:35   7125s] (I)       build grid graph end
[05/27 10:55:35   7125s] (I)       ===========================================================================
[05/27 10:55:35   7125s] (I)       == Report All Rule Vias ==
[05/27 10:55:35   7125s] (I)       ===========================================================================
[05/27 10:55:35   7125s] (I)        Via Rule : (Default)
[05/27 10:55:35   7125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 10:55:35   7125s] (I)       ---------------------------------------------------------------------------
[05/27 10:55:35   7125s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 10:55:35   7125s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 10:55:35   7125s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 10:55:35   7125s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 10:55:35   7125s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 10:55:35   7125s] (I)       ===========================================================================
[05/27 10:55:35   7125s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1954.57 MB )
[05/27 10:55:35   7125s] (I)       Num PG vias on layer 2 : 0
[05/27 10:55:35   7125s] (I)       Num PG vias on layer 3 : 0
[05/27 10:55:35   7125s] (I)       Num PG vias on layer 4 : 0
[05/27 10:55:35   7125s] (I)       Num PG vias on layer 5 : 0
[05/27 10:55:35   7125s] (I)       Num PG vias on layer 6 : 0
[05/27 10:55:35   7125s] [NR-eGR] Read 32960 PG shapes
[05/27 10:55:35   7125s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1954.57 MB )
[05/27 10:55:35   7125s] [NR-eGR] #Routing Blockages  : 0
[05/27 10:55:35   7125s] [NR-eGR] #Instance Blockages : 2061
[05/27 10:55:35   7125s] [NR-eGR] #PG Blockages       : 32960
[05/27 10:55:35   7125s] [NR-eGR] #Halo Blockages     : 0
[05/27 10:55:35   7125s] [NR-eGR] #Boundary Blockages : 0
[05/27 10:55:35   7125s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 10:55:35   7125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 10:55:35   7125s] (I)       readDataFromPlaceDB
[05/27 10:55:35   7125s] (I)       Read net information..
[05/27 10:55:35   7125s] [NR-eGR] Read numTotalNets=24753  numIgnoredNets=0
[05/27 10:55:35   7125s] (I)       Read testcase time = 0.020 seconds
[05/27 10:55:35   7125s] 
[05/27 10:55:35   7125s] (I)       early_global_route_priority property id does not exist.
[05/27 10:55:35   7125s] (I)       Start initializing grid graph
[05/27 10:55:35   7125s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 10:55:35   7125s] (I)       End initializing grid graph
[05/27 10:55:35   7125s] (I)       Model blockages into capacity
[05/27 10:55:35   7125s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 10:55:35   7125s] (I)       Started Modeling ( Curr Mem: 1960.05 MB )
[05/27 10:55:35   7125s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 10:55:35   7125s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 10:55:35   7125s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 10:55:35   7125s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 10:55:35   7125s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 10:55:35   7125s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1960.05 MB )
[05/27 10:55:35   7125s] (I)       -- layer congestion ratio --
[05/27 10:55:35   7125s] (I)       Layer 1 : 0.100000
[05/27 10:55:35   7125s] (I)       Layer 2 : 0.700000
[05/27 10:55:35   7125s] (I)       Layer 3 : 0.700000
[05/27 10:55:35   7125s] (I)       Layer 4 : 0.700000
[05/27 10:55:35   7125s] (I)       Layer 5 : 0.700000
[05/27 10:55:35   7125s] (I)       Layer 6 : 0.700000
[05/27 10:55:35   7125s] (I)       ----------------------------
[05/27 10:55:35   7125s] (I)       Number of ignored nets = 0
[05/27 10:55:35   7125s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 10:55:35   7125s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 10:55:35   7125s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 10:55:35   7125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 10:55:35   7125s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 10:55:35   7125s] (I)       Before initializing Early Global Route syMemory usage = 1960.1 MB
[05/27 10:55:35   7125s] (I)       Ndr track 0 does not exist
[05/27 10:55:35   7125s] (I)       ---------------------Grid Graph Info--------------------
[05/27 10:55:35   7125s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 10:55:35   7125s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 10:55:35   7125s] (I)       Site width          :   620  (dbu)
[05/27 10:55:35   7125s] (I)       Row height          :  5040  (dbu)
[05/27 10:55:35   7125s] (I)       GCell width         :  5040  (dbu)
[05/27 10:55:35   7125s] (I)       GCell height        :  5040  (dbu)
[05/27 10:55:35   7125s] (I)       Grid                :   268   268     6
[05/27 10:55:35   7125s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 10:55:35   7125s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 10:55:35   7125s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 10:55:35   7125s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 10:55:35   7125s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 10:55:35   7125s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 10:55:35   7125s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 10:55:35   7125s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 10:55:35   7125s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 10:55:35   7125s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 10:55:35   7125s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 10:55:35   7125s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 10:55:35   7125s] (I)       --------------------------------------------------------
[05/27 10:55:35   7125s] 
[05/27 10:55:35   7125s] [NR-eGR] ============ Routing rule table ============
[05/27 10:55:35   7125s] [NR-eGR] Rule id: 0  Nets: 24723 
[05/27 10:55:35   7125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 10:55:35   7125s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 10:55:35   7125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:55:35   7125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 10:55:35   7125s] [NR-eGR] ========================================
[05/27 10:55:35   7125s] [NR-eGR] 
[05/27 10:55:35   7125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 10:55:35   7125s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 10:55:35   7125s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 10:55:35   7125s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 10:55:35   7125s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 10:55:35   7125s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 10:55:35   7125s] (I)       After initializing Early Global Route syMemory usage = 1962.9 MB
[05/27 10:55:35   7125s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Reset routing kernel
[05/27 10:55:35   7125s] (I)       Started Global Routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       ============= Initialization =============
[05/27 10:55:35   7125s] (I)       totalPins=87126  totalGlobalPin=82363 (94.53%)
[05/27 10:55:35   7125s] (I)       Started Net group 1 ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Build MST ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Generate topology with single threads
[05/27 10:55:35   7125s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 10:55:35   7125s] [NR-eGR] Layer group 1: route 24723 net(s) in layer range [2, 6]
[05/27 10:55:35   7125s] (I)       
[05/27 10:55:35   7125s] (I)       ============  Phase 1a Route ============
[05/27 10:55:35   7125s] (I)       Started Phase 1a ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Pattern routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 10:55:35   7125s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Usage: 186707 = (96496 H, 90211 V) = (12.92% H, 12.05% V) = (4.863e+05um H, 4.547e+05um V)
[05/27 10:55:35   7125s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       
[05/27 10:55:35   7125s] (I)       ============  Phase 1b Route ============
[05/27 10:55:35   7125s] (I)       Started Phase 1b ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Monotonic routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Usage: 186707 = (96496 H, 90211 V) = (12.92% H, 12.05% V) = (4.863e+05um H, 4.547e+05um V)
[05/27 10:55:35   7125s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.410033e+05um
[05/27 10:55:35   7125s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       
[05/27 10:55:35   7125s] (I)       ============  Phase 1c Route ============
[05/27 10:55:35   7125s] (I)       Started Phase 1c ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Two level routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Level2 Grid: 54 x 54
[05/27 10:55:35   7125s] (I)       Started Two Level Routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Usage: 186707 = (96496 H, 90211 V) = (12.92% H, 12.05% V) = (4.863e+05um H, 4.547e+05um V)
[05/27 10:55:35   7125s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       
[05/27 10:55:35   7125s] (I)       ============  Phase 1d Route ============
[05/27 10:55:35   7125s] (I)       Started Phase 1d ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Detoured routing ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Usage: 186707 = (96496 H, 90211 V) = (12.92% H, 12.05% V) = (4.863e+05um H, 4.547e+05um V)
[05/27 10:55:35   7125s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       
[05/27 10:55:35   7125s] (I)       ============  Phase 1e Route ============
[05/27 10:55:35   7125s] (I)       Started Phase 1e ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Route legalization ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Usage: 186707 = (96496 H, 90211 V) = (12.92% H, 12.05% V) = (4.863e+05um H, 4.547e+05um V)
[05/27 10:55:35   7125s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.410033e+05um
[05/27 10:55:35   7125s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Started Layer assignment ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7125s] (I)       Running layer assignment with 1 threads
[05/27 10:55:35   7126s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] (I)       
[05/27 10:55:35   7126s] (I)       ============  Phase 1l Route ============
[05/27 10:55:35   7126s] (I)       Started Phase 1l ( Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] (I)       
[05/27 10:55:35   7126s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 10:55:35   7126s] [NR-eGR]                        OverCon           OverCon            
[05/27 10:55:35   7126s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 10:55:35   7126s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/27 10:55:35   7126s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:55:35   7126s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:55:35   7126s] [NR-eGR]  metal2  (2)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/27 10:55:35   7126s] [NR-eGR]  metal3  (3)        27( 0.06%)         8( 0.02%)   ( 0.08%) 
[05/27 10:55:35   7126s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:55:35   7126s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:55:35   7126s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 10:55:35   7126s] [NR-eGR] ---------------------------------------------------------------
[05/27 10:55:35   7126s] [NR-eGR] Total               38( 0.02%)         8( 0.00%)   ( 0.02%) 
[05/27 10:55:35   7126s] [NR-eGR] 
[05/27 10:55:35   7126s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 10:55:35   7126s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 10:55:35   7126s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 10:55:35   7126s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.61 sec, Curr Mem: 1962.94 MB )
[05/27 10:55:35   7126s] OPERPROF: Starting HotSpotCal at level 1, MEM:1962.9M
[05/27 10:55:35   7126s] [hotspot] +------------+---------------+---------------+
[05/27 10:55:35   7126s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 10:55:35   7126s] [hotspot] +------------+---------------+---------------+
[05/27 10:55:35   7126s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 10:55:35   7126s] [hotspot] +------------+---------------+---------------+
[05/27 10:55:35   7126s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 10:55:35   7126s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 10:55:35   7126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1962.9M
[05/27 10:55:35   7126s] Starting delay calculation for Setup views
[05/27 10:55:35   7126s] #################################################################################
[05/27 10:55:35   7126s] # Design Stage: PreRoute
[05/27 10:55:35   7126s] # Design Name: CHIP
[05/27 10:55:35   7126s] # Design Mode: 90nm
[05/27 10:55:35   7126s] # Analysis Mode: MMMC Non-OCV 
[05/27 10:55:35   7126s] # Parasitics Mode: No SPEF/RCDB
[05/27 10:55:35   7126s] # Signoff Settings: SI Off 
[05/27 10:55:35   7126s] #################################################################################
[05/27 10:55:36   7127s] Calculate delays in BcWc mode...
[05/27 10:55:36   7127s] Calculate delays in BcWc mode...
[05/27 10:55:37   7127s] Topological Sorting (REAL = 0:00:01.0, MEM = 1952.9M, InitMEM = 1952.9M)
[05/27 10:55:37   7127s] Start delay calculation (fullDC) (1 T). (MEM=1952.94)
[05/27 10:55:37   7127s] End AAE Lib Interpolated Model. (MEM=1969.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 10:55:47   7138s] Total number of fetched objects 24869
[05/27 10:55:48   7138s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/27 10:55:48   7138s] End delay calculation. (MEM=1985.39 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 10:55:48   7138s] End delay calculation (fullDC). (MEM=1985.39 CPU=0:00:11.0 REAL=0:00:11.0)
[05/27 10:55:48   7138s] *** CDM Built up (cpu=0:00:12.3  real=0:00:13.0  mem= 1985.4M) ***
[05/27 10:55:49   7139s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:14.0 totSessionCpu=1:59:00 mem=1985.4M)
[05/27 10:55:49   7140s] Reported timing to dir ./timingReports
[05/27 10:55:49   7140s] **optDesign ... cpu = 0:16:45, real = 0:16:45, mem = 1540.0M, totSessionCpu=1:59:00 **
[05/27 10:55:49   7140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1926.4M
[05/27 10:55:49   7140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:1926.4M
[05/27 10:55:53   7142s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.440  |  0.090  |
|           TNS (ns):| -6.677  | -6.677  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1340 (1340)    |    -69     |   1341 (1341)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.418%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:47, real = 0:16:49, mem = 1541.3M, totSessionCpu=1:59:02 **
[05/27 10:55:53   7142s] Deleting Cell Server ...
[05/27 10:55:53   7142s] Deleting Lib Analyzer.
[05/27 10:55:53   7142s] *** Finished optDesign ***
[05/27 10:55:53   7142s] 
[05/27 10:55:53   7142s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:17:14 real=  0:17:15)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.6 real=0:00:06.7)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:49.8 real=0:00:49.8)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:49.1 real=0:00:49.2)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:52 real=  0:02:53)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:09:55 real=  0:09:54)
[05/27 10:55:53   7142s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:58.1 real=0:00:58.0)
[05/27 10:55:53   7142s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 10:55:53   7142s] Info: pop threads available for lower-level modules during optimization.
[05/27 10:55:53   7142s] clean pInstBBox. size 0
[05/27 10:55:53   7142s]  *** Writing scheduling file: 'scheduling_file.cts.31784' ***
[05/27 10:55:53   7142s] All LLGs are deleted
[05/27 10:55:53   7142s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1941.7M
[05/27 10:55:53   7142s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1941.7M
[05/27 10:55:53   7142s] #optDebug: fT-D <X 1 0 0 0>
[05/27 10:55:53   7142s] VSMManager cleared!
[05/27 10:55:53   7142s] **place_opt_design ... cpu = 0:16:48, real = 0:16:49, mem = 1894.7M **
[05/27 10:55:53   7142s] *** Finished GigaPlace ***
[05/27 10:55:53   7142s] 
[05/27 10:55:53   7142s] *** Summary of all messages that are not suppressed in this session:
[05/27 10:55:53   7142s] Severity  ID               Count  Summary                                  
[05/27 10:55:53   7142s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/27 10:55:53   7142s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 10:55:53   7142s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/27 10:55:53   7142s] *** Message Summary: 5 warning(s), 0 error(s)
[05/27 10:55:53   7142s] 
[05/27 10:55:53   7142s] 
[05/27 10:55:53   7142s] =============================================================================================
[05/27 10:55:53   7142s]  Final TAT Report for place_opt_design
[05/27 10:55:53   7142s] =============================================================================================
[05/27 10:55:53   7142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 10:55:53   7142s] ---------------------------------------------------------------------------------------------
[05/27 10:55:53   7142s] [ WnsOpt                 ]      1   0:09:30.4  (  56.5 % )     0:09:54.0 /  0:09:54.7    1.0
[05/27 10:55:53   7142s] [ TnsOpt                 ]      1   0:00:56.2  (   5.6 % )     0:00:57.9 /  0:00:58.0    1.0
[05/27 10:55:53   7142s] [ GlobalOpt              ]      1   0:00:49.7  (   4.9 % )     0:00:49.7 /  0:00:49.7    1.0
[05/27 10:55:53   7142s] [ DrvOpt                 ]      1   0:00:04.8  (   0.5 % )     0:00:04.8 /  0:00:04.9    1.0
[05/27 10:55:53   7142s] [ SimplifyNetlist        ]      1   0:00:06.7  (   0.7 % )     0:00:06.7 /  0:00:06.6    1.0
[05/27 10:55:53   7142s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 10:55:53   7142s] [ AreaOpt                ]      4   0:01:06.5  (   6.6 % )     0:01:07.8 /  0:01:07.6    1.0
[05/27 10:55:53   7142s] [ ViewPruning            ]      9   0:00:02.9  (   0.3 % )     0:00:02.9 /  0:00:02.9    1.0
[05/27 10:55:53   7142s] [ IncrReplace            ]      1   0:02:53.2  (  17.2 % )     0:02:53.2 /  0:02:52.5    1.0
[05/27 10:55:53   7142s] [ RefinePlace            ]      5   0:00:07.2  (   0.7 % )     0:00:07.2 /  0:00:07.2    1.0
[05/27 10:55:53   7142s] [ TimingUpdate           ]      4   0:00:02.8  (   0.3 % )     0:00:28.1 /  0:00:28.2    1.0
[05/27 10:55:53   7142s] [ FullDelayCalc          ]      2   0:00:25.3  (   2.5 % )     0:00:25.3 /  0:00:25.4    1.0
[05/27 10:55:53   7142s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:19.2 /  0:00:17.9    0.9
[05/27 10:55:53   7142s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 10:55:53   7142s] [ DrvReport              ]      2   0:00:04.1  (   0.4 % )     0:00:04.1 /  0:00:02.6    0.6
[05/27 10:55:53   7142s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 10:55:53   7142s] [ MISC                   ]          0:00:38.3  (   3.8 % )     0:00:38.3 /  0:00:38.5    1.0
[05/27 10:55:53   7142s] ---------------------------------------------------------------------------------------------
[05/27 10:55:53   7142s]  place_opt_design TOTAL             0:16:49.2  ( 100.0 % )     0:16:49.2 /  0:16:47.9    1.0
[05/27 10:55:53   7142s] ---------------------------------------------------------------------------------------------
[05/27 10:55:53   7142s] 
[05/27 10:56:24   7145s] <CMD> zoomBox -826.86000 -47.87400 1841.39900 1214.52800
[05/27 10:56:26   7145s] <CMD> zoomBox -228.01400 190.65800 1410.63200 965.93100
[05/27 10:56:28   7145s] <CMD> zoomBox 302.17500 401.84200 1029.25300 745.83600
[05/27 10:56:32   7145s] <CMD> zoomBox 565.56600 506.75600 839.78500 636.49400
[05/27 10:56:39   7145s] <CMD> zoomBox 688.11500 555.56800 751.63100 585.61900
[05/27 10:56:41   7146s] <CMD> zoomBox 701.62700 560.28800 740.63400 578.74300
[05/27 10:56:42   7146s] <CMD> zoomBox 704.85200 561.41500 738.00900 577.10200
[05/27 10:56:44   7146s] <CMD> zoomBox 707.58900 562.37800 735.77300 575.71200
[05/27 10:56:47   7146s] <CMD> zoomBox 704.85200 561.41500 738.00900 577.10200
[05/27 10:56:49   7146s] <CMD> zoomBox 693.38700 557.38300 747.37600 582.92600
[05/27 10:56:50   7146s] <CMD> zoomBox 666.17600 547.81300 769.60700 596.74800
[05/27 10:56:52   7146s] <CMD> zoomBox 656.13000 544.28000 777.81400 601.85100
[05/27 10:56:53   7146s] <CMD> zoomBox 644.31200 540.12300 787.47000 607.85400
[05/27 10:56:55   7146s] <CMD> zoomBox 71.45100 338.65300 1255.52500 898.86000
[05/27 10:56:58   7147s] <CMD> zoomBox -43.54500 298.21000 1349.48300 957.27700
[05/27 10:57:00   7147s] <CMD> zoomBox -744.30100 52.57000 1924.30200 1315.13500
[05/27 11:02:01   7175s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/27 11:02:01   7175s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/27 11:02:01   7175s] #optDebug: fT-S <1 1 0 0 0>
[05/27 11:02:01   7175s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:02:01   7175s] All LLGs are deleted
[05/27 11:02:01   7175s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1891.7M
[05/27 11:02:01   7175s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1891.7M
[05/27 11:02:01   7175s] Start to check current routing status for nets...
[05/27 11:02:01   7175s] All nets are already routed correctly.
[05/27 11:02:01   7175s] End to check current routing status for nets (mem=1891.7M)
[05/27 11:02:01   7175s] Effort level <high> specified for reg2reg path_group
[05/27 11:02:02   7176s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1893.7M
[05/27 11:02:02   7176s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1893.7M
[05/27 11:02:02   7176s] Fast DP-INIT is on for default
[05/27 11:02:02   7176s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.041, MEM:1910.4M
[05/27 11:02:02   7176s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.050, MEM:1910.4M
[05/27 11:02:02   7176s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1910.4M
[05/27 11:02:02   7176s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1910.4M
[05/27 11:02:08   7180s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.440  |  0.090  |
|           TNS (ns):| -6.677  | -6.677  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1340 (1340)    |    -69     |   1341 (1341)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.418%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/27 11:02:08   7180s] Total CPU time: 5.65 sec
[05/27 11:02:08   7180s] Total Real time: 7.0 sec
[05/27 11:02:08   7180s] Total Memory Usage: 1908.410156 Mbytes
[05/27 11:02:08   7180s] 
[05/27 11:02:08   7180s] =============================================================================================
[05/27 11:02:08   7180s]  Final TAT Report for timeDesign
[05/27 11:02:08   7180s] =============================================================================================
[05/27 11:02:08   7180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:02:08   7180s] ---------------------------------------------------------------------------------------------
[05/27 11:02:08   7180s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:02:08   7180s] [ TimingUpdate           ]      1   0:00:01.4  (  19.9 % )     0:00:01.4 /  0:00:01.4    1.0
[05/27 11:02:08   7180s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:06.1 /  0:00:04.6    0.8
[05/27 11:02:08   7180s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 11:02:08   7180s] [ DrvReport              ]      1   0:00:01.4  (  20.0 % )     0:00:03.2 /  0:00:01.7    0.5
[05/27 11:02:08   7180s] [ GenerateReports        ]      1   0:00:00.9  (  12.8 % )     0:00:00.9 /  0:00:00.9    1.0
[05/27 11:02:08   7180s] [ ReportTranViolation    ]      1   0:00:00.3  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 11:02:08   7180s] [ ReportCapViolation     ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 11:02:08   7180s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.2    0.5
[05/27 11:02:08   7180s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:02:08   7180s] [ GenerateDrvReportData  ]      1   0:00:00.9  (  12.6 % )     0:00:00.9 /  0:00:00.9    1.0
[05/27 11:02:08   7180s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   5.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/27 11:02:08   7180s] [ MISC                   ]          0:00:01.1  (  15.0 % )     0:00:01.1 /  0:00:01.1    1.0
[05/27 11:02:08   7180s] ---------------------------------------------------------------------------------------------
[05/27 11:02:08   7180s]  timeDesign TOTAL                   0:00:07.2  ( 100.0 % )     0:00:07.2 /  0:00:05.6    0.8
[05/27 11:02:08   7180s] ---------------------------------------------------------------------------------------------
[05/27 11:02:08   7180s] 
[05/27 11:02:08   7180s] Info: pop threads available for lower-level modules during optimization.
[05/27 11:02:35   7183s] <CMD> getCTSMode -engine -quiet
[05/27 11:04:16   7193s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/27 11:04:16   7193s] <CMD> setEndCapMode -reset
[05/27 11:04:16   7193s] <CMD> setEndCapMode -boundary_tap false
[05/27 11:04:16   7193s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK} -maxAllowedDelay 1
[05/27 11:04:16   7193s] <CMD> setPlaceMode -reset
[05/27 11:04:16   7193s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.95 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/27 11:04:18   7193s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/27 11:04:18   7193s] <CMD> optDesign -preCTS
[05/27 11:04:18   7193s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1484.2M, totSessionCpu=1:59:54 **
[05/27 11:04:18   7193s] Executing: place_opt_design -opt
[05/27 11:04:18   7193s] *** Starting GigaPlace ***
[05/27 11:04:18   7193s] **INFO: User settings:
[05/27 11:04:18   7193s] setExtractRCMode -engine                            preRoute
[05/27 11:04:18   7193s] setUsefulSkewMode -maxAllowedDelay                  1
[05/27 11:04:18   7193s] setUsefulSkewMode -maxSkew                          false
[05/27 11:04:18   7193s] setUsefulSkewMode -noBoundary                       false
[05/27 11:04:18   7193s] setUsefulSkewMode -useCells                         {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1}
[05/27 11:04:18   7193s] setDelayCalMode -enable_high_fanout                 true
[05/27 11:04:18   7193s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/27 11:04:18   7193s] setDelayCalMode -engine                             aae
[05/27 11:04:18   7193s] setDelayCalMode -ignoreNetLoad                      false
[05/27 11:04:18   7193s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/27 11:04:18   7193s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/27 11:04:18   7193s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/27 11:04:18   7193s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/27 11:04:18   7193s] setOptMode -drcMargin                               0
[05/27 11:04:18   7193s] setOptMode -fixCap                                  true
[05/27 11:04:18   7193s] setOptMode -fixDrc                                  true
[05/27 11:04:18   7193s] setOptMode -fixFanoutLoad                           false
[05/27 11:04:18   7193s] setOptMode -fixTran                                 true
[05/27 11:04:18   7193s] setOptMode -optimizeFF                              true
[05/27 11:04:18   7193s] setOptMode -setupTargetSlack                        0
[05/27 11:04:18   7193s] setPlaceMode -place_detail_check_route              false
[05/27 11:04:18   7193s] setPlaceMode -place_detail_preserve_routing         true
[05/27 11:04:18   7193s] setPlaceMode -place_detail_remove_affected_routing  false
[05/27 11:04:18   7193s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/27 11:04:18   7193s] setPlaceMode -place_global_clock_gate_aware         true
[05/27 11:04:18   7193s] setPlaceMode -place_global_cong_effort              auto
[05/27 11:04:18   7193s] setPlaceMode -place_global_ignore_scan              true
[05/27 11:04:18   7193s] setPlaceMode -place_global_ignore_spare             false
[05/27 11:04:18   7193s] setPlaceMode -place_global_max_density              0.95
[05/27 11:04:18   7193s] setPlaceMode -place_global_module_aware_spare       false
[05/27 11:04:18   7193s] setPlaceMode -place_global_place_io_pins            false
[05/27 11:04:18   7193s] setPlaceMode -place_global_reorder_scan             true
[05/27 11:04:18   7193s] setPlaceMode -powerDriven                           false
[05/27 11:04:18   7193s] setPlaceMode -timingDriven                          true
[05/27 11:04:18   7193s] setAnalysisMode -analysisType                       bcwc
[05/27 11:04:18   7193s] setAnalysisMode -checkType                          setup
[05/27 11:04:18   7193s] setAnalysisMode -clkSrcPath                         false
[05/27 11:04:18   7193s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/27 11:04:18   7193s] setAnalysisMode -usefulSkew                         true
[05/27 11:04:18   7193s] setAnalysisMode -virtualIPO                         false
[05/27 11:04:18   7193s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/27 11:04:18   7193s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/27 11:04:18   7193s] 
[05/27 11:04:18   7193s] #optDebug: fT-E <X 2 3 1 0>
[05/27 11:04:18   7193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.4M
[05/27 11:04:18   7193s] #spOpts: mergeVia=F 
[05/27 11:04:18   7193s] All LLGs are deleted
[05/27 11:04:18   7193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1907.4M
[05/27 11:04:18   7193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1907.4M
[05/27 11:04:18   7193s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1907.4M
[05/27 11:04:18   7193s] Core basic site is core_5040
[05/27 11:04:18   7193s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/27 11:04:18   7193s] SiteArray: use 1,105,920 bytes
[05/27 11:04:18   7193s] SiteArray: current memory after site array memory allocation 1908.4M
[05/27 11:04:18   7193s] SiteArray: FP blocked sites are writable
[05/27 11:04:18   7193s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 11:04:18   7193s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.038, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:     Starting CMU at level 3, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1908.4M
[05/27 11:04:18   7193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.050, MEM:1908.4M
[05/27 11:04:18   7193s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1908.4MB).
[05/27 11:04:18   7193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.095, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1908.4M
[05/27 11:04:18   7194s] All LLGs are deleted
[05/27 11:04:18   7194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1908.4M
[05/27 11:04:18   7194s] VSMManager cleared!
[05/27 11:04:18   7194s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1484.2M, totSessionCpu=1:59:54 **
[05/27 11:04:18   7194s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/27 11:04:18   7194s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:18   7194s] GigaOpt running with 1 threads.
[05/27 11:04:18   7194s] Info: 1 threads available for lower-level modules during optimization.
[05/27 11:04:18   7194s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.4M
[05/27 11:04:18   7194s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:04:18   7194s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1908.4M
[05/27 11:04:18   7194s] Core basic site is core_5040
[05/27 11:04:18   7194s] Fast DP-INIT is on for default
[05/27 11:04:18   7194s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 11:04:18   7194s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.034, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF:     Starting CMU at level 3, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1908.4M
[05/27 11:04:18   7194s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.045, MEM:1908.4M
[05/27 11:04:18   7194s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1908.4MB).
[05/27 11:04:18   7194s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.084, MEM:1908.4M
[05/27 11:04:18   7194s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 11:04:18   7194s] Summary for sequential cells identification: 
[05/27 11:04:18   7194s]   Identified SBFF number: 42
[05/27 11:04:18   7194s]   Identified MBFF number: 0
[05/27 11:04:18   7194s]   Identified SB Latch number: 0
[05/27 11:04:18   7194s]   Identified MB Latch number: 0
[05/27 11:04:18   7194s]   Not identified SBFF number: 10
[05/27 11:04:18   7194s]   Not identified MBFF number: 0
[05/27 11:04:18   7194s]   Not identified SB Latch number: 0
[05/27 11:04:18   7194s]   Not identified MB Latch number: 0
[05/27 11:04:18   7194s]   Number of sequential cells which are not FFs: 27
[05/27 11:04:18   7194s]  Visiting view : av_func_mode_max
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:18   7194s]  Visiting view : av_scan_mode_max
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:18   7194s]  Visiting view : av_func_mode_min
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:18   7194s]  Visiting view : av_scan_mode_min
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:18   7194s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:18   7194s]  Setting StdDelay to 53.60
[05/27 11:04:18   7194s] Creating Cell Server, finished. 
[05/27 11:04:18   7194s] 
[05/27 11:04:18   7194s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:18   7194s] 
[05/27 11:04:18   7194s] Creating Lib Analyzer ...
[05/27 11:04:18   7194s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:18   7194s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:04:18   7194s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:04:18   7194s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:04:18   7194s] 
[05/27 11:04:18   7194s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:04:23   7199s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:59:59 mem=1914.4M
[05/27 11:04:23   7199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:59:59 mem=1914.4M
[05/27 11:04:23   7199s] Creating Lib Analyzer, finished. 
[05/27 11:04:23   7199s] #optDebug: fT-S <1 2 3 1 0>
[05/27 11:04:23   7199s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/27 11:04:23   7199s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/27 11:04:23   7199s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell YA2GSD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell YA2GSC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell XMD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell XMD is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell XMC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell XMC is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PUI is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PUI is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PDIX is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PDIX is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PDI is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell PDI is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 11:04:23   7199s] 			Cell BHD1 is dont_touch but not dont_use
[05/27 11:04:23   7199s] 	...
[05/27 11:04:23   7199s] 	Reporting only the 20 first cells found...
[05/27 11:04:23   7199s] 
[05/27 11:04:23   7199s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1488.2M, totSessionCpu=1:59:59 **
[05/27 11:04:23   7199s] *** optDesign -preCTS ***
[05/27 11:04:23   7199s] DRC Margin: user margin 0.0; extra margin 0.2
[05/27 11:04:23   7199s] Setup Target Slack: user slack 0; extra slack 0.0
[05/27 11:04:23   7199s] Hold Target Slack: user slack 0
[05/27 11:04:23   7199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1914.4M
[05/27 11:04:23   7199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1914.4M
[05/27 11:04:23   7199s] Deleting Cell Server ...
[05/27 11:04:23   7199s] Deleting Lib Analyzer.
[05/27 11:04:23   7199s] Multi-VT timing optimization disabled based on library information.
[05/27 11:04:23   7199s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 11:04:23   7199s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 11:04:23   7199s] Summary for sequential cells identification: 
[05/27 11:04:23   7199s]   Identified SBFF number: 42
[05/27 11:04:23   7199s]   Identified MBFF number: 0
[05/27 11:04:23   7199s]   Identified SB Latch number: 0
[05/27 11:04:23   7199s]   Identified MB Latch number: 0
[05/27 11:04:23   7199s]   Not identified SBFF number: 10
[05/27 11:04:23   7199s]   Not identified MBFF number: 0
[05/27 11:04:23   7199s]   Not identified SB Latch number: 0
[05/27 11:04:23   7199s]   Not identified MB Latch number: 0
[05/27 11:04:23   7199s]   Number of sequential cells which are not FFs: 27
[05/27 11:04:23   7199s]  Visiting view : av_func_mode_max
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_scan_mode_max
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_func_mode_min
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_scan_mode_min
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Setting StdDelay to 53.60
[05/27 11:04:23   7199s] Creating Cell Server, finished. 
[05/27 11:04:23   7199s] 
[05/27 11:04:23   7199s] Deleting Cell Server ...
[05/27 11:04:23   7199s] 
[05/27 11:04:23   7199s] Creating Lib Analyzer ...
[05/27 11:04:23   7199s] Creating Cell Server ...(0, 0, 0, 0)
[05/27 11:04:23   7199s] Summary for sequential cells identification: 
[05/27 11:04:23   7199s]   Identified SBFF number: 42
[05/27 11:04:23   7199s]   Identified MBFF number: 0
[05/27 11:04:23   7199s]   Identified SB Latch number: 0
[05/27 11:04:23   7199s]   Identified MB Latch number: 0
[05/27 11:04:23   7199s]   Not identified SBFF number: 10
[05/27 11:04:23   7199s]   Not identified MBFF number: 0
[05/27 11:04:23   7199s]   Not identified SB Latch number: 0
[05/27 11:04:23   7199s]   Not identified MB Latch number: 0
[05/27 11:04:23   7199s]   Number of sequential cells which are not FFs: 27
[05/27 11:04:23   7199s]  Visiting view : av_func_mode_max
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_scan_mode_max
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_func_mode_min
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Visiting view : av_scan_mode_min
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/27 11:04:23   7199s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/27 11:04:23   7199s]  Setting StdDelay to 53.60
[05/27 11:04:23   7199s] Creating Cell Server, finished. 
[05/27 11:04:23   7199s] 
[05/27 11:04:23   7199s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:23   7199s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:04:23   7199s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:04:23   7199s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:04:23   7199s] 
[05/27 11:04:23   7199s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:04:27   7203s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:00:04 mem=1914.4M
[05/27 11:04:28   7203s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:00:04 mem=1914.4M
[05/27 11:04:28   7203s] Creating Lib Analyzer, finished. 
[05/27 11:04:28   7203s] All LLGs are deleted
[05/27 11:04:28   7203s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1914.4M
[05/27 11:04:28   7203s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1914.4M
[05/27 11:04:28   7203s] ### Creating LA Mngr. totSessionCpu=2:00:04 mem=1914.4M
[05/27 11:04:28   7203s] ### Creating LA Mngr, finished. totSessionCpu=2:00:04 mem=1914.4M
[05/27 11:04:28   7203s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1914.43 MB )
[05/27 11:04:28   7203s] (I)       Started Loading and Dumping File ( Curr Mem: 1914.43 MB )
[05/27 11:04:28   7203s] (I)       Reading DB...
[05/27 11:04:28   7203s] (I)       Read data from FE... (mem=1914.4M)
[05/27 11:04:28   7203s] (I)       Read nodes and places... (mem=1914.4M)
[05/27 11:04:28   7203s] (I)       Number of ignored instance 0
[05/27 11:04:28   7203s] (I)       Number of inbound cells 42
[05/27 11:04:28   7203s] (I)       numMoveCells=23048, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/27 11:04:28   7203s] (I)       cell height: 5040, count: 23048
[05/27 11:04:28   7203s] (I)       Done Read nodes and places (cpu=0.040s, mem=1920.8M)
[05/27 11:04:28   7203s] (I)       Read nets... (mem=1920.8M)
[05/27 11:04:28   7203s] (I)       Number of nets = 24753 ( 73 ignored )
[05/27 11:04:28   7203s] (I)       Done Read nets (cpu=0.090s, mem=1927.3M)
[05/27 11:04:28   7203s] (I)       Read rows... (mem=1927.3M)
[05/27 11:04:28   7203s] (I)       rowRegion is not equal to core box, resetting core box
[05/27 11:04:28   7203s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/27 11:04:28   7203s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/27 11:04:28   7203s] (I)       Done Read rows (cpu=0.000s, mem=1927.3M)
[05/27 11:04:28   7203s] (I)       Identified Clock instances: Flop 3632, Clock buffer/inverter 0, Gate 0, Logic 1
[05/27 11:04:28   7203s] (I)       Read module constraints... (mem=1927.3M)
[05/27 11:04:28   7203s] (I)       Done Read module constraints (cpu=0.000s, mem=1927.3M)
[05/27 11:04:28   7203s] (I)       Done Read data from FE (cpu=0.140s, mem=1927.3M)
[05/27 11:04:28   7203s] (I)       before initializing RouteDB syMemory usage = 1927.3 MB
[05/27 11:04:28   7203s] (I)       == Non-default Options ==
[05/27 11:04:28   7203s] (I)       Maximum routing layer                              : 6
[05/27 11:04:28   7203s] (I)       Buffering-aware routing                            : true
[05/27 11:04:28   7203s] (I)       Spread congestion away from blockages              : true
[05/27 11:04:28   7203s] (I)       Overflow penalty cost                              : 10
[05/27 11:04:28   7203s] (I)       Punch through distance                             : 4642.740000
[05/27 11:04:28   7203s] (I)       Source-to-sink ratio                               : 0.300000
[05/27 11:04:28   7203s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 11:04:28   7203s] (I)       Use row-based GCell size
[05/27 11:04:28   7203s] (I)       GCell unit size  : 5040
[05/27 11:04:28   7203s] (I)       GCell multiplier : 1
[05/27 11:04:28   7203s] (I)       build grid graph
[05/27 11:04:28   7203s] (I)       build grid graph start
[05/27 11:04:28   7203s] [NR-eGR] Track table information for default rule: 
[05/27 11:04:28   7203s] [NR-eGR] metal1 has no routable track
[05/27 11:04:28   7203s] [NR-eGR] metal2 has single uniform track structure
[05/27 11:04:28   7203s] [NR-eGR] metal3 has single uniform track structure
[05/27 11:04:28   7203s] [NR-eGR] metal4 has single uniform track structure
[05/27 11:04:28   7203s] [NR-eGR] metal5 has single uniform track structure
[05/27 11:04:28   7203s] [NR-eGR] metal6 has single uniform track structure
[05/27 11:04:28   7203s] (I)       build grid graph end
[05/27 11:04:28   7203s] (I)       ===========================================================================
[05/27 11:04:28   7203s] (I)       == Report All Rule Vias ==
[05/27 11:04:28   7203s] (I)       ===========================================================================
[05/27 11:04:28   7203s] (I)        Via Rule : (Default)
[05/27 11:04:28   7203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 11:04:28   7203s] (I)       ---------------------------------------------------------------------------
[05/27 11:04:28   7203s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 11:04:28   7203s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 11:04:28   7203s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 11:04:28   7203s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 11:04:28   7203s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 11:04:28   7203s] (I)       ===========================================================================
[05/27 11:04:28   7203s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1927.30 MB )
[05/27 11:04:28   7203s] (I)       Num PG vias on layer 2 : 0
[05/27 11:04:28   7203s] (I)       Num PG vias on layer 3 : 0
[05/27 11:04:28   7203s] (I)       Num PG vias on layer 4 : 0
[05/27 11:04:28   7203s] (I)       Num PG vias on layer 5 : 0
[05/27 11:04:28   7203s] (I)       Num PG vias on layer 6 : 0
[05/27 11:04:28   7203s] [NR-eGR] Read 32960 PG shapes
[05/27 11:04:28   7203s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1927.30 MB )
[05/27 11:04:28   7203s] [NR-eGR] #Routing Blockages  : 0
[05/27 11:04:28   7203s] [NR-eGR] #Instance Blockages : 2061
[05/27 11:04:28   7203s] [NR-eGR] #PG Blockages       : 32960
[05/27 11:04:28   7203s] [NR-eGR] #Halo Blockages     : 0
[05/27 11:04:28   7203s] [NR-eGR] #Boundary Blockages : 0
[05/27 11:04:28   7203s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 11:04:28   7203s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 11:04:28   7203s] (I)       readDataFromPlaceDB
[05/27 11:04:28   7203s] (I)       Read net information..
[05/27 11:04:28   7203s] [NR-eGR] Read numTotalNets=24753  numIgnoredNets=0
[05/27 11:04:28   7203s] (I)       Read testcase time = 0.010 seconds
[05/27 11:04:28   7203s] 
[05/27 11:04:28   7203s] (I)       early_global_route_priority property id does not exist.
[05/27 11:04:28   7203s] (I)       Start initializing grid graph
[05/27 11:04:28   7203s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 11:04:28   7203s] (I)       End initializing grid graph
[05/27 11:04:28   7203s] (I)       Model blockages into capacity
[05/27 11:04:28   7203s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 11:04:28   7203s] (I)       Started Modeling ( Curr Mem: 1932.79 MB )
[05/27 11:04:28   7203s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 11:04:28   7203s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 11:04:28   7203s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 11:04:28   7203s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 11:04:28   7203s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 11:04:28   7203s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1932.79 MB )
[05/27 11:04:28   7203s] (I)       -- layer congestion ratio --
[05/27 11:04:28   7203s] (I)       Layer 1 : 0.100000
[05/27 11:04:28   7203s] (I)       Layer 2 : 0.700000
[05/27 11:04:28   7203s] (I)       Layer 3 : 0.700000
[05/27 11:04:28   7203s] (I)       Layer 4 : 0.700000
[05/27 11:04:28   7203s] (I)       Layer 5 : 0.700000
[05/27 11:04:28   7203s] (I)       Layer 6 : 0.700000
[05/27 11:04:28   7203s] (I)       ----------------------------
[05/27 11:04:28   7203s] (I)       Number of ignored nets = 0
[05/27 11:04:28   7203s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 11:04:28   7203s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 11:04:28   7203s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 11:04:28   7203s] (I)       Constructing bin map
[05/27 11:04:28   7203s] (I)       Initialize bin information with width=10080 height=10080
[05/27 11:04:28   7203s] (I)       Done constructing bin map
[05/27 11:04:28   7203s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 11:04:28   7203s] (I)       Before initializing Early Global Route syMemory usage = 1932.8 MB
[05/27 11:04:28   7203s] (I)       Ndr track 0 does not exist
[05/27 11:04:28   7203s] (I)       ---------------------Grid Graph Info--------------------
[05/27 11:04:28   7203s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 11:04:28   7203s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/27 11:04:28   7203s] (I)       Site width          :   620  (dbu)
[05/27 11:04:28   7203s] (I)       Row height          :  5040  (dbu)
[05/27 11:04:28   7203s] (I)       GCell width         :  5040  (dbu)
[05/27 11:04:28   7203s] (I)       GCell height        :  5040  (dbu)
[05/27 11:04:28   7203s] (I)       Grid                :   268   268     6
[05/27 11:04:28   7203s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 11:04:28   7203s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 11:04:28   7203s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 11:04:28   7203s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 11:04:28   7203s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 11:04:28   7203s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 11:04:28   7203s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 11:04:28   7203s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 11:04:28   7203s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 11:04:28   7203s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 11:04:28   7203s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 11:04:28   7203s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 11:04:28   7203s] (I)       --------------------------------------------------------
[05/27 11:04:28   7203s] 
[05/27 11:04:28   7203s] [NR-eGR] ============ Routing rule table ============
[05/27 11:04:28   7203s] [NR-eGR] Rule id: 0  Nets: 24723 
[05/27 11:04:28   7203s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 11:04:28   7203s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 11:04:28   7203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:04:28   7203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:04:28   7203s] [NR-eGR] ========================================
[05/27 11:04:28   7203s] [NR-eGR] 
[05/27 11:04:28   7203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 11:04:28   7203s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 11:04:28   7203s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 11:04:28   7203s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 11:04:28   7203s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 11:04:28   7203s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 11:04:28   7203s] (I)       After initializing Early Global Route syMemory usage = 1935.7 MB
[05/27 11:04:28   7203s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7203s] (I)       Reset routing kernel
[05/27 11:04:28   7203s] (I)       Started Global Routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7203s] (I)       ============= Initialization =============
[05/27 11:04:28   7203s] (I)       totalPins=87126  totalGlobalPin=82363 (94.53%)
[05/27 11:04:28   7203s] (I)       Started Net group 1 ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7203s] (I)       Started Build MST ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7203s] (I)       Generate topology with single threads
[05/27 11:04:28   7203s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7203s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 11:04:28   7204s] (I)       #blocked areas for congestion spreading : 21
[05/27 11:04:28   7204s] [NR-eGR] Layer group 1: route 24723 net(s) in layer range [2, 6]
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1a Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1a ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Pattern routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 11:04:28   7204s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Usage: 188469 = (97993 H, 90476 V) = (13.12% H, 12.09% V) = (4.939e+05um H, 4.560e+05um V)
[05/27 11:04:28   7204s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1b Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1b ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Monotonic routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Usage: 188469 = (97993 H, 90476 V) = (13.12% H, 12.09% V) = (4.939e+05um H, 4.560e+05um V)
[05/27 11:04:28   7204s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.498838e+05um
[05/27 11:04:28   7204s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1c Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1c ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Two level routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Level2 Grid: 54 x 54
[05/27 11:04:28   7204s] (I)       Started Two Level Routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Usage: 188469 = (97993 H, 90476 V) = (13.12% H, 12.09% V) = (4.939e+05um H, 4.560e+05um V)
[05/27 11:04:28   7204s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1d Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1d ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Detoured routing ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Usage: 188469 = (97993 H, 90476 V) = (13.12% H, 12.09% V) = (4.939e+05um H, 4.560e+05um V)
[05/27 11:04:28   7204s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1e Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1e ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Route legalization ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Usage: 188469 = (97993 H, 90476 V) = (13.12% H, 12.09% V) = (4.939e+05um H, 4.560e+05um V)
[05/27 11:04:28   7204s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.498838e+05um
[05/27 11:04:28   7204s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Layer assignment ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Running layer assignment with 1 threads
[05/27 11:04:28   7204s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Net group 1 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] (I)       ============  Phase 1l Route ============
[05/27 11:04:28   7204s] (I)       Started Phase 1l ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       
[05/27 11:04:28   7204s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 11:04:28   7204s] [NR-eGR]                        OverCon            
[05/27 11:04:28   7204s] [NR-eGR]                         #Gcell     %Gcell
[05/27 11:04:28   7204s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 11:04:28   7204s] [NR-eGR] ----------------------------------------------
[05/27 11:04:28   7204s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 11:04:28   7204s] [NR-eGR]  metal2  (2)        13( 0.03%)   ( 0.03%) 
[05/27 11:04:28   7204s] [NR-eGR]  metal3  (3)        28( 0.06%)   ( 0.06%) 
[05/27 11:04:28   7204s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 11:04:28   7204s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 11:04:28   7204s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 11:04:28   7204s] [NR-eGR] ----------------------------------------------
[05/27 11:04:28   7204s] [NR-eGR] Total               41( 0.02%)   ( 0.02%) 
[05/27 11:04:28   7204s] [NR-eGR] 
[05/27 11:04:28   7204s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 11:04:28   7204s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 11:04:28   7204s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 11:04:28   7204s] (I)       ============= track Assignment ============
[05/27 11:04:28   7204s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Started Track Assignment ( Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 11:04:28   7204s] (I)       Running track assignment with 1 threads
[05/27 11:04:28   7204s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:28   7204s] (I)       Run Multi-thread track assignment
[05/27 11:04:29   7204s] (I)       Finished Track Assignment ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Started Export DB wires ( Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Started Export all nets ( Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Started Set wire vias ( Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:29   7204s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1935.67 MB )
[05/27 11:04:29   7205s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:04:29   7205s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 87126
[05/27 11:04:29   7205s] [NR-eGR] metal2  (2V) length: 3.473719e+05um, number of vias: 121009
[05/27 11:04:29   7205s] [NR-eGR] metal3  (3H) length: 4.407784e+05um, number of vias: 9604
[05/27 11:04:29   7205s] [NR-eGR] metal4  (4V) length: 1.377054e+05um, number of vias: 1788
[05/27 11:04:29   7205s] [NR-eGR] metal5  (5H) length: 6.525151e+04um, number of vias: 45
[05/27 11:04:29   7205s] [NR-eGR] metal6  (6V) length: 2.120160e+03um, number of vias: 0
[05/27 11:04:29   7205s] [NR-eGR] Total length: 9.932273e+05um, number of vias: 219572
[05/27 11:04:29   7205s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:04:29   7205s] [NR-eGR] Total eGR-routed clock nets wire length: 3.723001e+04um 
[05/27 11:04:29   7205s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:04:29   7205s] Saved RC grid cleaned up.
[05/27 11:04:29   7205s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.63 sec, Real: 1.63 sec, Curr Mem: 1885.91 MB )
[05/27 11:04:29   7205s] ### Creating LA Mngr. totSessionCpu=2:00:05 mem=1880.9M
[05/27 11:04:29   7205s] LayerId::1 widthSet size::4
[05/27 11:04:29   7205s] LayerId::2 widthSet size::4
[05/27 11:04:29   7205s] LayerId::3 widthSet size::4
[05/27 11:04:29   7205s] LayerId::4 widthSet size::4
[05/27 11:04:29   7205s] LayerId::5 widthSet size::4
[05/27 11:04:29   7205s] LayerId::6 widthSet size::2
[05/27 11:04:29   7205s] Updating RC grid for preRoute extraction ...
[05/27 11:04:29   7205s] Initializing multi-corner capacitance tables ... 
[05/27 11:04:29   7205s] Initializing multi-corner resistance tables ...
[05/27 11:04:29   7205s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:04:29   7205s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249894 ; uaWl: 1.000000 ; uaWlH: 0.206475 ; aWlH: 0.000000 ; Pmax: 0.834000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 11:04:30   7205s] ### Creating LA Mngr, finished. totSessionCpu=2:00:06 mem=1880.9M
[05/27 11:04:30   7205s] Extraction called for design 'CHIP' of instances=23351 and nets=29156 using extraction engine 'preRoute' .
[05/27 11:04:30   7205s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 11:04:30   7205s] Type 'man IMPEXT-3530' for more detail.
[05/27 11:04:30   7205s] PreRoute RC Extraction called for design CHIP.
[05/27 11:04:30   7205s] RC Extraction called in multi-corner(2) mode.
[05/27 11:04:30   7205s] RCMode: PreRoute
[05/27 11:04:30   7205s]       RC Corner Indexes            0       1   
[05/27 11:04:30   7205s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 11:04:30   7205s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 11:04:30   7205s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 11:04:30   7205s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 11:04:30   7205s] Shrink Factor                : 1.00000
[05/27 11:04:30   7205s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 11:04:30   7205s] Using capacitance table file ...
[05/27 11:04:30   7205s] LayerId::1 widthSet size::4
[05/27 11:04:30   7205s] LayerId::2 widthSet size::4
[05/27 11:04:30   7205s] LayerId::3 widthSet size::4
[05/27 11:04:30   7205s] LayerId::4 widthSet size::4
[05/27 11:04:30   7205s] LayerId::5 widthSet size::4
[05/27 11:04:30   7205s] LayerId::6 widthSet size::2
[05/27 11:04:30   7205s] Updating RC grid for preRoute extraction ...
[05/27 11:04:30   7205s] Initializing multi-corner capacitance tables ... 
[05/27 11:04:30   7205s] Initializing multi-corner resistance tables ...
[05/27 11:04:30   7205s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:04:30   7205s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249894 ; uaWl: 1.000000 ; uaWlH: 0.206475 ; aWlH: 0.000000 ; Pmax: 0.834000 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 11:04:30   7206s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1880.906M)
[05/27 11:04:30   7206s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.9M
[05/27 11:04:30   7206s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1880.9M
[05/27 11:04:30   7206s] Fast DP-INIT is on for default
[05/27 11:04:30   7206s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.039, MEM:1880.9M
[05/27 11:04:30   7206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.048, MEM:1880.9M
[05/27 11:04:30   7206s] Starting delay calculation for Setup views
[05/27 11:04:30   7206s] #################################################################################
[05/27 11:04:30   7206s] # Design Stage: PreRoute
[05/27 11:04:30   7206s] # Design Name: CHIP
[05/27 11:04:30   7206s] # Design Mode: 90nm
[05/27 11:04:30   7206s] # Analysis Mode: MMMC Non-OCV 
[05/27 11:04:30   7206s] # Parasitics Mode: No SPEF/RCDB
[05/27 11:04:30   7206s] # Signoff Settings: SI Off 
[05/27 11:04:30   7206s] #################################################################################
[05/27 11:04:32   7208s] Calculate delays in BcWc mode...
[05/27 11:04:32   7208s] Calculate delays in BcWc mode...
[05/27 11:04:32   7208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1892.5M, InitMEM = 1888.9M)
[05/27 11:04:32   7208s] Start delay calculation (fullDC) (1 T). (MEM=1892.48)
[05/27 11:04:32   7208s] End AAE Lib Interpolated Model. (MEM=1909.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 11:04:43   7219s] Total number of fetched objects 24869
[05/27 11:04:43   7219s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 11:04:43   7219s] End delay calculation. (MEM=1924.93 CPU=0:00:09.1 REAL=0:00:09.0)
[05/27 11:04:43   7219s] End delay calculation (fullDC). (MEM=1924.93 CPU=0:00:11.2 REAL=0:00:11.0)
[05/27 11:04:43   7219s] *** CDM Built up (cpu=0:00:13.1  real=0:00:13.0  mem= 1924.9M) ***
[05/27 11:04:44   7220s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:14.0 totSessionCpu=2:00:21 mem=1924.9M)
[05/27 11:04:46   7221s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.487  |
|           TNS (ns):| -7.446  |
|    Violating Paths:|   19    |
|          All Paths:|  7264   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1340 (1340)    |    -69     |   1341 (1341)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.418%
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1486.8M, totSessionCpu=2:00:22 **
[05/27 11:04:46   7221s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/27 11:04:46   7221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:04:46   7221s] ### Creating PhyDesignMc. totSessionCpu=2:00:22 mem=1896.2M
[05/27 11:04:46   7221s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.2M
[05/27 11:04:46   7221s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:04:46   7221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.2M
[05/27 11:04:46   7221s] OPERPROF:     Starting CMU at level 3, MEM:1896.2M
[05/27 11:04:46   7221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1896.2M
[05/27 11:04:46   7221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1896.2M
[05/27 11:04:46   7221s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1896.2MB).
[05/27 11:04:46   7221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.089, MEM:1896.2M
[05/27 11:04:46   7221s] TotalInstCnt at PhyDesignMc Initialization: 23,048
[05/27 11:04:46   7221s] ### Creating PhyDesignMc, finished. totSessionCpu=2:00:22 mem=1896.2M
[05/27 11:04:46   7222s] TotalInstCnt at PhyDesignMc Destruction: 23,048
[05/27 11:04:46   7222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:04:46   7222s] ### Creating PhyDesignMc. totSessionCpu=2:00:22 mem=1896.2M
[05/27 11:04:46   7222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1896.2M
[05/27 11:04:46   7222s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:04:46   7222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.2M
[05/27 11:04:46   7222s] OPERPROF:     Starting CMU at level 3, MEM:1896.2M
[05/27 11:04:46   7222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1896.2M
[05/27 11:04:46   7222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:1896.2M
[05/27 11:04:46   7222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1896.2MB).
[05/27 11:04:46   7222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1896.2M
[05/27 11:04:46   7222s] TotalInstCnt at PhyDesignMc Initialization: 23,048
[05/27 11:04:46   7222s] ### Creating PhyDesignMc, finished. totSessionCpu=2:00:22 mem=1896.2M
[05/27 11:04:46   7222s] TotalInstCnt at PhyDesignMc Destruction: 23,048
[05/27 11:04:46   7222s] *** Starting optimizing excluded clock nets MEM= 1896.2M) ***
[05/27 11:04:46   7222s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1896.2M) ***
[05/27 11:04:46   7222s] The useful skew maximum allowed delay set by user is: 1
[05/27 11:04:50   7226s] Deleting Lib Analyzer.
[05/27 11:04:50   7226s] 
[05/27 11:04:50   7226s] Optimization is working on the following views:
[05/27 11:04:50   7226s]   Setup views: av_scan_mode_max 
[05/27 11:04:50   7226s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/27 11:04:50   7226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 11:04:50   7226s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:04:50   7226s] Info: 30 io nets excluded
[05/27 11:04:50   7226s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:04:50   7226s] ### Creating LA Mngr. totSessionCpu=2:00:26 mem=1896.2M
[05/27 11:04:50   7226s] ### Creating LA Mngr, finished. totSessionCpu=2:00:26 mem=1896.2M
[05/27 11:04:50   7226s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:26.4/2:33:12.2 (0.8), mem = 1896.2M
[05/27 11:04:50   7226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.31
[05/27 11:04:50   7226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:04:50   7226s] ### Creating PhyDesignMc. totSessionCpu=2:00:26 mem=1904.2M
[05/27 11:04:50   7226s] OPERPROF: Starting DPlace-Init at level 1, MEM:1904.2M
[05/27 11:04:50   7226s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:04:50   7226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1904.2M
[05/27 11:04:50   7226s] OPERPROF:     Starting CMU at level 3, MEM:1904.2M
[05/27 11:04:50   7226s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1904.2M
[05/27 11:04:50   7226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1904.2M
[05/27 11:04:50   7226s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1904.2MB).
[05/27 11:04:50   7226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1904.2M
[05/27 11:04:50   7226s] TotalInstCnt at PhyDesignMc Initialization: 23,048
[05/27 11:04:50   7226s] ### Creating PhyDesignMc, finished. totSessionCpu=2:00:27 mem=1904.2M
[05/27 11:04:50   7226s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:50   7226s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:51   7226s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:51   7226s] 
[05/27 11:04:51   7226s] Creating Lib Analyzer ...
[05/27 11:04:51   7226s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:51   7227s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:04:51   7227s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:04:51   7227s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:04:51   7227s] 
[05/27 11:04:51   7227s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:04:54   7230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:00:31 mem=2012.4M
[05/27 11:04:54   7230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:00:31 mem=2012.4M
[05/27 11:04:54   7230s] Creating Lib Analyzer, finished. 
[05/27 11:04:54   7230s] 
[05/27 11:04:54   7230s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 11:04:56   7232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2031.5M
[05/27 11:04:56   7232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2031.5M
[05/27 11:04:57   7232s] 
[05/27 11:04:57   7232s] Netlist preparation processing... 
[05/27 11:04:57   7232s] Removed 0 instance
[05/27 11:04:57   7232s] *info: Marking 0 isolation instances dont touch
[05/27 11:04:57   7232s] *info: Marking 0 level shifter instances dont touch
[05/27 11:04:57   7233s] TotalInstCnt at PhyDesignMc Destruction: 23,048
[05/27 11:04:57   7233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.31
[05/27 11:04:57   7233s] *** AreaOpt [finish] : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 2:00:33.0/2:33:18.8 (0.8), mem = 2012.4M
[05/27 11:04:57   7233s] 
[05/27 11:04:57   7233s] =============================================================================================
[05/27 11:04:57   7233s]  Step TAT Report for SimplifyNetlist #5
[05/27 11:04:57   7233s] =============================================================================================
[05/27 11:04:57   7233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:04:57   7233s] ---------------------------------------------------------------------------------------------
[05/27 11:04:57   7233s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  54.1 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 11:04:57   7233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:04:57   7233s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:04:57   7233s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 11:04:57   7233s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:04:57   7233s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 11:04:57   7233s] [ MISC                   ]          0:00:02.5  (  37.2 % )     0:00:02.5 /  0:00:02.5    1.0
[05/27 11:04:57   7233s] ---------------------------------------------------------------------------------------------
[05/27 11:04:57   7233s]  SimplifyNetlist #5 TOTAL           0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[05/27 11:04:57   7233s] ---------------------------------------------------------------------------------------------
[05/27 11:04:57   7233s] 
[05/27 11:04:58   7234s] 
[05/27 11:04:58   7234s] Active setup views:
[05/27 11:04:58   7234s]  av_scan_mode_max
[05/27 11:04:58   7234s]   Dominating endpoints: 0
[05/27 11:04:58   7234s]   Dominating TNS: -0.000
[05/27 11:04:58   7234s] 
[05/27 11:04:58   7234s] Deleting Lib Analyzer.
[05/27 11:04:58   7234s] Begin: GigaOpt Global Optimization
[05/27 11:04:58   7234s] *info: use new DP (enabled)
[05/27 11:04:58   7234s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/27 11:04:58   7234s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:04:58   7234s] Info: 30 io nets excluded
[05/27 11:04:58   7234s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:04:58   7234s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:34.3/2:33:20.1 (0.8), mem = 1957.4M
[05/27 11:04:58   7234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.32
[05/27 11:04:58   7234s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:04:58   7234s] ### Creating PhyDesignMc. totSessionCpu=2:00:34 mem=1957.4M
[05/27 11:04:58   7234s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 11:04:58   7234s] OPERPROF: Starting DPlace-Init at level 1, MEM:1957.4M
[05/27 11:04:58   7234s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:04:58   7234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1957.4M
[05/27 11:04:58   7234s] OPERPROF:     Starting CMU at level 3, MEM:1957.4M
[05/27 11:04:58   7234s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1957.4M
[05/27 11:04:58   7234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:1957.4M
[05/27 11:04:58   7234s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1957.4MB).
[05/27 11:04:58   7234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.065, MEM:1957.4M
[05/27 11:04:58   7234s] TotalInstCnt at PhyDesignMc Initialization: 23,048
[05/27 11:04:58   7234s] ### Creating PhyDesignMc, finished. totSessionCpu=2:00:34 mem=1957.4M
[05/27 11:04:58   7234s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:58   7234s] 
[05/27 11:04:58   7234s] Creating Lib Analyzer ...
[05/27 11:04:58   7234s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:04:58   7234s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:04:58   7234s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:04:58   7234s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:04:58   7234s] 
[05/27 11:04:58   7234s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:05:02   7238s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:00:38 mem=1957.4M
[05/27 11:05:02   7238s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:00:38 mem=1957.4M
[05/27 11:05:02   7238s] Creating Lib Analyzer, finished. 
[05/27 11:05:02   7238s] 
[05/27 11:05:02   7238s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 11:05:10   7246s] *info: 30 io nets excluded
[05/27 11:05:10   7246s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:05:10   7246s] *info: 2 clock nets excluded
[05/27 11:05:10   7246s] *info: 2 special nets excluded.
[05/27 11:05:10   7246s] *info: 4331 no-driver nets excluded.
[05/27 11:05:13   7248s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1976.5M
[05/27 11:05:13   7248s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1976.5M
[05/27 11:05:13   7249s] ** GigaOpt Global Opt WNS Slack -0.487  TNS Slack -7.446 
[05/27 11:05:13   7249s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:05:13   7249s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 11:05:13   7249s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:05:13   7249s] |  -0.487|  -7.446|    78.42%|   0:00:00.0| 1976.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:21   7257s] |  -0.487|  -7.436|    78.42%|   0:00:08.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:22   7258s] |  -0.487|  -7.436|    78.42%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:23   7259s] |  -0.487|  -7.436|    78.42%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:27   7263s] |  -0.487|  -7.431|    78.42%|   0:00:04.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:35   7271s] |  -0.487|  -7.431|    78.41%|   0:00:08.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:36   7272s] |  -0.487|  -7.431|    78.41%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:36   7272s] |  -0.487|  -7.431|    78.41%|   0:00:00.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:37   7273s] |  -0.487|  -7.431|    78.42%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:39   7275s] |  -0.487|  -7.431|    78.41%|   0:00:02.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:40   7275s] |  -0.487|  -7.431|    78.41%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:40   7276s] |  -0.487|  -7.431|    78.41%|   0:00:00.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:41   7277s] |  -0.487|  -7.425|    78.42%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:42   7278s] |  -0.487|  -7.425|    78.41%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:43   7279s] |  -0.487|  -7.425|    78.41%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:43   7279s] |  -0.487|  -7.425|    78.41%|   0:00:00.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:44   7280s] |  -0.487|  -7.425|    78.42%|   0:00:01.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:46   7282s] |  -0.487|  -7.425|    78.42%|   0:00:02.0| 2016.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[16]/D    |
[05/27 11:05:46   7282s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:05:46   7282s] 
[05/27 11:05:46   7282s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=2016.1M) ***
[05/27 11:05:46   7282s] 
[05/27 11:05:46   7282s] *** Finish pre-CTS Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=2016.1M) ***
[05/27 11:05:46   7282s] Bottom Preferred Layer:
[05/27 11:05:46   7282s]     None
[05/27 11:05:46   7282s] Via Pillar Rule:
[05/27 11:05:46   7282s]     None
[05/27 11:05:46   7282s] ** GigaOpt Global Opt End WNS Slack -0.487  TNS Slack -7.426 
[05/27 11:05:47   7282s] TotalInstCnt at PhyDesignMc Destruction: 23,036
[05/27 11:05:47   7282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.32
[05/27 11:05:47   7282s] *** SetupOpt [finish] : cpu/real = 0:00:48.6/0:00:48.6 (1.0), totSession cpu/real = 2:01:22.9/2:34:08.6 (0.8), mem = 1997.1M
[05/27 11:05:47   7282s] 
[05/27 11:05:47   7282s] =============================================================================================
[05/27 11:05:47   7282s]  Step TAT Report for GlobalOpt #5
[05/27 11:05:47   7282s] =============================================================================================
[05/27 11:05:47   7282s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:05:47   7282s] ---------------------------------------------------------------------------------------------
[05/27 11:05:47   7282s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 11:05:47   7282s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   7.5 % )     0:00:03.6 /  0:00:03.7    1.0
[05/27 11:05:47   7282s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:05:47   7282s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:05:47   7282s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 11:05:47   7282s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:05:47   7282s] [ TransformInit          ]      1   0:00:10.6  (  21.9 % )     0:00:10.6 /  0:00:10.6    1.0
[05/27 11:05:47   7282s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.1 % )     0:00:32.9 /  0:00:32.9    1.0
[05/27 11:05:47   7282s] [ OptGetWeight           ]     17   0:00:03.4  (   6.9 % )     0:00:03.4 /  0:00:03.4    1.0
[05/27 11:05:47   7282s] [ OptEval                ]     17   0:00:19.8  (  40.8 % )     0:00:19.8 /  0:00:19.9    1.0
[05/27 11:05:47   7282s] [ OptCommit              ]     17   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 11:05:47   7282s] [ IncrTimingUpdate       ]      8   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 11:05:47   7282s] [ PostCommitDelayCalc    ]     17   0:00:00.6  (   1.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 11:05:47   7282s] [ SetupOptGetWorkingSet  ]     17   0:00:03.1  (   6.4 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 11:05:47   7282s] [ SetupOptGetActiveNode  ]     17   0:00:01.0  (   2.1 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 11:05:47   7282s] [ SetupOptSlackGraph     ]     17   0:00:04.3  (   8.9 % )     0:00:04.3 /  0:00:04.3    1.0
[05/27 11:05:47   7282s] [ MISC                   ]          0:00:00.8  (   1.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 11:05:47   7282s] ---------------------------------------------------------------------------------------------
[05/27 11:05:47   7282s]  GlobalOpt #5 TOTAL                 0:00:48.6  ( 100.0 % )     0:00:48.6 /  0:00:48.6    1.0
[05/27 11:05:47   7282s] ---------------------------------------------------------------------------------------------
[05/27 11:05:47   7282s] 
[05/27 11:05:47   7282s] End: GigaOpt Global Optimization
[05/27 11:05:47   7282s] *** Timing NOT met, worst failing slack is -0.487
[05/27 11:05:47   7282s] *** Check timing (0:00:00.0)
[05/27 11:05:47   7282s] Deleting Lib Analyzer.
[05/27 11:05:47   7282s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/27 11:05:47   7283s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:05:47   7283s] Info: 30 io nets excluded
[05/27 11:05:47   7283s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:05:47   7283s] ### Creating LA Mngr. totSessionCpu=2:01:23 mem=1957.1M
[05/27 11:05:47   7283s] ### Creating LA Mngr, finished. totSessionCpu=2:01:23 mem=1957.1M
[05/27 11:05:47   7283s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/27 11:05:47   7283s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:05:47   7283s] ### Creating PhyDesignMc. totSessionCpu=2:01:23 mem=1976.1M
[05/27 11:05:47   7283s] OPERPROF: Starting DPlace-Init at level 1, MEM:1976.1M
[05/27 11:05:47   7283s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:05:47   7283s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1976.1M
[05/27 11:05:47   7283s] OPERPROF:     Starting CMU at level 3, MEM:1976.1M
[05/27 11:05:47   7283s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1976.1M
[05/27 11:05:47   7283s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.035, MEM:1976.1M
[05/27 11:05:47   7283s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1976.1MB).
[05/27 11:05:47   7283s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:1976.1M
[05/27 11:05:47   7283s] TotalInstCnt at PhyDesignMc Initialization: 23,036
[05/27 11:05:47   7283s] ### Creating PhyDesignMc, finished. totSessionCpu=2:01:23 mem=1976.1M
[05/27 11:05:47   7283s] Begin: Area Reclaim Optimization
[05/27 11:05:47   7283s] 
[05/27 11:05:47   7283s] Creating Lib Analyzer ...
[05/27 11:05:47   7283s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:05:47   7283s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:05:47   7283s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:05:47   7283s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:05:47   7283s] 
[05/27 11:05:47   7283s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:05:50   7286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:01:26 mem=1978.2M
[05/27 11:05:50   7286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:01:26 mem=1978.2M
[05/27 11:05:50   7286s] Creating Lib Analyzer, finished. 
[05/27 11:05:50   7286s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:01:26.3/2:34:12.1 (0.8), mem = 1978.2M
[05/27 11:05:50   7286s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.33
[05/27 11:05:50   7286s] 
[05/27 11:05:50   7286s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 11:05:51   7287s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1978.2M
[05/27 11:05:51   7287s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1978.2M
[05/27 11:05:52   7287s] Reclaim Optimization WNS Slack -0.487  TNS Slack -7.426 Density 78.42
[05/27 11:05:52   7287s] +----------+---------+--------+--------+------------+--------+
[05/27 11:05:52   7287s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 11:05:52   7287s] +----------+---------+--------+--------+------------+--------+
[05/27 11:05:52   7287s] |    78.42%|        -|  -0.487|  -7.426|   0:00:00.0| 1978.2M|
[05/27 11:05:58   7294s] |    78.40%|        5|  -0.487|  -7.408|   0:00:06.0| 2017.8M|
[05/27 11:05:58   7294s] |    78.39%|        1|  -0.487|  -7.408|   0:00:00.0| 2017.8M|
[05/27 11:05:58   7294s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:05:58   7294s] |    78.39%|        0|  -0.487|  -7.408|   0:00:00.0| 2017.8M|
[05/27 11:06:01   7297s] |    78.38%|        5|  -0.487|  -7.408|   0:00:03.0| 2017.8M|
[05/27 11:06:12   7308s] |    78.30%|      217|  -0.480|  -7.327|   0:00:11.0| 2017.8M|
[05/27 11:06:12   7308s] |    78.30%|        5|  -0.480|  -7.327|   0:00:00.0| 2017.8M|
[05/27 11:06:13   7308s] |    78.30%|        0|  -0.480|  -7.327|   0:00:01.0| 2017.8M|
[05/27 11:06:13   7308s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:06:13   7308s] |    78.30%|        0|  -0.480|  -7.327|   0:00:00.0| 2017.8M|
[05/27 11:06:13   7309s] +----------+---------+--------+--------+------------+--------+
[05/27 11:06:13   7309s] Reclaim Optimization End WNS Slack -0.480  TNS Slack -7.327 Density 78.30
[05/27 11:06:13   7309s] 
[05/27 11:06:13   7309s] ** Summary: Restruct = 6 Buffer Deletion = 2 Declone = 3 Resize = 93 **
[05/27 11:06:13   7309s] --------------------------------------------------------------
[05/27 11:06:13   7309s] |                                   | Total     | Sequential |
[05/27 11:06:13   7309s] --------------------------------------------------------------
[05/27 11:06:13   7309s] | Num insts resized                 |      91  |       3    |
[05/27 11:06:13   7309s] | Num insts undone                  |     129  |       0    |
[05/27 11:06:13   7309s] | Num insts Downsized               |      91  |       3    |
[05/27 11:06:13   7309s] | Num insts Samesized               |       0  |       0    |
[05/27 11:06:13   7309s] | Num insts Upsized                 |       0  |       0    |
[05/27 11:06:13   7309s] | Num multiple commits+uncommits    |       2  |       -    |
[05/27 11:06:13   7309s] --------------------------------------------------------------
[05/27 11:06:13   7309s] Bottom Preferred Layer:
[05/27 11:06:13   7309s]     None
[05/27 11:06:13   7309s] Via Pillar Rule:
[05/27 11:06:13   7309s]     None
[05/27 11:06:13   7309s] End: Core Area Reclaim Optimization (cpu = 0:00:25.8) (real = 0:00:26.0) **
[05/27 11:06:13   7309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.33
[05/27 11:06:13   7309s] *** AreaOpt [finish] : cpu/real = 0:00:22.7/0:00:22.8 (1.0), totSession cpu/real = 2:01:49.0/2:34:34.8 (0.8), mem = 2017.8M
[05/27 11:06:13   7309s] 
[05/27 11:06:13   7309s] =============================================================================================
[05/27 11:06:13   7309s]  Step TAT Report for AreaOpt #27
[05/27 11:06:13   7309s] =============================================================================================
[05/27 11:06:13   7309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:06:13   7309s] ---------------------------------------------------------------------------------------------
[05/27 11:06:13   7309s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:06:13   7309s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  11.8 % )     0:00:03.1 /  0:00:03.1    1.0
[05/27 11:06:13   7309s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:06:13   7309s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 11:06:13   7309s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:06:13   7309s] [ OptSingleIteration     ]      8   0:00:00.5  (   2.0 % )     0:00:20.4 /  0:00:20.3    1.0
[05/27 11:06:13   7309s] [ OptGetWeight           ]    602   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[05/27 11:06:13   7309s] [ OptEval                ]    602   0:00:12.6  (  48.9 % )     0:00:12.6 /  0:00:12.7    1.0
[05/27 11:06:13   7309s] [ OptCommit              ]    602   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/27 11:06:13   7309s] [ IncrTimingUpdate       ]    127   0:00:04.1  (  15.9 % )     0:00:04.1 /  0:00:04.1    1.0
[05/27 11:06:13   7309s] [ PostCommitDelayCalc    ]    655   0:00:03.0  (  11.6 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 11:06:13   7309s] [ MISC                   ]          0:00:02.0  (   7.8 % )     0:00:02.0 /  0:00:02.1    1.0
[05/27 11:06:13   7309s] ---------------------------------------------------------------------------------------------
[05/27 11:06:13   7309s]  AreaOpt #27 TOTAL                  0:00:25.8  ( 100.0 % )     0:00:25.8 /  0:00:25.8    1.0
[05/27 11:06:13   7309s] ---------------------------------------------------------------------------------------------
[05/27 11:06:13   7309s] 
[05/27 11:06:13   7309s] Executing incremental physical updates
[05/27 11:06:13   7309s] Executing incremental physical updates
[05/27 11:06:13   7309s] TotalInstCnt at PhyDesignMc Destruction: 23,025
[05/27 11:06:13   7309s] End: Area Reclaim Optimization (cpu=0:00:26, real=0:00:26, mem=1959.73M, totSessionCpu=2:01:49).
[05/27 11:06:13   7309s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1959.7M
[05/27 11:06:13   7309s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1959.7M
[05/27 11:06:13   7309s] **INFO: Flow update: Design is easy to close.
[05/27 11:06:13   7309s] 
[05/27 11:06:13   7309s] *** Start incrementalPlace ***
[05/27 11:06:13   7309s] User Input Parameters:
[05/27 11:06:13   7309s] - Congestion Driven    : On
[05/27 11:06:13   7309s] - Timing Driven        : On
[05/27 11:06:13   7309s] - Area-Violation Based : On
[05/27 11:06:13   7309s] - Start Rollback Level : -5
[05/27 11:06:13   7309s] - Legalized            : On
[05/27 11:06:13   7309s] - Window Based         : Off
[05/27 11:06:13   7309s] - eDen incr mode       : Off
[05/27 11:06:13   7309s] - Small incr mode      : Off
[05/27 11:06:13   7309s] 
[05/27 11:06:13   7309s] no activity file in design. spp won't run.
[05/27 11:06:14   7309s] Effort level <high> specified for reg2reg path_group
[05/27 11:06:14   7310s] Collecting buffer chain nets ...
[05/27 11:06:14   7310s] No Views given, use default active views for adaptive view pruning
[05/27 11:06:14   7310s] SKP will enable view:
[05/27 11:06:14   7310s]   av_scan_mode_max
[05/27 11:06:14   7310s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1961.7M
[05/27 11:06:14   7310s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.018, MEM:1961.7M
[05/27 11:06:14   7310s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1961.7M
[05/27 11:06:14   7310s] Starting Early Global Route congestion estimation: mem = 1961.7M
[05/27 11:06:14   7310s] (I)       Started Loading and Dumping File ( Curr Mem: 1961.73 MB )
[05/27 11:06:14   7310s] (I)       Reading DB...
[05/27 11:06:14   7310s] (I)       Read data from FE... (mem=1961.7M)
[05/27 11:06:14   7310s] (I)       Read nodes and places... (mem=1961.7M)
[05/27 11:06:14   7310s] (I)       Done Read nodes and places (cpu=0.040s, mem=1968.1M)
[05/27 11:06:14   7310s] (I)       Read nets... (mem=1968.1M)
[05/27 11:06:14   7310s] (I)       Done Read nets (cpu=0.080s, mem=1974.6M)
[05/27 11:06:14   7310s] (I)       Done Read data from FE (cpu=0.120s, mem=1974.6M)
[05/27 11:06:14   7310s] (I)       before initializing RouteDB syMemory usage = 1974.6 MB
[05/27 11:06:14   7310s] (I)       == Non-default Options ==
[05/27 11:06:14   7310s] (I)       Maximum routing layer                              : 6
[05/27 11:06:14   7310s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 11:06:14   7310s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 11:06:14   7310s] (I)       Use row-based GCell size
[05/27 11:06:14   7310s] (I)       GCell unit size  : 5040
[05/27 11:06:14   7310s] (I)       GCell multiplier : 1
[05/27 11:06:14   7310s] (I)       build grid graph
[05/27 11:06:14   7310s] (I)       build grid graph start
[05/27 11:06:14   7310s] [NR-eGR] Track table information for default rule: 
[05/27 11:06:14   7310s] [NR-eGR] metal1 has no routable track
[05/27 11:06:14   7310s] [NR-eGR] metal2 has single uniform track structure
[05/27 11:06:14   7310s] [NR-eGR] metal3 has single uniform track structure
[05/27 11:06:14   7310s] [NR-eGR] metal4 has single uniform track structure
[05/27 11:06:14   7310s] [NR-eGR] metal5 has single uniform track structure
[05/27 11:06:14   7310s] [NR-eGR] metal6 has single uniform track structure
[05/27 11:06:14   7310s] (I)       build grid graph end
[05/27 11:06:14   7310s] (I)       ===========================================================================
[05/27 11:06:14   7310s] (I)       == Report All Rule Vias ==
[05/27 11:06:14   7310s] (I)       ===========================================================================
[05/27 11:06:14   7310s] (I)        Via Rule : (Default)
[05/27 11:06:14   7310s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 11:06:14   7310s] (I)       ---------------------------------------------------------------------------
[05/27 11:06:14   7310s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 11:06:14   7310s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 11:06:14   7310s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 11:06:14   7310s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 11:06:14   7310s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 11:06:14   7310s] (I)       ===========================================================================
[05/27 11:06:14   7310s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1974.61 MB )
[05/27 11:06:14   7310s] (I)       Num PG vias on layer 2 : 0
[05/27 11:06:14   7310s] (I)       Num PG vias on layer 3 : 0
[05/27 11:06:14   7310s] (I)       Num PG vias on layer 4 : 0
[05/27 11:06:14   7310s] (I)       Num PG vias on layer 5 : 0
[05/27 11:06:14   7310s] (I)       Num PG vias on layer 6 : 0
[05/27 11:06:14   7310s] [NR-eGR] Read 32960 PG shapes
[05/27 11:06:14   7310s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1974.61 MB )
[05/27 11:06:14   7310s] [NR-eGR] #Routing Blockages  : 0
[05/27 11:06:14   7310s] [NR-eGR] #Instance Blockages : 2061
[05/27 11:06:14   7310s] [NR-eGR] #PG Blockages       : 32960
[05/27 11:06:14   7310s] [NR-eGR] #Halo Blockages     : 0
[05/27 11:06:14   7310s] [NR-eGR] #Boundary Blockages : 0
[05/27 11:06:14   7310s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 11:06:14   7310s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 11:06:14   7310s] (I)       readDataFromPlaceDB
[05/27 11:06:14   7310s] (I)       Read net information..
[05/27 11:06:14   7310s] [NR-eGR] Read numTotalNets=24730  numIgnoredNets=0
[05/27 11:06:14   7310s] (I)       Read testcase time = 0.010 seconds
[05/27 11:06:14   7310s] 
[05/27 11:06:14   7310s] (I)       early_global_route_priority property id does not exist.
[05/27 11:06:14   7310s] (I)       Start initializing grid graph
[05/27 11:06:14   7310s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 11:06:14   7310s] (I)       End initializing grid graph
[05/27 11:06:14   7310s] (I)       Model blockages into capacity
[05/27 11:06:14   7310s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 11:06:14   7310s] (I)       Started Modeling ( Curr Mem: 1980.09 MB )
[05/27 11:06:15   7310s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 11:06:15   7310s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 11:06:15   7310s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 11:06:15   7310s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 11:06:15   7310s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 11:06:15   7310s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1980.09 MB )
[05/27 11:06:15   7310s] (I)       -- layer congestion ratio --
[05/27 11:06:15   7310s] (I)       Layer 1 : 0.100000
[05/27 11:06:15   7310s] (I)       Layer 2 : 0.700000
[05/27 11:06:15   7310s] (I)       Layer 3 : 0.700000
[05/27 11:06:15   7310s] (I)       Layer 4 : 0.700000
[05/27 11:06:15   7310s] (I)       Layer 5 : 0.700000
[05/27 11:06:15   7310s] (I)       Layer 6 : 0.700000
[05/27 11:06:15   7310s] (I)       ----------------------------
[05/27 11:06:15   7310s] (I)       Number of ignored nets = 0
[05/27 11:06:15   7310s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 11:06:15   7310s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 11:06:15   7310s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 11:06:15   7310s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 11:06:15   7310s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 11:06:15   7310s] (I)       Before initializing Early Global Route syMemory usage = 1980.1 MB
[05/27 11:06:15   7310s] (I)       Ndr track 0 does not exist
[05/27 11:06:15   7310s] (I)       ---------------------Grid Graph Info--------------------
[05/27 11:06:15   7310s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 11:06:15   7310s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 11:06:15   7310s] (I)       Site width          :   620  (dbu)
[05/27 11:06:15   7310s] (I)       Row height          :  5040  (dbu)
[05/27 11:06:15   7310s] (I)       GCell width         :  5040  (dbu)
[05/27 11:06:15   7310s] (I)       GCell height        :  5040  (dbu)
[05/27 11:06:15   7310s] (I)       Grid                :   268   268     6
[05/27 11:06:15   7310s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 11:06:15   7310s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 11:06:15   7310s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 11:06:15   7310s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 11:06:15   7310s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 11:06:15   7310s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 11:06:15   7310s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 11:06:15   7310s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 11:06:15   7310s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 11:06:15   7310s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 11:06:15   7310s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 11:06:15   7310s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 11:06:15   7310s] (I)       --------------------------------------------------------
[05/27 11:06:15   7310s] 
[05/27 11:06:15   7310s] [NR-eGR] ============ Routing rule table ============
[05/27 11:06:15   7310s] [NR-eGR] Rule id: 0  Nets: 24700 
[05/27 11:06:15   7310s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 11:06:15   7310s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 11:06:15   7310s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:06:15   7310s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:06:15   7310s] [NR-eGR] ========================================
[05/27 11:06:15   7310s] [NR-eGR] 
[05/27 11:06:15   7310s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 11:06:15   7310s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 11:06:15   7310s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 11:06:15   7310s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 11:06:15   7310s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 11:06:15   7310s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 11:06:15   7310s] (I)       After initializing Early Global Route syMemory usage = 1983.0 MB
[05/27 11:06:15   7310s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Reset routing kernel
[05/27 11:06:15   7310s] (I)       Started Global Routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       ============= Initialization =============
[05/27 11:06:15   7310s] (I)       totalPins=87073  totalGlobalPin=82308 (94.53%)
[05/27 11:06:15   7310s] (I)       Started Net group 1 ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Build MST ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Generate topology with single threads
[05/27 11:06:15   7310s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 11:06:15   7310s] [NR-eGR] Layer group 1: route 24700 net(s) in layer range [2, 6]
[05/27 11:06:15   7310s] (I)       
[05/27 11:06:15   7310s] (I)       ============  Phase 1a Route ============
[05/27 11:06:15   7310s] (I)       Started Phase 1a ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Pattern routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/27 11:06:15   7310s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Usage: 186673 = (96500 H, 90173 V) = (12.92% H, 12.05% V) = (4.864e+05um H, 4.545e+05um V)
[05/27 11:06:15   7310s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       
[05/27 11:06:15   7310s] (I)       ============  Phase 1b Route ============
[05/27 11:06:15   7310s] (I)       Started Phase 1b ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Monotonic routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Usage: 186673 = (96500 H, 90173 V) = (12.92% H, 12.05% V) = (4.864e+05um H, 4.545e+05um V)
[05/27 11:06:15   7310s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.408319e+05um
[05/27 11:06:15   7310s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       
[05/27 11:06:15   7310s] (I)       ============  Phase 1c Route ============
[05/27 11:06:15   7310s] (I)       Started Phase 1c ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Two level routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Level2 Grid: 54 x 54
[05/27 11:06:15   7310s] (I)       Started Two Level Routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Usage: 186673 = (96500 H, 90173 V) = (12.92% H, 12.05% V) = (4.864e+05um H, 4.545e+05um V)
[05/27 11:06:15   7310s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       
[05/27 11:06:15   7310s] (I)       ============  Phase 1d Route ============
[05/27 11:06:15   7310s] (I)       Started Phase 1d ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Detoured routing ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Usage: 186673 = (96500 H, 90173 V) = (12.92% H, 12.05% V) = (4.864e+05um H, 4.545e+05um V)
[05/27 11:06:15   7310s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       
[05/27 11:06:15   7310s] (I)       ============  Phase 1e Route ============
[05/27 11:06:15   7310s] (I)       Started Phase 1e ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Route legalization ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Usage: 186673 = (96500 H, 90173 V) = (12.92% H, 12.05% V) = (4.864e+05um H, 4.545e+05um V)
[05/27 11:06:15   7310s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.408319e+05um
[05/27 11:06:15   7310s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Started Layer assignment ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7310s] (I)       Running layer assignment with 1 threads
[05/27 11:06:15   7311s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7311s] (I)       Finished Net group 1 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7311s] (I)       
[05/27 11:06:15   7311s] (I)       ============  Phase 1l Route ============
[05/27 11:06:15   7311s] (I)       Started Phase 1l ( Curr Mem: 1982.97 MB )
[05/27 11:06:15   7311s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7311s] (I)       
[05/27 11:06:15   7311s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 11:06:15   7311s] [NR-eGR]                        OverCon           OverCon            
[05/27 11:06:15   7311s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/27 11:06:15   7311s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/27 11:06:15   7311s] [NR-eGR] ---------------------------------------------------------------
[05/27 11:06:15   7311s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 11:06:15   7311s] [NR-eGR]  metal2  (2)        13( 0.03%)         0( 0.00%)   ( 0.03%) 
[05/27 11:06:15   7311s] [NR-eGR]  metal3  (3)        27( 0.06%)         8( 0.02%)   ( 0.08%) 
[05/27 11:06:15   7311s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 11:06:15   7311s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 11:06:15   7311s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/27 11:06:15   7311s] [NR-eGR] ---------------------------------------------------------------
[05/27 11:06:15   7311s] [NR-eGR] Total               40( 0.02%)         8( 0.00%)   ( 0.02%) 
[05/27 11:06:15   7311s] [NR-eGR] 
[05/27 11:06:15   7311s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1982.97 MB )
[05/27 11:06:15   7311s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 11:06:15   7311s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 11:06:15   7311s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 11:06:15   7311s] Early Global Route congestion estimation runtime: 0.61 seconds, mem = 1983.0M
[05/27 11:06:15   7311s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.610, REAL:0.611, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF: Starting HotSpotCal at level 1, MEM:1983.0M
[05/27 11:06:15   7311s] [hotspot] +------------+---------------+---------------+
[05/27 11:06:15   7311s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 11:06:15   7311s] [hotspot] +------------+---------------+---------------+
[05/27 11:06:15   7311s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 11:06:15   7311s] [hotspot] +------------+---------------+---------------+
[05/27 11:06:15   7311s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 11:06:15   7311s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 11:06:15   7311s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.013, MEM:1983.0M
[05/27 11:06:15   7311s] 
[05/27 11:06:15   7311s] === incrementalPlace Internal Loop 1 ===
[05/27 11:06:15   7311s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/27 11:06:15   7311s] OPERPROF: Starting IPInitSPData at level 1, MEM:1983.0M
[05/27 11:06:15   7311s] #spOpts: minPadR=1.1 
[05/27 11:06:15   7311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:   Starting post-place ADS at level 2, MEM:1983.0M
[05/27 11:06:15   7311s] ADSU 0.824 -> 0.824. GS 40.320
[05/27 11:06:15   7311s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.065, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:   Starting spMPad at level 2, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:     Starting spContextMPad at level 3, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1983.0M
[05/27 11:06:15   7311s] no activity file in design. spp won't run.
[05/27 11:06:15   7311s] [spp] 0
[05/27 11:06:15   7311s] [adp] 0:1:1:3
[05/27 11:06:15   7311s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.010, MEM:1983.0M
[05/27 11:06:15   7311s] SP #FI/SF FL/PI 0/0 23025/0
[05/27 11:06:15   7311s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.210, REAL:0.209, MEM:1983.0M
[05/27 11:06:15   7311s] PP off. flexM 0
[05/27 11:06:15   7311s] OPERPROF: Starting CDPad at level 1, MEM:1983.0M
[05/27 11:06:15   7311s] 3DP is on.
[05/27 11:06:15   7311s] 3DP OF M2 0.002, M4 0.000. Diff 0
[05/27 11:06:15   7311s] design sh 0.149.
[05/27 11:06:15   7311s] design sh 0.149.
[05/27 11:06:15   7311s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/27 11:06:15   7311s] design sh 0.144.
[05/27 11:06:15   7311s] CDPadU 0.999 -> 0.863. R=0.824, N=23025, GS=5.040
[05/27 11:06:15   7311s] OPERPROF: Finished CDPad at level 1, CPU:0.310, REAL:0.308, MEM:1983.0M
[05/27 11:06:15   7311s] OPERPROF: Starting InitSKP at level 1, MEM:1983.0M
[05/27 11:06:15   7311s] no activity file in design. spp won't run.
[05/27 11:06:17   7313s] no activity file in design. spp won't run.
[05/27 11:06:21   7317s] *** Finished SKP initialization (cpu=0:00:05.6, real=0:00:06.0)***
[05/27 11:06:21   7317s] OPERPROF: Finished InitSKP at level 1, CPU:5.630, REAL:5.626, MEM:2009.2M
[05/27 11:06:21   7317s] NP #FI/FS/SF FL/PI: 0/303/0 23025/0
[05/27 11:06:21   7317s] no activity file in design. spp won't run.
[05/27 11:06:21   7317s] 
[05/27 11:06:21   7317s] AB Est...
[05/27 11:06:21   7317s] OPERPROF: Starting npPlace at level 1, MEM:2009.2M
[05/27 11:06:21   7317s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.110, MEM:2046.9M
[05/27 11:06:21   7317s] Iteration  4: Skipped, with CDP Off
[05/27 11:06:21   7317s] 
[05/27 11:06:21   7317s] AB Est...
[05/27 11:06:21   7317s] OPERPROF: Starting npPlace at level 1, MEM:2046.9M
[05/27 11:06:21   7317s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.095, MEM:2046.9M
[05/27 11:06:22   7317s] Iteration  5: Skipped, with CDP Off
[05/27 11:06:22   7317s] 
[05/27 11:06:22   7317s] AB Est...
[05/27 11:06:22   7317s] OPERPROF: Starting npPlace at level 1, MEM:2046.9M
[05/27 11:06:22   7317s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.100, MEM:2046.9M
[05/27 11:06:22   7317s] Iteration  6: Skipped, with CDP Off
[05/27 11:06:22   7318s] OPERPROF: Starting npPlace at level 1, MEM:2046.9M
[05/27 11:06:22   7318s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/27 11:06:22   7318s] No instances found in the vector
[05/27 11:06:22   7318s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2046.9M, DRC: 0)
[05/27 11:06:22   7318s] 0 (out of 0) MH cells were successfully legalized.
[05/27 11:06:31   7326s] Iteration  7: Total net bbox = 6.250e+05 (3.41e+05 2.83e+05)
[05/27 11:06:31   7326s]               Est.  stn bbox = 8.387e+05 (4.63e+05 3.76e+05)
[05/27 11:06:31   7326s]               cpu = 0:00:08.8 real = 0:00:09.0 mem = 2080.7M
[05/27 11:06:31   7326s] OPERPROF: Finished npPlace at level 1, CPU:8.870, REAL:8.939, MEM:2080.7M
[05/27 11:06:31   7327s] no activity file in design. spp won't run.
[05/27 11:06:31   7327s] NP #FI/FS/SF FL/PI: 0/303/0 23025/0
[05/27 11:06:31   7327s] no activity file in design. spp won't run.
[05/27 11:06:31   7327s] OPERPROF: Starting npPlace at level 1, MEM:2080.7M
[05/27 11:06:31   7327s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/27 11:06:31   7327s] No instances found in the vector
[05/27 11:06:31   7327s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2080.7M, DRC: 0)
[05/27 11:06:31   7327s] 0 (out of 0) MH cells were successfully legalized.
[05/27 11:06:54   7349s] Iteration  8: Total net bbox = 6.592e+05 (3.60e+05 3.00e+05)
[05/27 11:06:54   7349s]               Est.  stn bbox = 8.829e+05 (4.86e+05 3.97e+05)
[05/27 11:06:54   7349s]               cpu = 0:00:22.6 real = 0:00:23.0 mem = 2070.7M
[05/27 11:06:54   7349s] OPERPROF: Finished npPlace at level 1, CPU:22.630, REAL:22.926, MEM:2070.7M
[05/27 11:06:54   7350s] no activity file in design. spp won't run.
[05/27 11:06:54   7350s] NP #FI/FS/SF FL/PI: 0/303/0 23025/0
[05/27 11:06:54   7350s] no activity file in design. spp won't run.
[05/27 11:06:54   7350s] OPERPROF: Starting npPlace at level 1, MEM:2070.7M
[05/27 11:06:54   7350s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/27 11:06:54   7350s] No instances found in the vector
[05/27 11:06:54   7350s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2070.7M, DRC: 0)
[05/27 11:06:54   7350s] 0 (out of 0) MH cells were successfully legalized.
[05/27 11:07:26   7382s] Iteration  9: Total net bbox = 6.851e+05 (3.73e+05 3.12e+05)
[05/27 11:07:26   7382s]               Est.  stn bbox = 9.103e+05 (5.01e+05 4.10e+05)
[05/27 11:07:26   7382s]               cpu = 0:00:31.9 real = 0:00:32.0 mem = 2070.7M
[05/27 11:07:26   7382s] OPERPROF: Finished npPlace at level 1, CPU:31.930, REAL:31.862, MEM:2062.7M
[05/27 11:07:26   7382s] no activity file in design. spp won't run.
[05/27 11:07:26   7382s] NP #FI/FS/SF FL/PI: 0/303/0 23025/0
[05/27 11:07:26   7382s] no activity file in design. spp won't run.
[05/27 11:07:27   7382s] OPERPROF: Starting npPlace at level 1, MEM:2062.7M
[05/27 11:07:27   7382s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/27 11:07:27   7382s] No instances found in the vector
[05/27 11:07:27   7382s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2062.7M, DRC: 0)
[05/27 11:07:27   7382s] 0 (out of 0) MH cells were successfully legalized.
[05/27 11:07:27   7382s] Starting Early Global Route supply map. mem = 2071.1M
[05/27 11:07:27   7382s] Finished Early Global Route supply map. mem = 2086.9M
[05/27 11:08:48   7464s] Iteration 10: Total net bbox = 7.455e+05 (4.03e+05 3.43e+05)
[05/27 11:08:48   7464s]               Est.  stn bbox = 9.670e+05 (5.29e+05 4.38e+05)
[05/27 11:08:48   7464s]               cpu = 0:01:22 real = 0:01:21 mem = 2072.9M
[05/27 11:08:48   7464s] OPERPROF: Finished npPlace at level 1, CPU:81.680, REAL:81.675, MEM:2072.9M
[05/27 11:08:48   7464s] no activity file in design. spp won't run.
[05/27 11:08:48   7464s] NP #FI/FS/SF FL/PI: 0/303/0 23025/0
[05/27 11:08:48   7464s] no activity file in design. spp won't run.
[05/27 11:08:49   7464s] OPERPROF: Starting npPlace at level 1, MEM:2072.9M
[05/27 11:08:49   7464s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/27 11:08:49   7464s] No instances found in the vector
[05/27 11:08:49   7464s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2072.9M, DRC: 0)
[05/27 11:08:49   7464s] 0 (out of 0) MH cells were successfully legalized.
[05/27 11:09:06   7481s] Iteration 11: Total net bbox = 7.747e+05 (4.17e+05 3.58e+05)
[05/27 11:09:06   7481s]               Est.  stn bbox = 9.972e+05 (5.43e+05 4.55e+05)
[05/27 11:09:06   7481s]               cpu = 0:00:16.9 real = 0:00:17.0 mem = 2075.3M
[05/27 11:09:06   7481s] OPERPROF: Finished npPlace at level 1, CPU:16.910, REAL:16.987, MEM:2075.3M
[05/27 11:09:06   7481s] Move report: Timing Driven Placement moves 23025 insts, mean move: 14.12 um, max move: 417.44 um
[05/27 11:09:06   7481s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9330_0): (675.18, 406.68) --> (1023.88, 337.94)
[05/27 11:09:06   7481s] no activity file in design. spp won't run.
[05/27 11:09:06   7481s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.006, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.028, MEM:2075.3M
[05/27 11:09:06   7481s] 
[05/27 11:09:06   7481s] Finished Incremental Placement (cpu=0:02:50, real=0:02:51, mem=2075.3M)
[05/27 11:09:06   7481s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/27 11:09:06   7481s] Type 'man IMPSP-9025' for more detail.
[05/27 11:09:06   7481s] CongRepair sets shifter mode to gplace
[05/27 11:09:06   7481s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2075.3M
[05/27 11:09:06   7481s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:09:06   7481s] All LLGs are deleted
[05/27 11:09:06   7481s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2075.3M
[05/27 11:09:06   7481s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2075.3M
[05/27 11:09:06   7481s] Core basic site is core_5040
[05/27 11:09:06   7481s] Fast DP-INIT is on for default
[05/27 11:09:06   7481s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 11:09:06   7481s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.120, REAL:0.042, MEM:2076.1M
[05/27 11:09:06   7481s] OPERPROF:         Starting CMU at level 5, MEM:2076.1M
[05/27 11:09:06   7481s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:2076.1M
[05/27 11:09:06   7481s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.130, REAL:0.054, MEM:2076.1M
[05/27 11:09:06   7481s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2076.1MB).
[05/27 11:09:06   7481s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.160, REAL:0.089, MEM:2076.1M
[05/27 11:09:06   7481s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.160, REAL:0.089, MEM:2076.1M
[05/27 11:09:06   7481s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.37
[05/27 11:09:06   7481s] OPERPROF:   Starting RefinePlace at level 2, MEM:2076.1M
[05/27 11:09:06   7481s] *** Starting refinePlace (2:04:42 mem=2076.1M) ***
[05/27 11:09:06   7481s] Total net bbox length = 8.067e+05 (4.459e+05 3.608e+05) (ext = 2.209e+04)
[05/27 11:09:06   7481s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:09:06   7481s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2076.1M
[05/27 11:09:06   7481s] Starting refinePlace ...
[05/27 11:09:06   7481s] ** Cut row section cpu time 0:00:00.0.
[05/27 11:09:06   7481s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 11:09:06   7482s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2076.1MB) @(2:04:42 - 2:04:42).
[05/27 11:09:06   7482s] Move report: preRPlace moves 23025 insts, mean move: 1.50 um, max move: 10.56 um
[05/27 11:09:06   7482s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_3559_0): (860.52, 423.84) --> (863.04, 431.88)
[05/27 11:09:06   7482s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: INV2
[05/27 11:09:06   7482s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 11:09:06   7482s] Placement tweakage begins.
[05/27 11:09:06   7482s] wire length = 1.021e+06
[05/27 11:09:09   7484s] wire length = 9.671e+05
[05/27 11:09:09   7484s] Placement tweakage ends.
[05/27 11:09:09   7484s] Move report: tweak moves 4969 insts, mean move: 5.11 um, max move: 48.36 um
[05/27 11:09:09   7484s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC524_n7376): (545.60, 920.76) --> (593.96, 920.76)
[05/27 11:09:09   7484s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:03.0, mem=2076.1MB) @(2:04:42 - 2:04:45).
[05/27 11:09:09   7484s] 
[05/27 11:09:09   7484s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 11:09:09   7485s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:09:09   7485s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2076.1MB) @(2:04:45 - 2:04:45).
[05/27 11:09:09   7485s] Move report: Detail placement moves 23025 insts, mean move: 2.53 um, max move: 49.58 um
[05/27 11:09:09   7485s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC524_n7376): (545.74, 919.39) --> (593.96, 920.76)
[05/27 11:09:09   7485s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 2076.1MB
[05/27 11:09:09   7485s] Statistics of distance of Instance movement in refine placement:
[05/27 11:09:09   7485s]   maximum (X+Y) =        49.58 um
[05/27 11:09:09   7485s]   inst (top_in/pricing0/mc_core0/FE_OFC524_n7376) with max move: (545.744, 919.394) -> (593.96, 920.76)
[05/27 11:09:09   7485s]   mean    (X+Y) =         2.53 um
[05/27 11:09:09   7485s] Summary Report:
[05/27 11:09:09   7485s] Instances move: 23025 (out of 23025 movable)
[05/27 11:09:09   7485s] Instances flipped: 0
[05/27 11:09:09   7485s] Mean displacement: 2.53 um
[05/27 11:09:09   7485s] Max displacement: 49.58 um (Instance: top_in/pricing0/mc_core0/FE_OFC524_n7376) (545.744, 919.394) -> (593.96, 920.76)
[05/27 11:09:09   7485s] 	Length: 4 sites, height: 1 rows, site name: core_5040, cell type: INV3
[05/27 11:09:09   7485s] Total instances moved : 23025
[05/27 11:09:09   7485s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.240, REAL:3.243, MEM:2076.1M
[05/27 11:09:09   7485s] Total net bbox length = 7.642e+05 (3.995e+05 3.646e+05) (ext = 2.213e+04)
[05/27 11:09:09   7485s] Runtime: CPU: 0:00:03.3 REAL: 0:00:03.0 MEM: 2076.1MB
[05/27 11:09:09   7485s] [CPU] RefinePlace/total (cpu=0:00:03.3, real=0:00:03.0, mem=2076.1MB) @(2:04:42 - 2:04:45).
[05/27 11:09:09   7485s] *** Finished refinePlace (2:04:45 mem=2076.1M) ***
[05/27 11:09:09   7485s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.37
[05/27 11:09:09   7485s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.320, REAL:3.309, MEM:2076.1M
[05/27 11:09:09   7485s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.530, REAL:3.457, MEM:2076.1M
[05/27 11:09:09   7485s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2076.1M
[05/27 11:09:09   7485s] Starting Early Global Route congestion estimation: mem = 2076.1M
[05/27 11:09:09   7485s] (I)       Started Loading and Dumping File ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Reading DB...
[05/27 11:09:09   7485s] (I)       Read data from FE... (mem=2076.1M)
[05/27 11:09:09   7485s] (I)       Read nodes and places... (mem=2076.1M)
[05/27 11:09:09   7485s] (I)       Done Read nodes and places (cpu=0.020s, mem=2076.1M)
[05/27 11:09:09   7485s] (I)       Read nets... (mem=2076.1M)
[05/27 11:09:09   7485s] (I)       Done Read nets (cpu=0.100s, mem=2076.1M)
[05/27 11:09:09   7485s] (I)       Done Read data from FE (cpu=0.120s, mem=2076.1M)
[05/27 11:09:09   7485s] (I)       before initializing RouteDB syMemory usage = 2076.1 MB
[05/27 11:09:09   7485s] (I)       == Non-default Options ==
[05/27 11:09:09   7485s] (I)       Maximum routing layer                              : 6
[05/27 11:09:09   7485s] (I)       Use non-blocking free Dbs wires                    : false
[05/27 11:09:09   7485s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 11:09:09   7485s] (I)       Use row-based GCell size
[05/27 11:09:09   7485s] (I)       GCell unit size  : 5040
[05/27 11:09:09   7485s] (I)       GCell multiplier : 1
[05/27 11:09:09   7485s] (I)       build grid graph
[05/27 11:09:09   7485s] (I)       build grid graph start
[05/27 11:09:09   7485s] [NR-eGR] Track table information for default rule: 
[05/27 11:09:09   7485s] [NR-eGR] metal1 has no routable track
[05/27 11:09:09   7485s] [NR-eGR] metal2 has single uniform track structure
[05/27 11:09:09   7485s] [NR-eGR] metal3 has single uniform track structure
[05/27 11:09:09   7485s] [NR-eGR] metal4 has single uniform track structure
[05/27 11:09:09   7485s] [NR-eGR] metal5 has single uniform track structure
[05/27 11:09:09   7485s] [NR-eGR] metal6 has single uniform track structure
[05/27 11:09:09   7485s] (I)       build grid graph end
[05/27 11:09:09   7485s] (I)       ===========================================================================
[05/27 11:09:09   7485s] (I)       == Report All Rule Vias ==
[05/27 11:09:09   7485s] (I)       ===========================================================================
[05/27 11:09:09   7485s] (I)        Via Rule : (Default)
[05/27 11:09:09   7485s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 11:09:09   7485s] (I)       ---------------------------------------------------------------------------
[05/27 11:09:09   7485s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 11:09:09   7485s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 11:09:09   7485s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 11:09:09   7485s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 11:09:09   7485s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 11:09:09   7485s] (I)       ===========================================================================
[05/27 11:09:09   7485s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Num PG vias on layer 2 : 0
[05/27 11:09:09   7485s] (I)       Num PG vias on layer 3 : 0
[05/27 11:09:09   7485s] (I)       Num PG vias on layer 4 : 0
[05/27 11:09:09   7485s] (I)       Num PG vias on layer 5 : 0
[05/27 11:09:09   7485s] (I)       Num PG vias on layer 6 : 0
[05/27 11:09:09   7485s] [NR-eGR] Read 32960 PG shapes
[05/27 11:09:09   7485s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] [NR-eGR] #Routing Blockages  : 0
[05/27 11:09:09   7485s] [NR-eGR] #Instance Blockages : 2061
[05/27 11:09:09   7485s] [NR-eGR] #PG Blockages       : 32960
[05/27 11:09:09   7485s] [NR-eGR] #Halo Blockages     : 0
[05/27 11:09:09   7485s] [NR-eGR] #Boundary Blockages : 0
[05/27 11:09:09   7485s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 11:09:09   7485s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 11:09:09   7485s] (I)       readDataFromPlaceDB
[05/27 11:09:09   7485s] (I)       Read net information..
[05/27 11:09:09   7485s] [NR-eGR] Read numTotalNets=24730  numIgnoredNets=0
[05/27 11:09:09   7485s] (I)       Read testcase time = 0.010 seconds
[05/27 11:09:09   7485s] 
[05/27 11:09:09   7485s] (I)       early_global_route_priority property id does not exist.
[05/27 11:09:09   7485s] (I)       Start initializing grid graph
[05/27 11:09:09   7485s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 11:09:09   7485s] (I)       End initializing grid graph
[05/27 11:09:09   7485s] (I)       Model blockages into capacity
[05/27 11:09:09   7485s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 11:09:09   7485s] (I)       Started Modeling ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 11:09:09   7485s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 11:09:09   7485s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 11:09:09   7485s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 11:09:09   7485s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 11:09:09   7485s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       -- layer congestion ratio --
[05/27 11:09:09   7485s] (I)       Layer 1 : 0.100000
[05/27 11:09:09   7485s] (I)       Layer 2 : 0.700000
[05/27 11:09:09   7485s] (I)       Layer 3 : 0.700000
[05/27 11:09:09   7485s] (I)       Layer 4 : 0.700000
[05/27 11:09:09   7485s] (I)       Layer 5 : 0.700000
[05/27 11:09:09   7485s] (I)       Layer 6 : 0.700000
[05/27 11:09:09   7485s] (I)       ----------------------------
[05/27 11:09:09   7485s] (I)       Number of ignored nets = 0
[05/27 11:09:09   7485s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 11:09:09   7485s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 11:09:09   7485s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 11:09:09   7485s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 11:09:09   7485s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 11:09:09   7485s] (I)       Before initializing Early Global Route syMemory usage = 2076.1 MB
[05/27 11:09:09   7485s] (I)       Ndr track 0 does not exist
[05/27 11:09:09   7485s] (I)       ---------------------Grid Graph Info--------------------
[05/27 11:09:09   7485s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 11:09:09   7485s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 11:09:09   7485s] (I)       Site width          :   620  (dbu)
[05/27 11:09:09   7485s] (I)       Row height          :  5040  (dbu)
[05/27 11:09:09   7485s] (I)       GCell width         :  5040  (dbu)
[05/27 11:09:09   7485s] (I)       GCell height        :  5040  (dbu)
[05/27 11:09:09   7485s] (I)       Grid                :   268   268     6
[05/27 11:09:09   7485s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 11:09:09   7485s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 11:09:09   7485s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 11:09:09   7485s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 11:09:09   7485s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 11:09:09   7485s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 11:09:09   7485s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 11:09:09   7485s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 11:09:09   7485s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 11:09:09   7485s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 11:09:09   7485s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 11:09:09   7485s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 11:09:09   7485s] (I)       --------------------------------------------------------
[05/27 11:09:09   7485s] 
[05/27 11:09:09   7485s] [NR-eGR] ============ Routing rule table ============
[05/27 11:09:09   7485s] [NR-eGR] Rule id: 0  Nets: 24700 
[05/27 11:09:09   7485s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 11:09:09   7485s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 11:09:09   7485s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:09:09   7485s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:09:09   7485s] [NR-eGR] ========================================
[05/27 11:09:09   7485s] [NR-eGR] 
[05/27 11:09:09   7485s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 11:09:09   7485s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 11:09:09   7485s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 11:09:09   7485s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 11:09:09   7485s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 11:09:09   7485s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 11:09:09   7485s] (I)       After initializing Early Global Route syMemory usage = 2076.1 MB
[05/27 11:09:09   7485s] (I)       Finished Loading and Dumping File ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Reset routing kernel
[05/27 11:09:09   7485s] (I)       Started Global Routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       ============= Initialization =============
[05/27 11:09:09   7485s] (I)       totalPins=87073  totalGlobalPin=82670 (94.94%)
[05/27 11:09:09   7485s] (I)       Started Net group 1 ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Started Build MST ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Generate topology with single threads
[05/27 11:09:09   7485s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 11:09:09   7485s] [NR-eGR] Layer group 1: route 24700 net(s) in layer range [2, 6]
[05/27 11:09:09   7485s] (I)       
[05/27 11:09:09   7485s] (I)       ============  Phase 1a Route ============
[05/27 11:09:09   7485s] (I)       Started Phase 1a ( Curr Mem: 2076.08 MB )
[05/27 11:09:09   7485s] (I)       Started Pattern routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 11:09:10   7485s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Usage: 185088 = (95158 H, 89930 V) = (12.74% H, 12.02% V) = (4.796e+05um H, 4.532e+05um V)
[05/27 11:09:10   7485s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] (I)       ============  Phase 1b Route ============
[05/27 11:09:10   7485s] (I)       Started Phase 1b ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Monotonic routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Usage: 185088 = (95158 H, 89930 V) = (12.74% H, 12.02% V) = (4.796e+05um H, 4.532e+05um V)
[05/27 11:09:10   7485s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.328435e+05um
[05/27 11:09:10   7485s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] (I)       ============  Phase 1c Route ============
[05/27 11:09:10   7485s] (I)       Started Phase 1c ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Two level routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Level2 Grid: 54 x 54
[05/27 11:09:10   7485s] (I)       Started Two Level Routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Usage: 185088 = (95158 H, 89930 V) = (12.74% H, 12.02% V) = (4.796e+05um H, 4.532e+05um V)
[05/27 11:09:10   7485s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] (I)       ============  Phase 1d Route ============
[05/27 11:09:10   7485s] (I)       Started Phase 1d ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Detoured routing ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Usage: 185088 = (95158 H, 89930 V) = (12.74% H, 12.02% V) = (4.796e+05um H, 4.532e+05um V)
[05/27 11:09:10   7485s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] (I)       ============  Phase 1e Route ============
[05/27 11:09:10   7485s] (I)       Started Phase 1e ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Route legalization ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Usage: 185088 = (95158 H, 89930 V) = (12.74% H, 12.02% V) = (4.796e+05um H, 4.532e+05um V)
[05/27 11:09:10   7485s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.328435e+05um
[05/27 11:09:10   7485s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Layer assignment ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Running layer assignment with 1 threads
[05/27 11:09:10   7485s] (I)       Finished Layer assignment ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] (I)       ============  Phase 1l Route ============
[05/27 11:09:10   7485s] (I)       Started Phase 1l ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       
[05/27 11:09:10   7485s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 11:09:10   7485s] [NR-eGR]                        OverCon            
[05/27 11:09:10   7485s] [NR-eGR]                         #Gcell     %Gcell
[05/27 11:09:10   7485s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 11:09:10   7485s] [NR-eGR] ----------------------------------------------
[05/27 11:09:10   7485s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 11:09:10   7485s] [NR-eGR]  metal2  (2)        11( 0.02%)   ( 0.02%) 
[05/27 11:09:10   7485s] [NR-eGR]  metal3  (3)        15( 0.03%)   ( 0.03%) 
[05/27 11:09:10   7485s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 11:09:10   7485s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 11:09:10   7485s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 11:09:10   7485s] [NR-eGR] ----------------------------------------------
[05/27 11:09:10   7485s] [NR-eGR] Total               26( 0.01%)   ( 0.01%) 
[05/27 11:09:10   7485s] [NR-eGR] 
[05/27 11:09:10   7485s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 11:09:10   7485s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 11:09:10   7485s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 11:09:10   7485s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2076.1M
[05/27 11:09:10   7485s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.600, REAL:0.611, MEM:2076.1M
[05/27 11:09:10   7485s] OPERPROF: Starting HotSpotCal at level 1, MEM:2076.1M
[05/27 11:09:10   7485s] [hotspot] +------------+---------------+---------------+
[05/27 11:09:10   7485s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 11:09:10   7485s] [hotspot] +------------+---------------+---------------+
[05/27 11:09:10   7485s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 11:09:10   7485s] [hotspot] +------------+---------------+---------------+
[05/27 11:09:10   7485s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 11:09:10   7485s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 11:09:10   7485s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.013, MEM:2076.1M
[05/27 11:09:10   7485s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2076.1M
[05/27 11:09:10   7485s] Starting Early Global Route wiring: mem = 2076.1M
[05/27 11:09:10   7485s] (I)       ============= track Assignment ============
[05/27 11:09:10   7485s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Started Track Assignment ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/27 11:09:10   7485s] (I)       Running track assignment with 1 threads
[05/27 11:09:10   7485s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7485s] (I)       Run Multi-thread track assignment
[05/27 11:09:10   7486s] (I)       Finished Track Assignment ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:10   7486s] [NR-eGR] Started Export DB wires ( Curr Mem: 2076.08 MB )
[05/27 11:09:10   7486s] [NR-eGR] Started Export all nets ( Curr Mem: 2076.08 MB )
[05/27 11:09:11   7486s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:11   7486s] [NR-eGR] Started Set wire vias ( Curr Mem: 2076.08 MB )
[05/27 11:09:11   7486s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:11   7486s] [NR-eGR] Finished Export DB wires ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2076.08 MB )
[05/27 11:09:11   7486s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:09:11   7486s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 87073
[05/27 11:09:11   7486s] [NR-eGR] metal2  (2V) length: 3.474035e+05um, number of vias: 120956
[05/27 11:09:11   7486s] [NR-eGR] metal3  (3H) length: 4.356984e+05um, number of vias: 9110
[05/27 11:09:11   7486s] [NR-eGR] metal4  (4V) length: 1.346786e+05um, number of vias: 1575
[05/27 11:09:11   7486s] [NR-eGR] metal5  (5H) length: 5.651080e+04um, number of vias: 43
[05/27 11:09:11   7486s] [NR-eGR] metal6  (6V) length: 1.690920e+03um, number of vias: 0
[05/27 11:09:11   7486s] [NR-eGR] Total length: 9.759822e+05um, number of vias: 218757
[05/27 11:09:11   7486s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:09:11   7486s] [NR-eGR] Total eGR-routed clock nets wire length: 3.529561e+04um 
[05/27 11:09:11   7486s] [NR-eGR] --------------------------------------------------------------------------
[05/27 11:09:11   7486s] Early Global Route wiring runtime: 0.77 seconds, mem = 2043.1M
[05/27 11:09:11   7486s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.770, REAL:0.776, MEM:2043.1M
[05/27 11:09:11   7486s] 0 delay mode for cte disabled.
[05/27 11:09:11   7486s] SKP cleared!
[05/27 11:09:11   7486s] 
[05/27 11:09:11   7486s] *** Finished incrementalPlace (cpu=0:02:57, real=0:02:58)***
[05/27 11:09:11   7486s] All LLGs are deleted
[05/27 11:09:11   7486s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.1M
[05/27 11:09:11   7486s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:2043.1M
[05/27 11:09:11   7486s] Start to check current routing status for nets...
[05/27 11:09:11   7486s] All nets are already routed correctly.
[05/27 11:09:11   7486s] End to check current routing status for nets (mem=2043.1M)
[05/27 11:09:11   7486s] Extraction called for design 'CHIP' of instances=23328 and nets=29133 using extraction engine 'preRoute' .
[05/27 11:09:11   7486s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 11:09:11   7486s] Type 'man IMPEXT-3530' for more detail.
[05/27 11:09:11   7486s] PreRoute RC Extraction called for design CHIP.
[05/27 11:09:11   7486s] RC Extraction called in multi-corner(2) mode.
[05/27 11:09:11   7486s] RCMode: PreRoute
[05/27 11:09:11   7486s]       RC Corner Indexes            0       1   
[05/27 11:09:11   7486s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 11:09:11   7486s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 11:09:11   7486s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 11:09:11   7486s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 11:09:11   7486s] Shrink Factor                : 1.00000
[05/27 11:09:11   7486s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 11:09:11   7486s] Using capacitance table file ...
[05/27 11:09:11   7486s] LayerId::1 widthSet size::4
[05/27 11:09:11   7486s] LayerId::2 widthSet size::4
[05/27 11:09:11   7486s] LayerId::3 widthSet size::4
[05/27 11:09:11   7486s] LayerId::4 widthSet size::4
[05/27 11:09:11   7486s] LayerId::5 widthSet size::4
[05/27 11:09:11   7486s] LayerId::6 widthSet size::2
[05/27 11:09:11   7486s] Updating RC grid for preRoute extraction ...
[05/27 11:09:11   7486s] Initializing multi-corner capacitance tables ... 
[05/27 11:09:11   7486s] Initializing multi-corner resistance tables ...
[05/27 11:09:11   7486s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:09:11   7486s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245117 ; uaWl: 1.000000 ; uaWlH: 0.197627 ; aWlH: 0.000000 ; Pmax: 0.832400 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 11:09:11   7487s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2043.078M)
[05/27 11:09:12   7488s] Compute RC Scale Done ...
[05/27 11:09:12   7488s] **optDesign ... cpu = 0:04:54, real = 0:04:54, mem = 1506.7M, totSessionCpu=2:04:48 **
[05/27 11:09:12   7488s] #################################################################################
[05/27 11:09:12   7488s] # Design Stage: PreRoute
[05/27 11:09:12   7488s] # Design Name: CHIP
[05/27 11:09:12   7488s] # Design Mode: 90nm
[05/27 11:09:12   7488s] # Analysis Mode: MMMC Non-OCV 
[05/27 11:09:12   7488s] # Parasitics Mode: No SPEF/RCDB
[05/27 11:09:12   7488s] # Signoff Settings: SI Off 
[05/27 11:09:12   7488s] #################################################################################
[05/27 11:09:14   7490s] Calculate delays in BcWc mode...
[05/27 11:09:14   7490s] Topological Sorting (REAL = 0:00:00.0, MEM = 1968.6M, InitMEM = 1965.1M)
[05/27 11:09:14   7490s] Start delay calculation (fullDC) (1 T). (MEM=1968.65)
[05/27 11:09:14   7490s] End AAE Lib Interpolated Model. (MEM=1985.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 11:09:23   7498s] Total number of fetched objects 24846
[05/27 11:09:23   7498s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 11:09:23   7499s] End delay calculation. (MEM=2001.1 CPU=0:00:07.4 REAL=0:00:07.0)
[05/27 11:09:23   7499s] End delay calculation (fullDC). (MEM=2001.1 CPU=0:00:08.9 REAL=0:00:09.0)
[05/27 11:09:23   7499s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 2001.1M) ***
[05/27 11:09:26   7501s] *** Timing NOT met, worst failing slack is -0.492
[05/27 11:09:26   7501s] *** Check timing (0:00:00.1)
[05/27 11:09:26   7501s] Deleting Lib Analyzer.
[05/27 11:09:26   7501s] Begin: GigaOpt Optimization in WNS mode
[05/27 11:09:26   7501s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/27 11:09:26   7501s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:09:26   7501s] Info: 30 io nets excluded
[05/27 11:09:26   7501s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:09:26   7501s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:02.0/2:37:48.0 (0.8), mem = 2017.1M
[05/27 11:09:26   7501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.34
[05/27 11:09:26   7501s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:09:26   7501s] ### Creating PhyDesignMc. totSessionCpu=2:05:02 mem=2017.1M
[05/27 11:09:26   7501s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 11:09:26   7501s] OPERPROF: Starting DPlace-Init at level 1, MEM:2017.1M
[05/27 11:09:26   7501s] #spOpts: minPadR=1.1 
[05/27 11:09:26   7502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2017.1M
[05/27 11:09:26   7502s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2017.1M
[05/27 11:09:26   7502s] Core basic site is core_5040
[05/27 11:09:26   7502s] Fast DP-INIT is on for default
[05/27 11:09:26   7502s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/27 11:09:26   7502s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.043, MEM:2033.1M
[05/27 11:09:26   7502s] OPERPROF:     Starting CMU at level 3, MEM:2033.1M
[05/27 11:09:26   7502s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2033.1M
[05/27 11:09:26   7502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.055, MEM:2033.1M
[05/27 11:09:26   7502s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2033.1MB).
[05/27 11:09:26   7502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.190, REAL:0.091, MEM:2033.1M
[05/27 11:09:26   7502s] TotalInstCnt at PhyDesignMc Initialization: 23,025
[05/27 11:09:26   7502s] ### Creating PhyDesignMc, finished. totSessionCpu=2:05:02 mem=2033.1M
[05/27 11:09:26   7502s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:09:26   7502s] 
[05/27 11:09:26   7502s] Creating Lib Analyzer ...
[05/27 11:09:26   7502s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:09:26   7502s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:09:26   7502s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:09:26   7502s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:09:26   7502s] 
[05/27 11:09:26   7502s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:09:30   7505s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:05:06 mem=2033.1M
[05/27 11:09:30   7505s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:05:06 mem=2033.1M
[05/27 11:09:30   7505s] Creating Lib Analyzer, finished. 
[05/27 11:09:30   7505s] 
[05/27 11:09:30   7505s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 11:09:30   7505s] ### Creating LA Mngr. totSessionCpu=2:05:06 mem=2033.1M
[05/27 11:09:30   7505s] ### Creating LA Mngr, finished. totSessionCpu=2:05:06 mem=2033.1M
[05/27 11:09:39   7515s] *info: 30 io nets excluded
[05/27 11:09:39   7515s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:09:39   7515s] *info: 2 clock nets excluded
[05/27 11:09:39   7515s] *info: 2 special nets excluded.
[05/27 11:09:39   7515s] *info: 4331 no-driver nets excluded.
[05/27 11:09:41   7517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.9
[05/27 11:09:43   7519s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 11:09:44   7520s] ** GigaOpt Optimizer WNS Slack -0.492 TNS Slack -7.361 Density 78.30
[05/27 11:09:44   7520s] Optimizer WNS Pass 0
[05/27 11:09:44   7520s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.492 TNS -7.361; HEPG WNS -0.492 TNS -7.361; all paths WNS -0.492 TNS -7.361
[05/27 11:09:44   7520s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2052.2M
[05/27 11:09:44   7520s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2052.2M
[05/27 11:09:45   7521s] Active Path Group: reg2reg  
[05/27 11:09:45   7521s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:09:45   7521s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 11:09:45   7521s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:09:45   7521s] |  -0.492|   -0.492|  -7.361|   -7.361|    78.30%|   0:00:00.0| 2052.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:12:26   7682s] |  -0.465|   -0.465|  -7.025|   -7.025|    78.52%|   0:02:41.0| 2090.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:12:35   7691s] |  -0.465|   -0.465|  -7.025|   -7.025|    78.57%|   0:00:09.0| 2090.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:12:35   7691s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:12:35   7691s] 
[05/27 11:12:35   7691s] *** Finish Core Optimize Step (cpu=0:02:51 real=0:02:50 mem=2090.3M) ***
[05/27 11:12:35   7691s] 
[05/27 11:12:35   7691s] *** Finished Optimize Step Cumulative (cpu=0:02:51 real=0:02:50 mem=2090.3M) ***
[05/27 11:12:35   7691s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.465 TNS -7.025; HEPG WNS -0.465 TNS -7.025; all paths WNS -0.465 TNS -7.025
[05/27 11:12:35   7691s] ** GigaOpt Optimizer WNS Slack -0.465 TNS Slack -7.025 Density 78.57
[05/27 11:12:35   7691s] Placement Snapshot: Density distribution:
[05/27 11:12:35   7691s] [1.00 -  +++]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.95 - 1.00]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.90 - 0.95]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.85 - 0.90]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.80 - 0.85]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.75 - 0.80]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.70 - 0.75]: 3 (0.93%)
[05/27 11:12:35   7691s] [0.65 - 0.70]: 1 (0.31%)
[05/27 11:12:35   7691s] [0.60 - 0.65]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.55 - 0.60]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.50 - 0.55]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.45 - 0.50]: 1 (0.31%)
[05/27 11:12:35   7691s] [0.40 - 0.45]: 5 (1.54%)
[05/27 11:12:35   7691s] [0.35 - 0.40]: 5 (1.54%)
[05/27 11:12:35   7691s] [0.30 - 0.35]: 33 (10.19%)
[05/27 11:12:35   7691s] [0.25 - 0.30]: 131 (40.43%)
[05/27 11:12:35   7691s] [0.20 - 0.25]: 120 (37.04%)
[05/27 11:12:35   7691s] [0.15 - 0.20]: 25 (7.72%)
[05/27 11:12:35   7691s] [0.10 - 0.15]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.05 - 0.10]: 0 (0.00%)
[05/27 11:12:35   7691s] [0.00 - 0.05]: 0 (0.00%)
[05/27 11:12:35   7691s] Begin: Area Reclaim Optimization
[05/27 11:12:35   7691s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:08:11.8/2:40:57.5 (0.8), mem = 2090.3M
[05/27 11:12:37   7692s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2090.3M
[05/27 11:12:37   7692s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2090.3M
[05/27 11:12:37   7693s] Reclaim Optimization WNS Slack -0.465  TNS Slack -7.025 Density 78.57
[05/27 11:12:37   7693s] +----------+---------+--------+--------+------------+--------+
[05/27 11:12:37   7693s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 11:12:37   7693s] +----------+---------+--------+--------+------------+--------+
[05/27 11:12:37   7693s] |    78.57%|        -|  -0.465|  -7.025|   0:00:00.0| 2090.3M|
[05/27 11:12:37   7693s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:12:40   7696s] |    78.55%|       10|  -0.459|  -6.982|   0:00:03.0| 2090.3M|
[05/27 11:12:40   7696s] |    78.55%|        0|  -0.459|  -6.982|   0:00:00.0| 2090.3M|
[05/27 11:12:40   7696s] +----------+---------+--------+--------+------------+--------+
[05/27 11:12:40   7696s] Reclaim Optimization End WNS Slack -0.459  TNS Slack -6.982 Density 78.55
[05/27 11:12:40   7696s] 
[05/27 11:12:40   7696s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 6 Resize = 0 **
[05/27 11:12:40   7696s] --------------------------------------------------------------
[05/27 11:12:40   7696s] |                                   | Total     | Sequential |
[05/27 11:12:40   7696s] --------------------------------------------------------------
[05/27 11:12:40   7696s] | Num insts resized                 |       0  |       0    |
[05/27 11:12:40   7696s] | Num insts undone                  |       0  |       0    |
[05/27 11:12:40   7696s] | Num insts Downsized               |       0  |       0    |
[05/27 11:12:40   7696s] | Num insts Samesized               |       0  |       0    |
[05/27 11:12:40   7696s] | Num insts Upsized                 |       0  |       0    |
[05/27 11:12:40   7696s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 11:12:40   7696s] --------------------------------------------------------------
[05/27 11:12:40   7696s] Bottom Preferred Layer:
[05/27 11:12:40   7696s]     None
[05/27 11:12:40   7696s] Via Pillar Rule:
[05/27 11:12:40   7696s]     None
[05/27 11:12:40   7696s] End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
[05/27 11:12:40   7696s] *** AreaOpt [finish] : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 2:08:16.2/2:41:02.0 (0.8), mem = 2090.3M
[05/27 11:12:40   7696s] 
[05/27 11:12:40   7696s] =============================================================================================
[05/27 11:12:40   7696s]  Step TAT Report for AreaOpt #28
[05/27 11:12:40   7696s] =============================================================================================
[05/27 11:12:40   7696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:12:40   7696s] ---------------------------------------------------------------------------------------------
[05/27 11:12:40   7696s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:12:40   7696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:12:40   7696s] [ OptSingleIteration     ]      2   0:00:00.1  (   3.1 % )     0:00:02.7 /  0:00:02.7    1.0
[05/27 11:12:40   7696s] [ OptGetWeight           ]    110   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[05/27 11:12:40   7696s] [ OptEval                ]    110   0:00:02.3  (  51.7 % )     0:00:02.3 /  0:00:02.3    1.0
[05/27 11:12:40   7696s] [ OptCommit              ]    110   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[05/27 11:12:40   7696s] [ IncrTimingUpdate       ]      9   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.2    1.1
[05/27 11:12:40   7696s] [ PostCommitDelayCalc    ]    110   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[05/27 11:12:40   7696s] [ MISC                   ]          0:00:01.5  (  34.6 % )     0:00:01.5 /  0:00:01.5    1.0
[05/27 11:12:40   7696s] ---------------------------------------------------------------------------------------------
[05/27 11:12:40   7696s]  AreaOpt #28 TOTAL                  0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[05/27 11:12:40   7696s] ---------------------------------------------------------------------------------------------
[05/27 11:12:40   7696s] 
[05/27 11:12:40   7696s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2047.34M, totSessionCpu=2:08:16).
[05/27 11:12:40   7696s] Placement Snapshot: Density distribution:
[05/27 11:12:40   7696s] [1.00 -  +++]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.95 - 1.00]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.90 - 0.95]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.85 - 0.90]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.80 - 0.85]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.75 - 0.80]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.70 - 0.75]: 3 (0.93%)
[05/27 11:12:40   7696s] [0.65 - 0.70]: 1 (0.31%)
[05/27 11:12:40   7696s] [0.60 - 0.65]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.55 - 0.60]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.50 - 0.55]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.45 - 0.50]: 1 (0.31%)
[05/27 11:12:40   7696s] [0.40 - 0.45]: 5 (1.54%)
[05/27 11:12:40   7696s] [0.35 - 0.40]: 5 (1.54%)
[05/27 11:12:40   7696s] [0.30 - 0.35]: 34 (10.49%)
[05/27 11:12:40   7696s] [0.25 - 0.30]: 130 (40.12%)
[05/27 11:12:40   7696s] [0.20 - 0.25]: 120 (37.04%)
[05/27 11:12:40   7696s] [0.15 - 0.20]: 25 (7.72%)
[05/27 11:12:40   7696s] [0.10 - 0.15]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.05 - 0.10]: 0 (0.00%)
[05/27 11:12:40   7696s] [0.00 - 0.05]: 0 (0.00%)
[05/27 11:12:40   7696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.25
[05/27 11:12:40   7696s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:       Starting CMU at level 4, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.071, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.071, MEM:2047.3M
[05/27 11:12:40   7696s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.38
[05/27 11:12:40   7696s] OPERPROF: Starting RefinePlace at level 1, MEM:2047.3M
[05/27 11:12:40   7696s] *** Starting refinePlace (2:08:16 mem=2047.3M) ***
[05/27 11:12:40   7696s] Total net bbox length = 7.656e+05 (4.003e+05 3.653e+05) (ext = 2.213e+04)
[05/27 11:12:40   7696s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:12:40   7696s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2047.3M
[05/27 11:12:40   7696s] default core: bins with density > 0.750 = 80.70 % ( 276 / 342 )
[05/27 11:12:40   7696s] Density distribution unevenness ratio = 2.555%
[05/27 11:12:40   7696s] RPlace IncrNP Skipped
[05/27 11:12:40   7696s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2047.3MB) @(2:08:16 - 2:08:16).
[05/27 11:12:40   7696s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:2047.3M
[05/27 11:12:40   7696s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2047.3M
[05/27 11:12:40   7696s] Starting refinePlace ...
[05/27 11:12:40   7696s] ** Cut row section cpu time 0:00:00.0.
[05/27 11:12:40   7696s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 11:12:41   7696s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2052.1MB) @(2:08:16 - 2:08:17).
[05/27 11:12:41   7696s] Move report: preRPlace moves 844 insts, mean move: 1.72 um, max move: 11.24 um
[05/27 11:12:41   7696s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9490_0): (768.80, 361.32) --> (762.60, 356.28)
[05/27 11:12:41   7696s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: OAI12H
[05/27 11:12:41   7696s] Move report: Detail placement moves 844 insts, mean move: 1.72 um, max move: 11.24 um
[05/27 11:12:41   7696s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9490_0): (768.80, 361.32) --> (762.60, 356.28)
[05/27 11:12:41   7696s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2052.1MB
[05/27 11:12:41   7696s] Statistics of distance of Instance movement in refine placement:
[05/27 11:12:41   7696s]   maximum (X+Y) =        11.24 um
[05/27 11:12:41   7696s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9490_0) with max move: (768.8, 361.32) -> (762.6, 356.28)
[05/27 11:12:41   7696s]   mean    (X+Y) =         1.72 um
[05/27 11:12:41   7696s] Summary Report:
[05/27 11:12:41   7696s] Instances move: 844 (out of 23045 movable)
[05/27 11:12:41   7696s] Instances flipped: 0
[05/27 11:12:41   7696s] Mean displacement: 1.72 um
[05/27 11:12:41   7696s] Max displacement: 11.24 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9490_0) (768.8, 361.32) -> (762.6, 356.28)
[05/27 11:12:41   7696s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: OAI12H
[05/27 11:12:41   7696s] Total instances moved : 844
[05/27 11:12:41   7696s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.430, REAL:0.440, MEM:2052.1M
[05/27 11:12:41   7696s] Total net bbox length = 7.664e+05 (4.009e+05 3.655e+05) (ext = 2.213e+04)
[05/27 11:12:41   7696s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2052.1MB
[05/27 11:12:41   7696s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2052.1MB) @(2:08:16 - 2:08:17).
[05/27 11:12:41   7696s] *** Finished refinePlace (2:08:17 mem=2052.1M) ***
[05/27 11:12:41   7696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.38
[05/27 11:12:41   7696s] OPERPROF: Finished RefinePlace at level 1, CPU:0.510, REAL:0.522, MEM:2052.1M
[05/27 11:12:41   7697s] *** maximum move = 11.24 um ***
[05/27 11:12:41   7697s] *** Finished re-routing un-routed nets (2052.1M) ***
[05/27 11:12:41   7697s] OPERPROF: Starting DPlace-Init at level 1, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF:     Starting CMU at level 3, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:2052.1M
[05/27 11:12:41   7697s] 
[05/27 11:12:41   7697s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2052.1M) ***
[05/27 11:12:41   7697s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.25
[05/27 11:12:41   7697s] ** GigaOpt Optimizer WNS Slack -0.459 TNS Slack -6.982 Density 78.55
[05/27 11:12:41   7697s] Optimizer WNS Pass 1
[05/27 11:12:41   7697s] OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.459 TNS -6.982; HEPG WNS -0.459 TNS -6.982; all paths WNS -0.459 TNS -6.982
[05/27 11:12:41   7697s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2052.1M
[05/27 11:12:41   7697s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2052.1M
[05/27 11:12:42   7698s] Active Path Group: reg2reg  
[05/27 11:12:42   7698s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:12:42   7698s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 11:12:42   7698s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:12:42   7698s] |  -0.459|   -0.459|  -6.982|   -6.982|    78.55%|   0:00:00.0| 2052.1M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:15:18   7854s] |  -0.458|   -0.458|  -6.944|   -6.944|    78.81%|   0:02:36.0| 2106.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:15:19   7855s] |  -0.458|   -0.458|  -6.944|   -6.944|    78.81%|   0:00:01.0| 2106.3M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:15:19   7855s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:15:19   7855s] 
[05/27 11:15:19   7855s] *** Finish Core Optimize Step (cpu=0:02:38 real=0:02:37 mem=2106.3M) ***
[05/27 11:15:19   7855s] 
[05/27 11:15:19   7855s] *** Finished Optimize Step Cumulative (cpu=0:02:38 real=0:02:37 mem=2106.3M) ***
[05/27 11:15:19   7855s] OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.458 TNS -6.944; HEPG WNS -0.458 TNS -6.944; all paths WNS -0.458 TNS -6.944
[05/27 11:15:19   7855s] ** GigaOpt Optimizer WNS Slack -0.458 TNS Slack -6.944 Density 78.81
[05/27 11:15:20   7855s] Placement Snapshot: Density distribution:
[05/27 11:15:20   7855s] [1.00 -  +++]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.95 - 1.00]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.90 - 0.95]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.85 - 0.90]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.80 - 0.85]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.75 - 0.80]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.70 - 0.75]: 3 (0.93%)
[05/27 11:15:20   7855s] [0.65 - 0.70]: 1 (0.31%)
[05/27 11:15:20   7855s] [0.60 - 0.65]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.55 - 0.60]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.50 - 0.55]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.45 - 0.50]: 1 (0.31%)
[05/27 11:15:20   7855s] [0.40 - 0.45]: 5 (1.54%)
[05/27 11:15:20   7855s] [0.35 - 0.40]: 5 (1.54%)
[05/27 11:15:20   7855s] [0.30 - 0.35]: 36 (11.11%)
[05/27 11:15:20   7855s] [0.25 - 0.30]: 121 (37.35%)
[05/27 11:15:20   7855s] [0.20 - 0.25]: 122 (37.65%)
[05/27 11:15:20   7855s] [0.15 - 0.20]: 24 (7.41%)
[05/27 11:15:20   7855s] [0.10 - 0.15]: 6 (1.85%)
[05/27 11:15:20   7855s] [0.05 - 0.10]: 0 (0.00%)
[05/27 11:15:20   7855s] [0.00 - 0.05]: 0 (0.00%)
[05/27 11:15:20   7855s] Begin: Area Reclaim Optimization
[05/27 11:15:20   7855s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:55.9/2:43:41.6 (0.8), mem = 2106.3M
[05/27 11:15:21   7857s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2106.3M
[05/27 11:15:21   7857s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2106.3M
[05/27 11:15:21   7857s] Reclaim Optimization WNS Slack -0.458  TNS Slack -6.944 Density 78.81
[05/27 11:15:21   7857s] +----------+---------+--------+--------+------------+--------+
[05/27 11:15:21   7857s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 11:15:21   7857s] +----------+---------+--------+--------+------------+--------+
[05/27 11:15:21   7857s] |    78.81%|        -|  -0.458|  -6.944|   0:00:00.0| 2106.3M|
[05/27 11:15:21   7857s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:15:24   7860s] |    78.81%|        2|  -0.458|  -6.944|   0:00:03.0| 2106.3M|
[05/27 11:15:33   7869s] |    78.63%|      280|  -0.435|  -6.606|   0:00:09.0| 2106.3M|
[05/27 11:15:33   7869s] |    78.63%|        0|  -0.435|  -6.606|   0:00:00.0| 2106.3M|
[05/27 11:15:33   7869s] +----------+---------+--------+--------+------------+--------+
[05/27 11:15:33   7869s] Reclaim Optimization End WNS Slack -0.435  TNS Slack -6.606 Density 78.63
[05/27 11:15:33   7869s] 
[05/27 11:15:33   7869s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 1 Resize = 186 **
[05/27 11:15:33   7869s] --------------------------------------------------------------
[05/27 11:15:33   7869s] |                                   | Total     | Sequential |
[05/27 11:15:33   7869s] --------------------------------------------------------------
[05/27 11:15:33   7869s] | Num insts resized                 |     186  |       1    |
[05/27 11:15:33   7869s] | Num insts undone                  |      94  |       1    |
[05/27 11:15:33   7869s] | Num insts Downsized               |     186  |       1    |
[05/27 11:15:33   7869s] | Num insts Samesized               |       0  |       0    |
[05/27 11:15:33   7869s] | Num insts Upsized                 |       0  |       0    |
[05/27 11:15:33   7869s] | Num multiple commits+uncommits    |       0  |       -    |
[05/27 11:15:33   7869s] --------------------------------------------------------------
[05/27 11:15:33   7869s] Bottom Preferred Layer:
[05/27 11:15:33   7869s]     None
[05/27 11:15:33   7869s] Via Pillar Rule:
[05/27 11:15:33   7869s]     None
[05/27 11:15:33   7869s] End: Core Area Reclaim Optimization (cpu = 0:00:13.8) (real = 0:00:13.0) **
[05/27 11:15:33   7869s] *** AreaOpt [finish] : cpu/real = 0:00:13.8/0:00:13.9 (1.0), totSession cpu/real = 2:11:09.8/2:43:55.5 (0.8), mem = 2106.3M
[05/27 11:15:33   7869s] 
[05/27 11:15:33   7869s] =============================================================================================
[05/27 11:15:33   7869s]  Step TAT Report for AreaOpt #29
[05/27 11:15:33   7869s] =============================================================================================
[05/27 11:15:33   7869s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:15:33   7869s] ---------------------------------------------------------------------------------------------
[05/27 11:15:33   7869s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:15:33   7869s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:15:33   7869s] [ OptSingleIteration     ]      3   0:00:00.3  (   2.0 % )     0:00:12.0 /  0:00:12.0    1.0
[05/27 11:15:33   7869s] [ OptGetWeight           ]    300   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[05/27 11:15:33   7869s] [ OptEval                ]    300   0:00:04.9  (  35.1 % )     0:00:04.9 /  0:00:04.8    1.0
[05/27 11:15:33   7869s] [ OptCommit              ]    300   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.3
[05/27 11:15:33   7869s] [ IncrTimingUpdate       ]    113   0:00:03.7  (  26.5 % )     0:00:03.7 /  0:00:03.7    1.0
[05/27 11:15:33   7869s] [ PostCommitDelayCalc    ]    343   0:00:03.0  (  21.9 % )     0:00:03.0 /  0:00:03.0    1.0
[05/27 11:15:33   7869s] [ MISC                   ]          0:00:01.6  (  11.7 % )     0:00:01.6 /  0:00:01.6    1.0
[05/27 11:15:33   7869s] ---------------------------------------------------------------------------------------------
[05/27 11:15:33   7869s]  AreaOpt #29 TOTAL                  0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:13.8    1.0
[05/27 11:15:33   7869s] ---------------------------------------------------------------------------------------------
[05/27 11:15:33   7869s] 
[05/27 11:15:33   7869s] End: Area Reclaim Optimization (cpu=0:00:14, real=0:00:13, mem=2049.33M, totSessionCpu=2:11:10).
[05/27 11:15:33   7869s] Placement Snapshot: Density distribution:
[05/27 11:15:33   7869s] [1.00 -  +++]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.95 - 1.00]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.90 - 0.95]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.85 - 0.90]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.80 - 0.85]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.75 - 0.80]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.70 - 0.75]: 3 (0.93%)
[05/27 11:15:33   7869s] [0.65 - 0.70]: 1 (0.31%)
[05/27 11:15:33   7869s] [0.60 - 0.65]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.55 - 0.60]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.50 - 0.55]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.45 - 0.50]: 1 (0.31%)
[05/27 11:15:33   7869s] [0.40 - 0.45]: 5 (1.54%)
[05/27 11:15:33   7869s] [0.35 - 0.40]: 5 (1.54%)
[05/27 11:15:33   7869s] [0.30 - 0.35]: 36 (11.11%)
[05/27 11:15:33   7869s] [0.25 - 0.30]: 126 (38.89%)
[05/27 11:15:33   7869s] [0.20 - 0.25]: 120 (37.04%)
[05/27 11:15:33   7869s] [0.15 - 0.20]: 23 (7.10%)
[05/27 11:15:33   7869s] [0.10 - 0.15]: 4 (1.23%)
[05/27 11:15:33   7869s] [0.05 - 0.10]: 0 (0.00%)
[05/27 11:15:33   7869s] [0.00 - 0.05]: 0 (0.00%)
[05/27 11:15:33   7869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.26
[05/27 11:15:33   7869s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:       Starting CMU at level 4, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.072, MEM:2049.3M
[05/27 11:15:34   7869s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.072, MEM:2049.3M
[05/27 11:15:34   7869s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.39
[05/27 11:15:34   7869s] OPERPROF: Starting RefinePlace at level 1, MEM:2049.3M
[05/27 11:15:34   7869s] *** Starting refinePlace (2:11:10 mem=2049.3M) ***
[05/27 11:15:34   7869s] Total net bbox length = 7.683e+05 (4.021e+05 3.662e+05) (ext = 2.213e+04)
[05/27 11:15:34   7869s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:15:34   7870s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2049.3M
[05/27 11:15:34   7870s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2049.3M
[05/27 11:15:34   7870s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2049.3M
[05/27 11:15:34   7870s] default core: bins with density > 0.750 = 80.99 % ( 277 / 342 )
[05/27 11:15:34   7870s] Density distribution unevenness ratio = 2.612%
[05/27 11:15:34   7870s] RPlace IncrNP Skipped
[05/27 11:15:34   7870s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2049.3MB) @(2:11:10 - 2:11:10).
[05/27 11:15:34   7870s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:2049.3M
[05/27 11:15:34   7870s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2049.3M
[05/27 11:15:34   7870s] Starting refinePlace ...
[05/27 11:15:34   7870s] ** Cut row section cpu time 0:00:00.0.
[05/27 11:15:34   7870s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 11:15:34   7870s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2052.5MB) @(2:11:10 - 2:11:10).
[05/27 11:15:34   7870s] Move report: preRPlace moves 819 insts, mean move: 1.71 um, max move: 11.24 um
[05/27 11:15:34   7870s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9608_0): (589.00, 326.04) --> (582.80, 331.08)
[05/27 11:15:34   7870s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[05/27 11:15:34   7870s] Move report: Detail placement moves 819 insts, mean move: 1.71 um, max move: 11.24 um
[05/27 11:15:34   7870s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9608_0): (589.00, 326.04) --> (582.80, 331.08)
[05/27 11:15:34   7870s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2052.5MB
[05/27 11:15:34   7870s] Statistics of distance of Instance movement in refine placement:
[05/27 11:15:34   7870s]   maximum (X+Y) =        11.24 um
[05/27 11:15:34   7870s]   inst (top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9608_0) with max move: (589, 326.04) -> (582.8, 331.08)
[05/27 11:15:34   7870s]   mean    (X+Y) =         1.71 um
[05/27 11:15:34   7870s] Summary Report:
[05/27 11:15:34   7870s] Instances move: 819 (out of 23092 movable)
[05/27 11:15:34   7870s] Instances flipped: 0
[05/27 11:15:34   7870s] Mean displacement: 1.71 um
[05/27 11:15:34   7870s] Max displacement: 11.24 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362/FE_RC_9608_0) (589, 326.04) -> (582.8, 331.08)
[05/27 11:15:34   7870s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: ND2P
[05/27 11:15:34   7870s] Total instances moved : 819
[05/27 11:15:34   7870s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.440, MEM:2052.5M
[05/27 11:15:34   7870s] Total net bbox length = 7.691e+05 (4.026e+05 3.665e+05) (ext = 2.213e+04)
[05/27 11:15:34   7870s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2052.5MB
[05/27 11:15:34   7870s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=2052.5MB) @(2:11:10 - 2:11:10).
[05/27 11:15:34   7870s] *** Finished refinePlace (2:11:10 mem=2052.5M) ***
[05/27 11:15:34   7870s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.39
[05/27 11:15:34   7870s] OPERPROF: Finished RefinePlace at level 1, CPU:0.520, REAL:0.522, MEM:2052.5M
[05/27 11:15:34   7870s] *** maximum move = 11.24 um ***
[05/27 11:15:34   7870s] *** Finished re-routing un-routed nets (2052.5M) ***
[05/27 11:15:34   7870s] OPERPROF: Starting DPlace-Init at level 1, MEM:2052.5M
[05/27 11:15:34   7870s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2052.5M
[05/27 11:15:34   7870s] OPERPROF:     Starting CMU at level 3, MEM:2052.5M
[05/27 11:15:34   7870s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2052.5M
[05/27 11:15:34   7870s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:2052.5M
[05/27 11:15:34   7870s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:2052.5M
[05/27 11:15:35   7870s] 
[05/27 11:15:35   7870s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=2052.5M) ***
[05/27 11:15:35   7870s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.26
[05/27 11:15:35   7871s] ** GigaOpt Optimizer WNS Slack -0.435 TNS Slack -6.606 Density 78.63
[05/27 11:15:35   7871s] Optimizer WNS Pass 2
[05/27 11:15:35   7871s] OptDebug: Start of Optimizer WNS Pass 2: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.435 TNS -6.606; HEPG WNS -0.435 TNS -6.606; all paths WNS -0.435 TNS -6.606
[05/27 11:15:35   7871s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2052.5M
[05/27 11:15:35   7871s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2052.5M
[05/27 11:15:35   7871s] Active Path Group: reg2reg  
[05/27 11:15:35   7871s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:15:35   7871s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 11:15:35   7871s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:15:35   7871s] |  -0.435|   -0.435|  -6.606|   -6.606|    78.63%|   0:00:00.0| 2052.5M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[14]/D    |
[05/27 11:17:50   8006s] Starting generalSmallTnsOpt
[05/27 11:17:50   8006s] Ending generalSmallTnsOpt End
[05/27 11:17:50   8006s] Analyzing useful skew in preCTS mode ...
[05/27 11:17:50   8006s] The view delay ratios are: (av_func_mode_max 1) (av_scan_mode_max 1) (av_func_mode_min 0.412845) (av_scan_mode_min 0.412845)
[05/27 11:17:50   8006s] Restoring previous 'useful skew' info from scheduling_file.cts.31784 ...
[05/27 11:17:50   8006s] skewClock is  advancing: -82.9ps, top_in/pricing0/mc_core0/xtx0/out1_r_reg[15]/CK
[05/27 11:17:50   8006s] skewClock is  advancing: -55.9ps, top_in/pricing0/mc_core0/count_r_reg[2]/CK
[05/27 11:17:50   8006s] skewClock is  advancing: -12.5ps, top_in/pricing0/mc_core0/count_r_reg[0]/CK
[05/27 11:17:50   8006s] Finish useful skew analysis
[05/27 11:17:54   8010s] |  -0.432|   -0.432|  -6.568|   -6.568|    78.82%|   0:02:19.0| 2109.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:17:55   8011s] |  -0.432|   -0.432|  -6.568|   -6.568|    78.84%|   0:00:01.0| 2109.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:17:55   8011s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:17:55   8011s] 
[05/27 11:17:55   8011s] *** Finish Core Optimize Step (cpu=0:02:20 real=0:02:20 mem=2109.8M) ***
[05/27 11:17:55   8011s] 
[05/27 11:17:55   8011s] *** Finished Optimize Step Cumulative (cpu=0:02:20 real=0:02:20 mem=2109.8M) ***
[05/27 11:17:55   8011s] OptDebug: End of Optimizer WNS Pass 2: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.432 TNS -6.568; HEPG WNS -0.432 TNS -6.568; all paths WNS -0.432 TNS -6.568
[05/27 11:17:55   8011s] ** GigaOpt Optimizer WNS Slack -0.432 TNS Slack -6.568 Density 78.84
[05/27 11:17:55   8011s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.27
[05/27 11:17:55   8011s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:       Starting CMU at level 4, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.039, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.073, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.074, MEM:2109.8M
[05/27 11:17:55   8011s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.40
[05/27 11:17:55   8011s] OPERPROF: Starting RefinePlace at level 1, MEM:2109.8M
[05/27 11:17:55   8011s] *** Starting refinePlace (2:13:32 mem=2109.8M) ***
[05/27 11:17:55   8011s] Total net bbox length = 7.700e+05 (4.031e+05 3.669e+05) (ext = 2.213e+04)
[05/27 11:17:55   8011s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:17:55   8011s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:2109.8M
[05/27 11:17:55   8011s] default core: bins with density > 0.750 = 80.99 % ( 277 / 342 )
[05/27 11:17:55   8011s] Density distribution unevenness ratio = 2.722%
[05/27 11:17:55   8011s] RPlace IncrNP Skipped
[05/27 11:17:55   8011s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2109.8MB) @(2:13:32 - 2:13:32).
[05/27 11:17:55   8011s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2109.8M
[05/27 11:17:55   8011s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2109.8M
[05/27 11:17:55   8011s] Starting refinePlace ...
[05/27 11:17:55   8011s] ** Cut row section cpu time 0:00:00.0.
[05/27 11:17:55   8011s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 11:17:56   8012s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2109.8MB) @(2:13:32 - 2:13:32).
[05/27 11:17:56   8012s] Move report: preRPlace moves 899 insts, mean move: 1.93 um, max move: 10.62 um
[05/27 11:17:56   8012s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9699_0): (852.50, 396.60) --> (858.08, 391.56)
[05/27 11:17:56   8012s] 	Length: 25 sites, height: 1 rows, site name: core_5040, cell type: MXL2HP
[05/27 11:17:56   8012s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 11:17:56   8012s] 
[05/27 11:17:56   8012s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 11:17:56   8012s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:17:56   8012s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2109.8MB) @(2:13:32 - 2:13:33).
[05/27 11:17:56   8012s] Move report: Detail placement moves 899 insts, mean move: 1.93 um, max move: 10.62 um
[05/27 11:17:56   8012s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9699_0): (852.50, 396.60) --> (858.08, 391.56)
[05/27 11:17:56   8012s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2109.8MB
[05/27 11:17:56   8012s] Statistics of distance of Instance movement in refine placement:
[05/27 11:17:56   8012s]   maximum (X+Y) =        10.62 um
[05/27 11:17:56   8012s]   inst (top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9699_0) with max move: (852.5, 396.6) -> (858.08, 391.56)
[05/27 11:17:56   8012s]   mean    (X+Y) =         1.93 um
[05/27 11:17:56   8012s] Total instances flipped for legalization: 74
[05/27 11:17:56   8012s] Summary Report:
[05/27 11:17:56   8012s] Instances move: 899 (out of 23134 movable)
[05/27 11:17:56   8012s] Instances flipped: 74
[05/27 11:17:56   8012s] Mean displacement: 1.93 um
[05/27 11:17:56   8012s] Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/inv0/mult_362_2/FE_RC_9699_0) (852.5, 396.6) -> (858.08, 391.56)
[05/27 11:17:56   8012s] 	Length: 25 sites, height: 1 rows, site name: core_5040, cell type: MXL2HP
[05/27 11:17:56   8012s] Total instances moved : 899
[05/27 11:17:56   8012s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.007, MEM:2109.8M
[05/27 11:17:56   8012s] Total net bbox length = 7.709e+05 (4.038e+05 3.671e+05) (ext = 2.213e+04)
[05/27 11:17:56   8012s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2109.8MB
[05/27 11:17:56   8012s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2109.8MB) @(2:13:32 - 2:13:33).
[05/27 11:17:56   8012s] *** Finished refinePlace (2:13:33 mem=2109.8M) ***
[05/27 11:17:56   8012s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.40
[05/27 11:17:56   8012s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.088, MEM:2109.8M
[05/27 11:17:56   8012s] *** maximum move = 10.62 um ***
[05/27 11:17:56   8012s] *** Finished re-routing un-routed nets (2109.8M) ***
[05/27 11:17:56   8012s] OPERPROF: Starting DPlace-Init at level 1, MEM:2109.8M
[05/27 11:17:56   8012s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.8M
[05/27 11:17:56   8012s] OPERPROF:     Starting CMU at level 3, MEM:2109.8M
[05/27 11:17:56   8012s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2109.8M
[05/27 11:17:56   8012s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2109.8M
[05/27 11:17:56   8012s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.068, MEM:2109.8M
[05/27 11:17:57   8013s] 
[05/27 11:17:57   8013s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2109.8M) ***
[05/27 11:17:57   8013s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.27
[05/27 11:17:57   8013s] ** GigaOpt Optimizer WNS Slack -0.432 TNS Slack -6.568 Density 78.84
[05/27 11:17:57   8013s] Bottom Preferred Layer:
[05/27 11:17:57   8013s]     None
[05/27 11:17:57   8013s] Via Pillar Rule:
[05/27 11:17:57   8013s]     None
[05/27 11:17:57   8013s] 
[05/27 11:17:57   8013s] *** Finish pre-CTS Setup Fixing (cpu=0:08:16 real=0:08:16 mem=2109.8M) ***
[05/27 11:17:57   8013s] 
[05/27 11:17:57   8013s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.9
[05/27 11:17:57   8013s] TotalInstCnt at PhyDesignMc Destruction: 23,134
[05/27 11:17:57   8013s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.34
[05/27 11:17:57   8013s] *** SetupOpt [finish] : cpu/real = 0:08:31.5/0:08:31.0 (1.0), totSession cpu/real = 2:13:33.5/2:46:19.1 (0.8), mem = 2090.7M
[05/27 11:17:57   8013s] 
[05/27 11:17:57   8013s] =============================================================================================
[05/27 11:17:57   8013s]  Step TAT Report for WnsOpt #5
[05/27 11:17:57   8013s] =============================================================================================
[05/27 11:17:57   8013s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:17:57   8013s] ---------------------------------------------------------------------------------------------
[05/27 11:17:57   8013s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:17:57   8013s] [ AreaOpt                ]      2   0:00:03.2  (   0.6 % )     0:00:18.3 /  0:00:18.3    1.0
[05/27 11:17:57   8013s] [ RefinePlace            ]      3   0:00:04.1  (   0.8 % )     0:00:04.1 /  0:00:04.1    1.0
[05/27 11:17:57   8013s] [ SlackTraversorInit     ]      6   0:00:02.4  (   0.5 % )     0:00:02.4 /  0:00:02.3    1.0
[05/27 11:17:57   8013s] [ LibAnalyzerInit        ]      1   0:00:03.5  (   0.7 % )     0:00:03.5 /  0:00:03.5    1.0
[05/27 11:17:57   8013s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:17:57   8013s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[05/27 11:17:57   8013s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:03.6 /  0:00:03.6    1.0
[05/27 11:17:57   8013s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:17:57   8013s] [ TransformInit          ]      1   0:00:11.6  (   2.3 % )     0:00:11.6 /  0:00:11.6    1.0
[05/27 11:17:57   8013s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 11:17:57   8013s] [ OptSingleIteration     ]     47   0:00:00.6  (   0.1 % )     0:08:01.5 /  0:08:01.9    1.0
[05/27 11:17:57   8013s] [ OptGetWeight           ]    452   0:00:02.3  (   0.5 % )     0:00:02.3 /  0:00:02.3    1.0
[05/27 11:17:57   8013s] [ OptEval                ]    452   0:07:38.0  (  89.6 % )     0:07:38.0 /  0:07:38.5    1.0
[05/27 11:17:57   8013s] [ OptCommit              ]    452   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[05/27 11:17:57   8013s] [ IncrTimingUpdate       ]    168   0:00:07.1  (   1.4 % )     0:00:07.1 /  0:00:07.1    1.0
[05/27 11:17:57   8013s] [ PostCommitDelayCalc    ]    498   0:00:06.1  (   1.2 % )     0:00:06.1 /  0:00:06.0    1.0
[05/27 11:17:57   8013s] [ SetupOptGetWorkingSet  ]    116   0:00:03.8  (   0.7 % )     0:00:03.8 /  0:00:03.8    1.0
[05/27 11:17:57   8013s] [ SetupOptGetActiveNode  ]    116   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/27 11:17:57   8013s] [ SetupOptSlackGraph     ]     42   0:00:02.8  (   0.6 % )     0:00:02.8 /  0:00:02.8    1.0
[05/27 11:17:57   8013s] [ MISC                   ]          0:00:04.2  (   0.8 % )     0:00:04.2 /  0:00:04.2    1.0
[05/27 11:17:57   8013s] ---------------------------------------------------------------------------------------------
[05/27 11:17:57   8013s]  WnsOpt #5 TOTAL                    0:08:31.0  ( 100.0 % )     0:08:31.0 /  0:08:31.5    1.0
[05/27 11:17:57   8013s] ---------------------------------------------------------------------------------------------
[05/27 11:17:57   8013s] 
[05/27 11:17:57   8013s] End: GigaOpt Optimization in WNS mode
[05/27 11:17:57   8013s] **Info: Dumped 3 clock latencies for ever disabled views: av_func_mode_max
[05/27 11:17:58   8014s] *** Timing NOT met, worst failing slack is -0.432
[05/27 11:17:58   8014s] *** Check timing (0:00:01.2)
[05/27 11:17:58   8014s] Deleting Lib Analyzer.
[05/27 11:17:58   8014s] Begin: GigaOpt Optimization in TNS mode
[05/27 11:18:00   8016s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[05/27 11:18:00   8016s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:18:00   8016s] Info: 30 io nets excluded
[05/27 11:18:00   8016s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:18:00   8016s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:13:36.1/2:46:21.7 (0.8), mem = 1990.7M
[05/27 11:18:00   8016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.35
[05/27 11:18:00   8016s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:18:00   8016s] ### Creating PhyDesignMc. totSessionCpu=2:13:36 mem=1990.7M
[05/27 11:18:00   8016s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/27 11:18:00   8016s] OPERPROF: Starting DPlace-Init at level 1, MEM:1990.7M
[05/27 11:18:00   8016s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:18:00   8016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1990.7M
[05/27 11:18:00   8016s] OPERPROF:     Starting CMU at level 3, MEM:1990.7M
[05/27 11:18:00   8016s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1990.7M
[05/27 11:18:00   8016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1990.7M
[05/27 11:18:00   8016s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1990.7MB).
[05/27 11:18:00   8016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:1990.7M
[05/27 11:18:00   8016s] TotalInstCnt at PhyDesignMc Initialization: 23,134
[05/27 11:18:00   8016s] ### Creating PhyDesignMc, finished. totSessionCpu=2:13:36 mem=1990.7M
[05/27 11:18:00   8016s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:18:00   8016s] 
[05/27 11:18:00   8016s] Creating Lib Analyzer ...
[05/27 11:18:00   8016s] **Info: Trial Route has Max Route Layer 15/6.
[05/27 11:18:00   8016s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/27 11:18:00   8016s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/27 11:18:00   8016s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/27 11:18:00   8016s] 
[05/27 11:18:00   8016s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:18:03   8019s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:13:40 mem=1992.7M
[05/27 11:18:03   8019s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:13:40 mem=1992.7M
[05/27 11:18:03   8019s] Creating Lib Analyzer, finished. 
[05/27 11:18:03   8019s] 
[05/27 11:18:03   8019s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/27 11:18:03   8019s] ### Creating LA Mngr. totSessionCpu=2:13:40 mem=1992.7M
[05/27 11:18:03   8019s] ### Creating LA Mngr, finished. totSessionCpu=2:13:40 mem=1992.7M
[05/27 11:18:11   8027s] *info: 30 io nets excluded
[05/27 11:18:11   8027s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:18:11   8027s] *info: 2 clock nets excluded
[05/27 11:18:11   8027s] *info: 2 special nets excluded.
[05/27 11:18:11   8027s] *info: 4331 no-driver nets excluded.
[05/27 11:18:14   8030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.31784.10
[05/27 11:18:14   8030s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/27 11:18:14   8030s] ** GigaOpt Optimizer WNS Slack -0.432 TNS Slack -6.568 Density 78.84
[05/27 11:18:14   8030s] Optimizer TNS Opt
[05/27 11:18:14   8030s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.432 TNS -6.568; HEPG WNS -0.432 TNS -6.568; all paths WNS -0.432 TNS -6.568
[05/27 11:18:14   8030s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2011.8M
[05/27 11:18:14   8030s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2011.8M
[05/27 11:18:14   8030s] Active Path Group: reg2reg  
[05/27 11:18:15   8031s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:18:15   8031s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/27 11:18:15   8031s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:18:15   8031s] |  -0.432|   -0.432|  -6.568|   -6.568|    78.84%|   0:00:01.0| 2011.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:18:52   8068s] |  -0.432|   -0.432|  -6.428|   -6.428|    78.90%|   0:00:37.0| 2107.2M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[20]/D    |
[05/27 11:18:52   8068s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/27 11:18:52   8068s] 
[05/27 11:18:52   8068s] *** Finish Core Optimize Step (cpu=0:00:37.3 real=0:00:38.0 mem=2107.2M) ***
[05/27 11:18:52   8068s] 
[05/27 11:18:52   8068s] *** Finished Optimize Step Cumulative (cpu=0:00:37.4 real=0:00:38.0 mem=2107.2M) ***
[05/27 11:18:52   8068s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.066 TNS 0.000; reg2reg* WNS -0.432 TNS -6.428; HEPG WNS -0.432 TNS -6.428; all paths WNS -0.432 TNS -6.428
[05/27 11:18:52   8068s] ** GigaOpt Optimizer WNS Slack -0.432 TNS Slack -6.428 Density 78.90
[05/27 11:18:52   8068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.31784.28
[05/27 11:18:52   8068s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:       Starting CMU at level 4, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.040, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.075, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.075, MEM:2107.2M
[05/27 11:18:52   8068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.41
[05/27 11:18:52   8068s] OPERPROF: Starting RefinePlace at level 1, MEM:2107.2M
[05/27 11:18:52   8068s] *** Starting refinePlace (2:14:29 mem=2107.2M) ***
[05/27 11:18:52   8068s] Total net bbox length = 7.710e+05 (4.038e+05 3.672e+05) (ext = 2.213e+04)
[05/27 11:18:52   8068s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:18:52   8068s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.014, MEM:2107.2M
[05/27 11:18:52   8068s] default core: bins with density > 0.750 = 81.29 % ( 278 / 342 )
[05/27 11:18:52   8068s] Density distribution unevenness ratio = 2.715%
[05/27 11:18:52   8068s] RPlace IncrNP Skipped
[05/27 11:18:52   8068s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2107.2MB) @(2:14:29 - 2:14:29).
[05/27 11:18:52   8068s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.018, MEM:2107.2M
[05/27 11:18:52   8068s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2107.2M
[05/27 11:18:52   8068s] Starting refinePlace ...
[05/27 11:18:52   8068s] ** Cut row section cpu time 0:00:00.0.
[05/27 11:18:52   8068s]    Spread Effort: high, pre-route mode, useDDP on.
[05/27 11:18:52   8069s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2107.2MB) @(2:14:29 - 2:14:29).
[05/27 11:18:52   8069s] Move report: preRPlace moves 124 insts, mean move: 1.55 um, max move: 7.52 um
[05/27 11:18:52   8069s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_9738_0): (757.02, 552.84) --> (759.50, 547.80)
[05/27 11:18:52   8069s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 11:18:52   8069s] wireLenOptFixPriorityInst 0 inst fixed
[05/27 11:18:53   8069s] 
[05/27 11:18:53   8069s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 11:18:53   8069s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:18:53   8069s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2107.2MB) @(2:14:29 - 2:14:30).
[05/27 11:18:53   8069s] Move report: Detail placement moves 124 insts, mean move: 1.55 um, max move: 7.52 um
[05/27 11:18:53   8069s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_9738_0): (757.02, 552.84) --> (759.50, 547.80)
[05/27 11:18:53   8069s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2107.2MB
[05/27 11:18:53   8069s] Statistics of distance of Instance movement in refine placement:
[05/27 11:18:53   8069s]   maximum (X+Y) =         7.52 um
[05/27 11:18:53   8069s]   inst (top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_9738_0) with max move: (757.02, 552.84) -> (759.5, 547.8)
[05/27 11:18:53   8069s]   mean    (X+Y) =         1.55 um
[05/27 11:18:53   8069s] Summary Report:
[05/27 11:18:53   8069s] Instances move: 124 (out of 23151 movable)
[05/27 11:18:53   8069s] Instances flipped: 0
[05/27 11:18:53   8069s] Mean displacement: 1.55 um
[05/27 11:18:53   8069s] Max displacement: 7.52 um (Instance: top_in/pricing0/mc_core0/inv0/mult_291_2/FE_RC_9738_0) (757.02, 552.84) -> (759.5, 547.8)
[05/27 11:18:53   8069s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: ND2
[05/27 11:18:53   8069s] Total instances moved : 124
[05/27 11:18:53   8069s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.020, REAL:1.019, MEM:2107.2M
[05/27 11:18:53   8069s] Total net bbox length = 7.711e+05 (4.039e+05 3.672e+05) (ext = 2.213e+04)
[05/27 11:18:53   8069s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2107.2MB
[05/27 11:18:53   8069s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2107.2MB) @(2:14:29 - 2:14:30).
[05/27 11:18:53   8069s] *** Finished refinePlace (2:14:30 mem=2107.2M) ***
[05/27 11:18:53   8069s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.41
[05/27 11:18:53   8069s] OPERPROF: Finished RefinePlace at level 1, CPU:1.100, REAL:1.100, MEM:2107.2M
[05/27 11:18:53   8069s] *** maximum move = 7.52 um ***
[05/27 11:18:53   8069s] *** Finished re-routing un-routed nets (2107.2M) ***
[05/27 11:18:53   8069s] OPERPROF: Starting DPlace-Init at level 1, MEM:2107.2M
[05/27 11:18:53   8069s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2107.2M
[05/27 11:18:53   8069s] OPERPROF:     Starting CMU at level 3, MEM:2107.2M
[05/27 11:18:53   8069s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2107.2M
[05/27 11:18:53   8069s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2107.2M
[05/27 11:18:53   8069s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.069, MEM:2107.2M
[05/27 11:18:54   8070s] 
[05/27 11:18:54   8070s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2107.2M) ***
[05/27 11:18:54   8070s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.31784.28
[05/27 11:18:54   8070s] ** GigaOpt Optimizer WNS Slack -0.432 TNS Slack -6.428 Density 78.90
[05/27 11:18:54   8070s] Bottom Preferred Layer:
[05/27 11:18:54   8070s]     None
[05/27 11:18:54   8070s] Via Pillar Rule:
[05/27 11:18:54   8070s]     None
[05/27 11:18:54   8070s] 
[05/27 11:18:54   8070s] *** Finish pre-CTS Setup Fixing (cpu=0:00:40.1 real=0:00:40.0 mem=2107.2M) ***
[05/27 11:18:54   8070s] 
[05/27 11:18:54   8070s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.31784.10
[05/27 11:18:54   8070s] TotalInstCnt at PhyDesignMc Destruction: 23,151
[05/27 11:18:54   8070s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.35
[05/27 11:18:54   8070s] *** SetupOpt [finish] : cpu/real = 0:00:54.3/0:00:54.2 (1.0), totSession cpu/real = 2:14:30.5/2:47:15.9 (0.8), mem = 2088.1M
[05/27 11:18:54   8070s] 
[05/27 11:18:54   8070s] =============================================================================================
[05/27 11:18:54   8070s]  Step TAT Report for TnsOpt #5
[05/27 11:18:54   8070s] =============================================================================================
[05/27 11:18:54   8070s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:18:54   8070s] ---------------------------------------------------------------------------------------------
[05/27 11:18:54   8070s] [ RefinePlace            ]      1   0:00:01.8  (   3.3 % )     0:00:01.8 /  0:00:01.8    1.0
[05/27 11:18:54   8070s] [ SlackTraversorInit     ]      2   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/27 11:18:54   8070s] [ LibAnalyzerInit        ]      1   0:00:03.0  (   5.6 % )     0:00:03.0 /  0:00:03.1    1.0
[05/27 11:18:54   8070s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:18:54   8070s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:18:54   8070s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.1 /  0:00:03.2    1.0
[05/27 11:18:54   8070s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:18:54   8070s] [ TransformInit          ]      1   0:00:10.7  (  19.8 % )     0:00:10.7 /  0:00:10.7    1.0
[05/27 11:18:54   8070s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:36.8 /  0:00:36.8    1.0
[05/27 11:18:54   8070s] [ OptGetWeight           ]      9   0:00:01.0  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/27 11:18:54   8070s] [ OptEval                ]      9   0:00:32.7  (  60.3 % )     0:00:32.7 /  0:00:32.7    1.0
[05/27 11:18:54   8070s] [ OptCommit              ]      9   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 11:18:54   8070s] [ IncrTimingUpdate       ]     12   0:00:01.4  (   2.6 % )     0:00:01.4 /  0:00:01.4    1.0
[05/27 11:18:54   8070s] [ PostCommitDelayCalc    ]     10   0:00:01.2  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/27 11:18:54   8070s] [ SetupOptGetWorkingSet  ]     27   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[05/27 11:18:54   8070s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:18:54   8070s] [ SetupOptSlackGraph     ]      9   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:18:54   8070s] [ MISC                   ]          0:00:01.0  (   1.9 % )     0:00:01.0 /  0:00:01.1    1.0
[05/27 11:18:54   8070s] ---------------------------------------------------------------------------------------------
[05/27 11:18:54   8070s]  TnsOpt #5 TOTAL                    0:00:54.2  ( 100.0 % )     0:00:54.2 /  0:00:54.3    1.0
[05/27 11:18:54   8070s] ---------------------------------------------------------------------------------------------
[05/27 11:18:54   8070s] 
[05/27 11:18:54   8070s] End: GigaOpt Optimization in TNS mode
[05/27 11:18:54   8070s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/27 11:18:54   8070s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:18:54   8070s] Info: 30 io nets excluded
[05/27 11:18:54   8070s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:18:54   8070s] ### Creating LA Mngr. totSessionCpu=2:14:31 mem=1990.1M
[05/27 11:18:54   8070s] ### Creating LA Mngr, finished. totSessionCpu=2:14:31 mem=1990.1M
[05/27 11:18:54   8070s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:18:54   8070s] ### Creating PhyDesignMc. totSessionCpu=2:14:31 mem=2009.2M
[05/27 11:18:54   8070s] OPERPROF: Starting DPlace-Init at level 1, MEM:2009.2M
[05/27 11:18:54   8070s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:18:54   8070s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2009.2M
[05/27 11:18:54   8070s] OPERPROF:     Starting CMU at level 3, MEM:2009.2M
[05/27 11:18:54   8070s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2009.2M
[05/27 11:18:54   8070s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:2009.2M
[05/27 11:18:54   8070s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2009.2MB).
[05/27 11:18:54   8070s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:2009.2M
[05/27 11:18:54   8071s] TotalInstCnt at PhyDesignMc Initialization: 23,151
[05/27 11:18:54   8071s] ### Creating PhyDesignMc, finished. totSessionCpu=2:14:31 mem=2009.2M
[05/27 11:18:54   8071s] Begin: Area Reclaim Optimization
[05/27 11:18:54   8071s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:31.0/2:47:16.5 (0.8), mem = 2009.2M
[05/27 11:18:54   8071s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.36
[05/27 11:18:55   8071s] 
[05/27 11:18:55   8071s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/27 11:18:55   8071s] ### Creating LA Mngr. totSessionCpu=2:14:31 mem=2009.2M
[05/27 11:18:55   8071s] ### Creating LA Mngr, finished. totSessionCpu=2:14:31 mem=2009.2M
[05/27 11:18:56   8072s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2009.2M
[05/27 11:18:56   8072s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2009.2M
[05/27 11:18:56   8072s] Reclaim Optimization WNS Slack -0.432  TNS Slack -6.428 Density 78.90
[05/27 11:18:56   8072s] +----------+---------+--------+--------+------------+--------+
[05/27 11:18:56   8072s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/27 11:18:56   8072s] +----------+---------+--------+--------+------------+--------+
[05/27 11:18:56   8072s] |    78.90%|        -|  -0.432|  -6.428|   0:00:00.0| 2009.2M|
[05/27 11:18:56   8072s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:18:56   8072s] |    78.90%|        0|  -0.432|  -6.428|   0:00:00.0| 2009.2M|
[05/27 11:18:59   8075s] |    78.89%|        5|  -0.432|  -6.428|   0:00:03.0| 2047.4M|
[05/27 11:19:14   8090s] |    78.67%|      363|  -0.422|  -6.291|   0:00:15.0| 2047.4M|
[05/27 11:19:15   8091s] |    78.66%|       13|  -0.422|  -6.291|   0:00:01.0| 2047.4M|
[05/27 11:19:15   8091s] |    78.66%|        0|  -0.422|  -6.291|   0:00:00.0| 2047.4M|
[05/27 11:19:15   8091s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/27 11:19:15   8091s] |    78.66%|        0|  -0.422|  -6.291|   0:00:00.0| 2047.4M|
[05/27 11:19:15   8091s] +----------+---------+--------+--------+------------+--------+
[05/27 11:19:15   8091s] Reclaim Optimization End WNS Slack -0.422  TNS Slack -6.291 Density 78.66
[05/27 11:19:15   8091s] 
[05/27 11:19:15   8091s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 3 Resize = 243 **
[05/27 11:19:15   8091s] --------------------------------------------------------------
[05/27 11:19:15   8091s] |                                   | Total     | Sequential |
[05/27 11:19:15   8091s] --------------------------------------------------------------
[05/27 11:19:15   8091s] | Num insts resized                 |     240  |      10    |
[05/27 11:19:15   8091s] | Num insts undone                  |     133  |       2    |
[05/27 11:19:15   8091s] | Num insts Downsized               |     240  |      10    |
[05/27 11:19:15   8091s] | Num insts Samesized               |       0  |       0    |
[05/27 11:19:15   8091s] | Num insts Upsized                 |       0  |       0    |
[05/27 11:19:15   8091s] | Num multiple commits+uncommits    |       3  |       -    |
[05/27 11:19:15   8091s] --------------------------------------------------------------
[05/27 11:19:15   8091s] Bottom Preferred Layer:
[05/27 11:19:15   8091s]     None
[05/27 11:19:15   8091s] Via Pillar Rule:
[05/27 11:19:15   8091s]     None
[05/27 11:19:15   8091s] End: Core Area Reclaim Optimization (cpu = 0:00:20.5) (real = 0:00:21.0) **
[05/27 11:19:15   8091s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:       Starting CMU at level 4, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.071, MEM:2047.4M
[05/27 11:19:15   8091s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.072, MEM:2047.4M
[05/27 11:19:15   8091s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.31784.42
[05/27 11:19:15   8091s] OPERPROF: Starting RefinePlace at level 1, MEM:2047.4M
[05/27 11:19:15   8091s] *** Starting refinePlace (2:14:52 mem=2047.4M) ***
[05/27 11:19:15   8091s] Total net bbox length = 7.712e+05 (4.040e+05 3.672e+05) (ext = 2.213e+04)
[05/27 11:19:15   8091s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:19:15   8091s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2047.4M
[05/27 11:19:15   8091s] Starting refinePlace ...
[05/27 11:19:15   8091s] 
[05/27 11:19:15   8091s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/27 11:19:16   8092s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:19:16   8092s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2047.4MB) @(2:14:52 - 2:14:52).
[05/27 11:19:16   8092s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/27 11:19:16   8092s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2047.4MB
[05/27 11:19:16   8092s] Statistics of distance of Instance movement in refine placement:
[05/27 11:19:16   8092s]   maximum (X+Y) =         0.00 um
[05/27 11:19:16   8092s]   mean    (X+Y) =         0.00 um
[05/27 11:19:16   8092s] Summary Report:
[05/27 11:19:16   8092s] Instances move: 0 (out of 23146 movable)
[05/27 11:19:16   8092s] Instances flipped: 0
[05/27 11:19:16   8092s] Mean displacement: 0.00 um
[05/27 11:19:16   8092s] Max displacement: 0.00 um 
[05/27 11:19:16   8092s] Total instances moved : 0
[05/27 11:19:16   8092s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.570, REAL:0.569, MEM:2047.4M
[05/27 11:19:16   8092s] Total net bbox length = 7.712e+05 (4.040e+05 3.672e+05) (ext = 2.213e+04)
[05/27 11:19:16   8092s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2047.4MB
[05/27 11:19:16   8092s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2047.4MB) @(2:14:52 - 2:14:52).
[05/27 11:19:16   8092s] *** Finished refinePlace (2:14:52 mem=2047.4M) ***
[05/27 11:19:16   8092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.31784.42
[05/27 11:19:16   8092s] OPERPROF: Finished RefinePlace at level 1, CPU:0.620, REAL:0.630, MEM:2047.4M
[05/27 11:19:16   8092s] *** maximum move = 0.00 um ***
[05/27 11:19:16   8092s] *** Finished re-routing un-routed nets (2047.4M) ***
[05/27 11:19:16   8092s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:     Starting CMU at level 3, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2047.4M
[05/27 11:19:16   8092s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.065, MEM:2047.4M
[05/27 11:19:16   8092s] 
[05/27 11:19:16   8092s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2047.4M) ***
[05/27 11:19:16   8092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.36
[05/27 11:19:16   8092s] *** AreaOpt [finish] : cpu/real = 0:00:21.7/0:00:21.7 (1.0), totSession cpu/real = 2:14:52.7/2:47:38.2 (0.8), mem = 2047.4M
[05/27 11:19:16   8092s] 
[05/27 11:19:16   8092s] =============================================================================================
[05/27 11:19:16   8092s]  Step TAT Report for AreaOpt #30
[05/27 11:19:16   8092s] =============================================================================================
[05/27 11:19:16   8092s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:19:16   8092s] ---------------------------------------------------------------------------------------------
[05/27 11:19:16   8092s] [ RefinePlace            ]      1   0:00:01.3  (   5.8 % )     0:00:01.3 /  0:00:01.3    1.0
[05/27 11:19:16   8092s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:19:16   8092s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:19:16   8092s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/27 11:19:16   8092s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:19:16   8092s] [ OptSingleIteration     ]      6   0:00:00.4  (   1.8 % )     0:00:18.2 /  0:00:18.3    1.0
[05/27 11:19:16   8092s] [ OptGetWeight           ]    405   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/27 11:19:16   8092s] [ OptEval                ]    405   0:00:07.8  (  36.2 % )     0:00:07.8 /  0:00:07.9    1.0
[05/27 11:19:16   8092s] [ OptCommit              ]    405   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.3
[05/27 11:19:16   8092s] [ IncrTimingUpdate       ]    136   0:00:05.2  (  23.8 % )     0:00:05.2 /  0:00:05.3    1.0
[05/27 11:19:16   8092s] [ PostCommitDelayCalc    ]    462   0:00:04.6  (  21.4 % )     0:00:04.6 /  0:00:04.6    1.0
[05/27 11:19:16   8092s] [ MISC                   ]          0:00:01.9  (   8.7 % )     0:00:01.9 /  0:00:01.9    1.0
[05/27 11:19:16   8092s] ---------------------------------------------------------------------------------------------
[05/27 11:19:16   8092s]  AreaOpt #30 TOTAL                  0:00:21.7  ( 100.0 % )     0:00:21.7 /  0:00:21.7    1.0
[05/27 11:19:16   8092s] ---------------------------------------------------------------------------------------------
[05/27 11:19:16   8092s] 
[05/27 11:19:16   8092s] TotalInstCnt at PhyDesignMc Destruction: 23,146
[05/27 11:19:16   8092s] End: Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=1990.28M, totSessionCpu=2:14:53).
[05/27 11:19:17   8093s] GigaOpt: WNS changes during reclaim: -0.432 -> -0.422 (bump -0.01, threshold 0.536) 1
[05/27 11:19:17   8093s] GigaOpt: TNS changes during reclaim: -6.428 -> -6.291 (bump -12.856, threshold 2.0) 1
[05/27 11:19:17   8093s] GigaOpt: TNS changes during reclaim: -6.428 -> -6.291 (bump -0.137, threshold 268.0) 1
[05/27 11:19:17   8093s] GigaOpt: TNS changes during reclaim: -6.428 -> -6.291 (bump -12.856, threshold 2.0) 1
[05/27 11:19:17   8093s] GigaOpt: TNS changes during reclaim: -6.428 -> -6.291 (bump -0.137, threshold 268.0) 1
[05/27 11:19:17   8093s] Begin: GigaOpt postEco DRV Optimization
[05/27 11:19:17   8093s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/27 11:19:17   8093s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/27 11:19:17   8093s] Info: 30 io nets excluded
[05/27 11:19:17   8093s] Info: 2 clock nets excluded from IPO operation.
[05/27 11:19:17   8093s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:53.4/2:47:38.8 (0.8), mem = 1990.3M
[05/27 11:19:17   8093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.31784.37
[05/27 11:19:17   8093s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/27 11:19:17   8093s] ### Creating PhyDesignMc. totSessionCpu=2:14:53 mem=1990.3M
[05/27 11:19:17   8093s] OPERPROF: Starting DPlace-Init at level 1, MEM:1990.3M
[05/27 11:19:17   8093s] #spOpts: minPadR=1.1 mergeVia=F 
[05/27 11:19:17   8093s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1990.3M
[05/27 11:19:17   8093s] OPERPROF:     Starting CMU at level 3, MEM:1990.3M
[05/27 11:19:17   8093s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1990.3M
[05/27 11:19:17   8093s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1990.3M
[05/27 11:19:17   8093s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1990.3MB).
[05/27 11:19:17   8093s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1990.3M
[05/27 11:19:17   8093s] TotalInstCnt at PhyDesignMc Initialization: 23,146
[05/27 11:19:17   8093s] ### Creating PhyDesignMc, finished. totSessionCpu=2:14:54 mem=1990.3M
[05/27 11:19:17   8093s] 
[05/27 11:19:17   8093s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/27 11:19:17   8093s] ### Creating LA Mngr. totSessionCpu=2:14:54 mem=1990.3M
[05/27 11:19:17   8093s] ### Creating LA Mngr, finished. totSessionCpu=2:14:54 mem=1990.3M
[05/27 11:19:21   8097s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2009.4M
[05/27 11:19:21   8097s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2009.4M
[05/27 11:19:21   8097s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 11:19:21   8097s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/27 11:19:21   8097s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 11:19:21   8097s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/27 11:19:21   8097s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 11:19:21   8097s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 11:19:21   8097s] |     0|     0|     0.00|     0|     0|     0.00|  1338|  1338|     0|     0|    -0.42|    -6.29|       0|       0|       0|  78.66|          |         |
[05/27 11:19:21   8097s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/27 11:19:21   8098s] |     0|     0|     0.00|     0|     0|     0.00|  1338|  1338|     0|     0|    -0.42|    -6.29|       0|       0|       0|  78.66| 0:00:00.0|  2009.4M|
[05/27 11:19:21   8098s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/27 11:19:21   8098s] Bottom Preferred Layer:
[05/27 11:19:21   8098s]     None
[05/27 11:19:21   8098s] Via Pillar Rule:
[05/27 11:19:21   8098s]     None
[05/27 11:19:21   8098s] 
[05/27 11:19:21   8098s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=2009.4M) ***
[05/27 11:19:21   8098s] 
[05/27 11:19:21   8098s] TotalInstCnt at PhyDesignMc Destruction: 23,146
[05/27 11:19:21   8098s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.31784.37
[05/27 11:19:21   8098s] *** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 2:14:58.1/2:47:43.5 (0.8), mem = 1990.3M
[05/27 11:19:21   8098s] 
[05/27 11:19:21   8098s] =============================================================================================
[05/27 11:19:21   8098s]  Step TAT Report for DrvOpt #7
[05/27 11:19:21   8098s] =============================================================================================
[05/27 11:19:21   8098s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:19:21   8098s] ---------------------------------------------------------------------------------------------
[05/27 11:19:21   8098s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:19:21   8098s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:19:21   8098s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:19:21   8098s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 11:19:21   8098s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/27 11:19:21   8098s] [ DrvFindVioNets         ]      2   0:00:00.3  (   5.9 % )     0:00:00.3 /  0:00:00.3    1.0
[05/27 11:19:21   8098s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/27 11:19:21   8098s] [ MISC                   ]          0:00:03.9  (  81.7 % )     0:00:03.9 /  0:00:03.9    1.0
[05/27 11:19:21   8098s] ---------------------------------------------------------------------------------------------
[05/27 11:19:21   8098s]  DrvOpt #7 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 11:19:21   8098s] ---------------------------------------------------------------------------------------------
[05/27 11:19:21   8098s] 
[05/27 11:19:21   8098s] End: GigaOpt postEco DRV Optimization
[05/27 11:19:22   8098s] 
[05/27 11:19:22   8098s] Active setup views:
[05/27 11:19:22   8098s]  av_scan_mode_max
[05/27 11:19:22   8098s]   Dominating endpoints: 0
[05/27 11:19:22   8098s]   Dominating TNS: -0.000
[05/27 11:19:22   8098s] 
[05/27 11:19:22   8098s] *** Enable all active views. ***
[05/27 11:19:22   8098s] Extraction called for design 'CHIP' of instances=23449 and nets=29247 using extraction engine 'preRoute' .
[05/27 11:19:22   8098s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/27 11:19:22   8098s] Type 'man IMPEXT-3530' for more detail.
[05/27 11:19:22   8098s] PreRoute RC Extraction called for design CHIP.
[05/27 11:19:22   8098s] RC Extraction called in multi-corner(2) mode.
[05/27 11:19:22   8098s] RCMode: PreRoute
[05/27 11:19:22   8098s]       RC Corner Indexes            0       1   
[05/27 11:19:22   8098s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/27 11:19:22   8098s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/27 11:19:22   8098s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/27 11:19:22   8098s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/27 11:19:22   8098s] Shrink Factor                : 1.00000
[05/27 11:19:22   8098s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/27 11:19:22   8098s] Using capacitance table file ...
[05/27 11:19:22   8098s] RC Grid backup saved.
[05/27 11:19:22   8098s] LayerId::1 widthSet size::4
[05/27 11:19:22   8098s] LayerId::2 widthSet size::4
[05/27 11:19:22   8098s] LayerId::3 widthSet size::4
[05/27 11:19:22   8098s] LayerId::4 widthSet size::4
[05/27 11:19:22   8098s] LayerId::5 widthSet size::4
[05/27 11:19:22   8098s] LayerId::6 widthSet size::2
[05/27 11:19:22   8098s] Skipped RC grid update for preRoute extraction.
[05/27 11:19:22   8098s] Initializing multi-corner capacitance tables ... 
[05/27 11:19:22   8098s] Initializing multi-corner resistance tables ...
[05/27 11:19:22   8098s] {RT RC_worst 0 6 6 {5 0} 1}
[05/27 11:19:22   8098s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.245117 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832400 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/27 11:19:22   8099s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1958.344M)
[05/27 11:19:22   8099s] Skewing Data Summary (End_of_FINAL)
[05/27 11:19:24   8101s] --------------------------------------------------
[05/27 11:19:24   8101s]  Total skewed count:77   (Analysis view: av_scan_mode_max)
[05/27 11:19:24   8101s]  Advancing count:77, Max:-1008.1(ps) Min:-652.5(ps) Total:-74415.5(ps)
[05/27 11:19:24   8101s]  Delaying  count:0
[05/27 11:19:24   8101s]       --------------
[05/27 11:19:24   8101s]  Total skewed count:77   (Analysis view: av_func_mode_max)
[05/27 11:19:24   8101s]  Advancing count:77, Max:-1008.1(ps) Min:-652.5(ps) Total:-74415.5(ps)
[05/27 11:19:24   8101s]  Delaying  count:0
[05/27 11:19:24   8101s] --------------------------------------------------
[05/27 11:19:24   8101s] 
[05/27 11:19:24   8101s] ***The relative skewing result (exclude the SDC pre-settings)***
[05/27 11:19:25   8101s] --------------------------------------------------
[05/27 11:19:25   8101s]  Total skewed count:3   (Analysis view: av_scan_mode_max)
[05/27 11:19:25   8101s]  Advancing count:3, Max:-82.9(ps) Min:-12.5(ps) Total:-151.3(ps)
[05/27 11:19:25   8101s]  Delaying  count:0
[05/27 11:19:25   8101s]       --------------
[05/27 11:19:25   8101s]  Total skewed count:3   (Analysis view: av_func_mode_max)
[05/27 11:19:25   8101s]  Advancing count:3, Max:-82.9(ps) Min:-12.5(ps) Total:-151.3(ps)
[05/27 11:19:25   8101s]  Delaying  count:0
[05/27 11:19:25   8101s] --------------------------------------------------
[05/27 11:19:25   8101s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1968.38 MB )
[05/27 11:19:25   8101s] (I)       Started Loading and Dumping File ( Curr Mem: 1968.38 MB )
[05/27 11:19:25   8101s] (I)       Reading DB...
[05/27 11:19:25   8101s] (I)       Read data from FE... (mem=1968.4M)
[05/27 11:19:25   8101s] (I)       Read nodes and places... (mem=1968.4M)
[05/27 11:19:25   8101s] (I)       Done Read nodes and places (cpu=0.030s, mem=1974.8M)
[05/27 11:19:25   8101s] (I)       Read nets... (mem=1974.8M)
[05/27 11:19:25   8102s] (I)       Done Read nets (cpu=0.080s, mem=1981.3M)
[05/27 11:19:25   8102s] (I)       Done Read data from FE (cpu=0.110s, mem=1981.3M)
[05/27 11:19:25   8102s] (I)       before initializing RouteDB syMemory usage = 1981.3 MB
[05/27 11:19:25   8102s] (I)       == Non-default Options ==
[05/27 11:19:25   8102s] (I)       Build term to term wires                           : false
[05/27 11:19:25   8102s] (I)       Maximum routing layer                              : 6
[05/27 11:19:25   8102s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/27 11:19:25   8102s] (I)       Use row-based GCell size
[05/27 11:19:25   8102s] (I)       GCell unit size  : 5040
[05/27 11:19:25   8102s] (I)       GCell multiplier : 1
[05/27 11:19:25   8102s] (I)       build grid graph
[05/27 11:19:25   8102s] (I)       build grid graph start
[05/27 11:19:25   8102s] [NR-eGR] Track table information for default rule: 
[05/27 11:19:25   8102s] [NR-eGR] metal1 has no routable track
[05/27 11:19:25   8102s] [NR-eGR] metal2 has single uniform track structure
[05/27 11:19:25   8102s] [NR-eGR] metal3 has single uniform track structure
[05/27 11:19:25   8102s] [NR-eGR] metal4 has single uniform track structure
[05/27 11:19:25   8102s] [NR-eGR] metal5 has single uniform track structure
[05/27 11:19:25   8102s] [NR-eGR] metal6 has single uniform track structure
[05/27 11:19:25   8102s] (I)       build grid graph end
[05/27 11:19:25   8102s] (I)       ===========================================================================
[05/27 11:19:25   8102s] (I)       == Report All Rule Vias ==
[05/27 11:19:25   8102s] (I)       ===========================================================================
[05/27 11:19:25   8102s] (I)        Via Rule : (Default)
[05/27 11:19:25   8102s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/27 11:19:25   8102s] (I)       ---------------------------------------------------------------------------
[05/27 11:19:25   8102s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/27 11:19:25   8102s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/27 11:19:25   8102s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/27 11:19:25   8102s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/27 11:19:25   8102s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/27 11:19:25   8102s] (I)       ===========================================================================
[05/27 11:19:25   8102s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1981.26 MB )
[05/27 11:19:25   8102s] (I)       Num PG vias on layer 2 : 0
[05/27 11:19:25   8102s] (I)       Num PG vias on layer 3 : 0
[05/27 11:19:25   8102s] (I)       Num PG vias on layer 4 : 0
[05/27 11:19:25   8102s] (I)       Num PG vias on layer 5 : 0
[05/27 11:19:25   8102s] (I)       Num PG vias on layer 6 : 0
[05/27 11:19:25   8102s] [NR-eGR] Read 32960 PG shapes
[05/27 11:19:25   8102s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1981.26 MB )
[05/27 11:19:25   8102s] [NR-eGR] #Routing Blockages  : 0
[05/27 11:19:25   8102s] [NR-eGR] #Instance Blockages : 2061
[05/27 11:19:25   8102s] [NR-eGR] #PG Blockages       : 32960
[05/27 11:19:25   8102s] [NR-eGR] #Halo Blockages     : 0
[05/27 11:19:25   8102s] [NR-eGR] #Boundary Blockages : 0
[05/27 11:19:25   8102s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/27 11:19:25   8102s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/27 11:19:25   8102s] (I)       readDataFromPlaceDB
[05/27 11:19:25   8102s] (I)       Read net information..
[05/27 11:19:25   8102s] [NR-eGR] Read numTotalNets=24844  numIgnoredNets=0
[05/27 11:19:25   8102s] (I)       Read testcase time = 0.010 seconds
[05/27 11:19:25   8102s] 
[05/27 11:19:25   8102s] (I)       early_global_route_priority property id does not exist.
[05/27 11:19:25   8102s] (I)       Start initializing grid graph
[05/27 11:19:25   8102s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/27 11:19:25   8102s] (I)       End initializing grid graph
[05/27 11:19:25   8102s] (I)       Model blockages into capacity
[05/27 11:19:25   8102s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/27 11:19:25   8102s] (I)       Started Modeling ( Curr Mem: 1986.76 MB )
[05/27 11:19:26   8102s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/27 11:19:26   8102s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/27 11:19:26   8102s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/27 11:19:26   8102s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/27 11:19:26   8102s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/27 11:19:26   8102s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1986.76 MB )
[05/27 11:19:26   8102s] (I)       -- layer congestion ratio --
[05/27 11:19:26   8102s] (I)       Layer 1 : 0.100000
[05/27 11:19:26   8102s] (I)       Layer 2 : 0.700000
[05/27 11:19:26   8102s] (I)       Layer 3 : 0.700000
[05/27 11:19:26   8102s] (I)       Layer 4 : 0.700000
[05/27 11:19:26   8102s] (I)       Layer 5 : 0.700000
[05/27 11:19:26   8102s] (I)       Layer 6 : 0.700000
[05/27 11:19:26   8102s] (I)       ----------------------------
[05/27 11:19:26   8102s] (I)       Number of ignored nets = 0
[05/27 11:19:26   8102s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of clock nets = 2.  Ignored: No
[05/27 11:19:26   8102s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of special nets = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/27 11:19:26   8102s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/27 11:19:26   8102s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/27 11:19:26   8102s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/27 11:19:26   8102s] (I)       Before initializing Early Global Route syMemory usage = 1986.8 MB
[05/27 11:19:26   8102s] (I)       Ndr track 0 does not exist
[05/27 11:19:26   8102s] (I)       ---------------------Grid Graph Info--------------------
[05/27 11:19:26   8102s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/27 11:19:26   8102s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/27 11:19:26   8102s] (I)       Site width          :   620  (dbu)
[05/27 11:19:26   8102s] (I)       Row height          :  5040  (dbu)
[05/27 11:19:26   8102s] (I)       GCell width         :  5040  (dbu)
[05/27 11:19:26   8102s] (I)       GCell height        :  5040  (dbu)
[05/27 11:19:26   8102s] (I)       Grid                :   268   268     6
[05/27 11:19:26   8102s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/27 11:19:26   8102s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/27 11:19:26   8102s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/27 11:19:26   8102s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/27 11:19:26   8102s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/27 11:19:26   8102s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/27 11:19:26   8102s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/27 11:19:26   8102s] (I)       First track coord   :     0   310   400   310   400  2170
[05/27 11:19:26   8102s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/27 11:19:26   8102s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/27 11:19:26   8102s] (I)       Num of masks        :     1     1     1     1     1     1
[05/27 11:19:26   8102s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/27 11:19:26   8102s] (I)       --------------------------------------------------------
[05/27 11:19:26   8102s] 
[05/27 11:19:26   8102s] [NR-eGR] ============ Routing rule table ============
[05/27 11:19:26   8102s] [NR-eGR] Rule id: 0  Nets: 24814 
[05/27 11:19:26   8102s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/27 11:19:26   8102s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/27 11:19:26   8102s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:19:26   8102s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/27 11:19:26   8102s] [NR-eGR] ========================================
[05/27 11:19:26   8102s] [NR-eGR] 
[05/27 11:19:26   8102s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/27 11:19:26   8102s] (I)       blocked tracks on layer2 : = 262399 / 583436 (44.97%)
[05/27 11:19:26   8102s] (I)       blocked tracks on layer3 : = 255775 / 646148 (39.58%)
[05/27 11:19:26   8102s] (I)       blocked tracks on layer4 : = 274193 / 583436 (47.00%)
[05/27 11:19:26   8102s] (I)       blocked tracks on layer5 : = 296393 / 646148 (45.87%)
[05/27 11:19:26   8102s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/27 11:19:26   8102s] (I)       After initializing Early Global Route syMemory usage = 1989.6 MB
[05/27 11:19:26   8102s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Reset routing kernel
[05/27 11:19:26   8102s] (I)       Started Global Routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       ============= Initialization =============
[05/27 11:19:26   8102s] (I)       totalPins=87399  totalGlobalPin=82957 (94.92%)
[05/27 11:19:26   8102s] (I)       Started Net group 1 ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Build MST ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Generate topology with single threads
[05/27 11:19:26   8102s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       total 2D Cap : 1495265 = (746794 H, 748471 V)
[05/27 11:19:26   8102s] [NR-eGR] Layer group 1: route 24814 net(s) in layer range [2, 6]
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1a Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1a ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Pattern routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[05/27 11:19:26   8102s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Usage: 186510 = (96140 H, 90370 V) = (12.87% H, 12.07% V) = (4.845e+05um H, 4.555e+05um V)
[05/27 11:19:26   8102s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1b Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1b ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Monotonic routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Usage: 186510 = (96140 H, 90370 V) = (12.87% H, 12.07% V) = (4.845e+05um H, 4.555e+05um V)
[05/27 11:19:26   8102s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.400104e+05um
[05/27 11:19:26   8102s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1c Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1c ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Two level routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Level2 Grid: 54 x 54
[05/27 11:19:26   8102s] (I)       Started Two Level Routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Usage: 186510 = (96140 H, 90370 V) = (12.87% H, 12.07% V) = (4.845e+05um H, 4.555e+05um V)
[05/27 11:19:26   8102s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1d Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1d ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Detoured routing ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Usage: 186510 = (96140 H, 90370 V) = (12.87% H, 12.07% V) = (4.845e+05um H, 4.555e+05um V)
[05/27 11:19:26   8102s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1e Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1e ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Route legalization ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Usage: 186510 = (96140 H, 90370 V) = (12.87% H, 12.07% V) = (4.845e+05um H, 4.555e+05um V)
[05/27 11:19:26   8102s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.400104e+05um
[05/27 11:19:26   8102s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Started Layer assignment ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Running layer assignment with 1 threads
[05/27 11:19:26   8102s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.16 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Net group 1 ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] (I)       ============  Phase 1l Route ============
[05/27 11:19:26   8102s] (I)       Started Phase 1l ( Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       
[05/27 11:19:26   8102s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/27 11:19:26   8102s] [NR-eGR]                        OverCon            
[05/27 11:19:26   8102s] [NR-eGR]                         #Gcell     %Gcell
[05/27 11:19:26   8102s] [NR-eGR]       Layer                (2)    OverCon 
[05/27 11:19:26   8102s] [NR-eGR] ----------------------------------------------
[05/27 11:19:26   8102s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/27 11:19:26   8102s] [NR-eGR]  metal2  (2)        11( 0.02%)   ( 0.02%) 
[05/27 11:19:26   8102s] [NR-eGR]  metal3  (3)        15( 0.03%)   ( 0.03%) 
[05/27 11:19:26   8102s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/27 11:19:26   8102s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/27 11:19:26   8102s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/27 11:19:26   8102s] [NR-eGR] ----------------------------------------------
[05/27 11:19:26   8102s] [NR-eGR] Total               26( 0.01%)   ( 0.01%) 
[05/27 11:19:26   8102s] [NR-eGR] 
[05/27 11:19:26   8102s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] (I)       total 2D Cap : 1501700 = (748178 H, 753522 V)
[05/27 11:19:26   8102s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/27 11:19:26   8102s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/27 11:19:26   8102s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.62 sec, Curr Mem: 1989.64 MB )
[05/27 11:19:26   8102s] OPERPROF: Starting HotSpotCal at level 1, MEM:1989.6M
[05/27 11:19:26   8102s] [hotspot] +------------+---------------+---------------+
[05/27 11:19:26   8102s] [hotspot] |            |   max hotspot | total hotspot |
[05/27 11:19:26   8102s] [hotspot] +------------+---------------+---------------+
[05/27 11:19:26   8102s] [hotspot] | normalized |          0.00 |          0.00 |
[05/27 11:19:26   8102s] [hotspot] +------------+---------------+---------------+
[05/27 11:19:26   8102s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/27 11:19:26   8102s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/27 11:19:26   8102s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1989.6M
[05/27 11:19:26   8102s] Starting delay calculation for Setup views
[05/27 11:19:26   8102s] #################################################################################
[05/27 11:19:26   8102s] # Design Stage: PreRoute
[05/27 11:19:26   8102s] # Design Name: CHIP
[05/27 11:19:26   8102s] # Design Mode: 90nm
[05/27 11:19:26   8102s] # Analysis Mode: MMMC Non-OCV 
[05/27 11:19:26   8102s] # Parasitics Mode: No SPEF/RCDB
[05/27 11:19:26   8102s] # Signoff Settings: SI Off 
[05/27 11:19:26   8102s] #################################################################################
[05/27 11:19:27   8103s] Calculate delays in BcWc mode...
[05/27 11:19:27   8103s] Calculate delays in BcWc mode...
[05/27 11:19:27   8103s] Topological Sorting (REAL = 0:00:00.0, MEM = 1987.6M, InitMEM = 1987.6M)
[05/27 11:19:27   8103s] Start delay calculation (fullDC) (1 T). (MEM=1987.64)
[05/27 11:19:28   8104s] End AAE Lib Interpolated Model. (MEM=2004.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/27 11:19:38   8114s] Total number of fetched objects 24960
[05/27 11:19:38   8115s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/27 11:19:38   8115s] End delay calculation. (MEM=2020.16 CPU=0:00:09.0 REAL=0:00:09.0)
[05/27 11:19:38   8115s] End delay calculation (fullDC). (MEM=2020.16 CPU=0:00:11.1 REAL=0:00:11.0)
[05/27 11:19:38   8115s] *** CDM Built up (cpu=0:00:12.4  real=0:00:12.0  mem= 2020.2M) ***
[05/27 11:19:40   8116s] *** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=2:15:17 mem=2020.2M)
[05/27 11:19:40   8116s] Reported timing to dir ./timingReports
[05/27 11:19:40   8116s] **optDesign ... cpu = 0:15:23, real = 0:15:22, mem = 1587.8M, totSessionCpu=2:15:17 **
[05/27 11:19:40   8116s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1963.2M
[05/27 11:19:40   8116s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:1963.2M
[05/27 11:19:44   8119s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.423  | -0.423  |  0.065  |
|           TNS (ns):| -6.302  | -6.302  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|  7264   |  3632   |  3726   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |   1338 (1338)    |    -69     |   1339 (1339)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.657%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:15:25, real = 0:15:26, mem = 1589.3M, totSessionCpu=2:15:19 **
[05/27 11:19:44   8119s] Deleting Cell Server ...
[05/27 11:19:44   8119s] Deleting Lib Analyzer.
[05/27 11:19:44   8119s] *** Finished optDesign ***
[05/27 11:19:44   8119s] 
[05/27 11:19:44   8119s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:52 real=  0:15:53)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.7 real=0:00:06.7)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:48.7 real=0:00:48.7)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:48.2 real=0:00:48.2)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:58 real=  0:02:59)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:08:32 real=  0:08:31)
[05/27 11:19:44   8119s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:54.4 real=0:00:54.3)
[05/27 11:19:44   8119s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/27 11:19:44   8119s] Info: pop threads available for lower-level modules during optimization.
[05/27 11:19:44   8119s] clean pInstBBox. size 0
[05/27 11:19:44   8119s]  *** Writing scheduling file: 'scheduling_file.cts.31784' ***
[05/27 11:19:44   8119s] All LLGs are deleted
[05/27 11:19:44   8119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.4M
[05/27 11:19:44   8119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1978.4M
[05/27 11:19:45   8119s] #optDebug: fT-D <X 1 0 0 0>
[05/27 11:19:45   8119s] VSMManager cleared!
[05/27 11:19:45   8119s] **place_opt_design ... cpu = 0:15:26, real = 0:15:27, mem = 1931.4M **
[05/27 11:19:45   8119s] *** Finished GigaPlace ***
[05/27 11:19:45   8119s] 
[05/27 11:19:45   8119s] *** Summary of all messages that are not suppressed in this session:
[05/27 11:19:45   8119s] Severity  ID               Count  Summary                                  
[05/27 11:19:45   8119s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/27 11:19:45   8119s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/27 11:19:45   8119s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/27 11:19:45   8119s] *** Message Summary: 5 warning(s), 0 error(s)
[05/27 11:19:45   8119s] 
[05/27 11:19:45   8119s] 
[05/27 11:19:45   8119s] =============================================================================================
[05/27 11:19:45   8119s]  Final TAT Report for place_opt_design
[05/27 11:19:45   8119s] =============================================================================================
[05/27 11:19:45   8119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/27 11:19:45   8119s] ---------------------------------------------------------------------------------------------
[05/27 11:19:45   8119s] [ WnsOpt                 ]      1   0:08:08.4  (  52.7 % )     0:08:31.0 /  0:08:31.5    1.0
[05/27 11:19:45   8119s] [ TnsOpt                 ]      1   0:00:52.5  (   5.7 % )     0:00:54.2 /  0:00:54.3    1.0
[05/27 11:19:45   8119s] [ GlobalOpt              ]      1   0:00:48.6  (   5.2 % )     0:00:48.6 /  0:00:48.6    1.0
[05/27 11:19:45   8119s] [ DrvOpt                 ]      1   0:00:04.8  (   0.5 % )     0:00:04.8 /  0:00:04.8    1.0
[05/27 11:19:45   8119s] [ SimplifyNetlist        ]      1   0:00:06.7  (   0.7 % )     0:00:06.7 /  0:00:06.7    1.0
[05/27 11:19:45   8119s] [ SkewClock              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/27 11:19:45   8119s] [ AreaOpt                ]      4   0:01:04.6  (   7.0 % )     0:01:05.8 /  0:01:05.8    1.0
[05/27 11:19:45   8119s] [ ViewPruning            ]      9   0:00:02.9  (   0.3 % )     0:00:02.9 /  0:00:02.9    1.0
[05/27 11:19:45   8119s] [ IncrReplace            ]      1   0:02:58.7  (  19.3 % )     0:02:58.7 /  0:02:58.4    1.0
[05/27 11:19:45   8119s] [ RefinePlace            ]      5   0:00:07.1  (   0.8 % )     0:00:07.1 /  0:00:07.1    1.0
[05/27 11:19:45   8119s] [ TimingUpdate           ]      4   0:00:02.8  (   0.3 % )     0:00:28.3 /  0:00:28.4    1.0
[05/27 11:19:45   8119s] [ FullDelayCalc          ]      2   0:00:25.5  (   2.7 % )     0:00:25.5 /  0:00:25.6    1.0
[05/27 11:19:45   8119s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:20.0 /  0:00:18.7    0.9
[05/27 11:19:45   8119s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/27 11:19:45   8119s] [ DrvReport              ]      2   0:00:04.1  (   0.4 % )     0:00:04.1 /  0:00:02.6    0.6
[05/27 11:19:45   8119s] [ GenerateReports        ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.6    1.0
[05/27 11:19:45   8119s] [ MISC                   ]          0:00:38.4  (   4.1 % )     0:00:38.4 /  0:00:38.6    1.0
[05/27 11:19:45   8119s] ---------------------------------------------------------------------------------------------
[05/27 11:19:45   8119s]  place_opt_design TOTAL             0:15:26.7  ( 100.0 % )     0:15:26.7 /  0:15:25.9    1.0
[05/27 11:19:45   8119s] ---------------------------------------------------------------------------------------------
[05/27 11:19:45   8119s] 
[05/27 11:19:49   8119s] <CMD> zoomBox -1644.15300 -294.91300 2701.22200 1760.96300
[05/27 11:22:16   8133s] <CMD> zoomBox -958.13200 -70.95500 2181.40200 1414.41600
[05/27 11:22:18   8133s] <CMD> zoomBox 35.48000 253.41900 1428.51000 912.48700
[05/27 11:22:20   8133s] <CMD> zoomBox 131.88900 301.41900 1315.96500 861.62700
[05/27 11:22:22   8133s] <CMD> zoomBox 131.88700 302.46000 1315.96500 862.66900
[05/27 11:22:24   8134s] <CMD> zoomBox -211.38400 135.91400 1716.69100 1048.12200
[05/27 11:22:25   8134s] <CMD> zoomBox -770.34600 -135.27600 2369.20500 1350.10300
[05/27 11:22:26   8134s] <CMD> zoomBox -1025.97300 -259.29900 2667.61700 1488.20600
[05/27 11:22:36   8135s] <CMD> encMessage warning 0
[05/27 11:22:36   8135s] Suppress "**WARN ..." messages.
[05/27 11:22:36   8135s] <CMD> encMessage debug 0
[05/27 11:22:36   8135s] <CMD> encMessage info 0
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s] ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s] **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s]     while executing
[05/27 11:22:36   8135s] "error $catchMsg"
[05/27 11:22:36   8135s]     (procedure "restoreDesign" line 31)
[05/27 11:22:36   8135s] 
[05/27 11:22:36   8135s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[05/27 11:22:36   8135s] 
[05/27 11:23:01   8140s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri May 27 11:23:01 2022
  Total CPU time:     2:15:58
  Total real time:    2:51:42
  Peak memory (main): 1724.63MB

[05/27 11:23:01   8140s] 
[05/27 11:23:01   8140s] *** Memory Usage v#1 (Current mem = 1931.430M, initial mem = 268.250M) ***
[05/27 11:23:01   8140s] 
[05/27 11:23:01   8140s] *** Summary of all messages that are not suppressed in this session:
[05/27 11:23:01   8140s] Severity  ID               Count  Summary                                  
[05/27 11:23:01   8140s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[05/27 11:23:01   8140s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/27 11:23:01   8140s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/27 11:23:01   8140s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[05/27 11:23:01   8140s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[05/27 11:23:01   8140s] WARNING   IMPTS-141            8  Cell (%s) is marked as dont_touch, but i...
[05/27 11:23:01   8140s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/27 11:23:01   8140s] WARNING   IMPEXT-3530         16  The process node is not set. Use the com...
[05/27 11:23:01   8140s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[05/27 11:23:01   8140s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[05/27 11:23:01   8140s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[05/27 11:23:01   8140s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/27 11:23:01   8140s] ERROR     IMPSP-190            1  Design has util %.1f%% > 100%%, placer c...
[05/27 11:23:01   8140s] WARNING   IMPSP-9025           6  No scan chain specified/traced.          
[05/27 11:23:01   8140s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[05/27 11:23:01   8140s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[05/27 11:23:01   8140s] WARNING   IMPOPT-6118          5  The following cells have a dont_touch pr...
[05/27 11:23:01   8140s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[05/27 11:23:01   8140s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/27 11:23:01   8140s] ERROR     IMPTCM-60            1  No option specified for command "%s". Mu...
[05/27 11:23:01   8140s] ERROR     IMPIMEX-7031         1  restoreDesign more than once in the same...
[05/27 11:23:01   8140s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/27 11:23:01   8140s] *** Message Summary: 1240 warning(s), 5 error(s)
[05/27 11:23:01   8140s] 
[05/27 11:23:01   8140s] --- Ending "Innovus" (totcpu=2:15:40, real=2:51:40, mem=1931.4M) ---
