<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Kintex-7: xdma/xdma_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kintex-7</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_1c64272130d509cdb89bf3690093e211.html">xdma</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">xdma_hw.h File Reference</div>  </div>
</div>
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="xio_8h_source.html">xio.h</a>&quot;</code><br/>
</div>
<p><a href="xdma__hw_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe5c4153911230e886f2de17b68f7273"></a><!-- doxytag: member="xdma_hw.h::XDMA_HW_H" ref="abe5c4153911230e886f2de17b68f7273" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XDMA_HW_H</b></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fe7bcf8f4624e7cbbaeed837e5750f3"></a><!-- doxytag: member="xdma_hw.h::Dma_mIn32" ref="a1fe7bcf8f4624e7cbbaeed837e5750f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>Dma_mIn32</b>&#160;&#160;&#160;XIo_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9eed56149166d20125e28135ffea5b7f"></a><!-- doxytag: member="xdma_hw.h::Dma_mOut32" ref="a9eed56149166d20125e28135ffea5b7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>Dma_mOut32</b>&#160;&#160;&#160;XIo_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;Dma_mIn32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;Dma_mOut32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#af9359c13812b86c85d65eecdb2bf79ee">Dma_mIntEnable</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ab022c3f787b3a2be17c51ea8a40fdd3e">Dma_mIntDisable</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a5db5aa5d0d0a3c6969f7cd461518f127">Dma_mIntAck</a>(BaseAddress, Mask)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a8eb26add3d4bf0f08966d06eef797f55">Dma_mGetCrSr</a>(InstancePtr)&#160;&#160;&#160;Dma_mReadReg((InstancePtr)-&gt;RegBase, REG_DMA_ENG_CTRL_STATUS)   \</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aa6445c055757dd40f2df51355569b392">Dma_mSetCrSr</a>(InstancePtr, Data)&#160;&#160;&#160;Dma_mWriteReg((InstancePtr)-&gt;RegBase, REG_DMA_ENG_CTRL_STATUS, (Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a3e230e60891cd481a2d0d4f2e8ad2529">Dma_mEnable</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aca07379af384da25259d022baa036372">Dma_mBdRingBusy</a>(InstancePtr)&#160;&#160;&#160;((Dma_mGetCrSr(InstancePtr) &amp; DMA_ENG_RUNNING) ? TRUE : FALSE)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a0e996a77348306cfcd58d44ffbe48b34">Dma_mEngIntEnable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a25aec48cb84f6dc47a916af0fd470675">Dma_mEngIntDisable</a>(InstancePtr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#adad32f115a24f9a40adb83ec0c23a806">Dma_mEngIntAck</a>(InstancePtr, Mask)</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device register offset definitions. Register access is 32-bit.</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>&#160;&#160;&#160;0x4000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aabb7bf87b87375f0f147c89b9f4b3a1e">REG_DMA_ENG_CAP</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a3b84415397a9cca0e30b0fa235c2efa5">REG_DMA_ENG_CTRL_STATUS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a8e874ce1e942af4b64e3197715bdb52b">REG_DMA_ENG_NEXT_BD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a346bdd720214503ad30a8789fdd503c9">REG_SW_NEXT_BD</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#af9d8be08f96d7d037351e92003ea741e">REG_DMA_ENG_LAST_BD</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#abaed7de17f4cbae27102b2d43ccb3ce9">REG_DMA_ENG_ACTIVE_TIME</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a612dc4aaa570a1486004481670c25a2d">REG_DMA_ENG_WAIT_TIME</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a64eb8db4f767751adedd17c73f15cf1c">REG_DMA_ENG_COMP_BYTES</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of REG_DMA_CTRL_STATUS register.</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a9f0fb284e21e576a1388971f9fc3f983">DMA_INT_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a50e60c8b4abeea8716f5c6cb3355b61c">DMA_INT_DISABLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ab2a653d52b6bcc299aaed66debccafd8">DMA_INT_ACTIVE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a9ab42e0d6b4d8e8342c58a4430e03ee3">DMA_INT_PENDING_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a7239af7aef1d769fe6b5cfeeafd747c0">DMA_INT_MSI_MODE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a651ec63c141a0090d485898f672a6226">DMA_USER_INT_ENABLE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a08f3a87c1517b9558b6db2d6eb33c776">DMA_USER_INT_ACTIVE_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a0daffd877c352d441f7157bc344618ab">DMA_USER_INT_ACK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a076be96b5a5b5e0bb52018be8a4493b9">DMA_MPS_USED</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a2d45a848be577cd8b6d93d795430d016">DMA_MRRS_USED</a>&#160;&#160;&#160;0x00007000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ae2760d9e44156ca624b6fc109374660c">DMA_S2C_ENG_INT_VAL</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a89f429eb593774058b14a17895766736">DMA_C2S_ENG_INT_VAL</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of REG_DMA_ENG_CAP register.</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a31bea0611939a85968dc13f1808dc62b">DMA_ENG_PRESENT_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a4dff8d0a7e32e6b13491e12052f388b7">DMA_ENG_DIRECTION_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a41e2e217156dc469aad7b4526df2c26a">DMA_ENG_C2S</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a2ff6fcda58aeabad0f331c89610c6854">DMA_ENG_S2C</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aad650459b6623546ca74306c9b7f4049">DMA_ENG_TYPE_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a9d7a62466ca8135aae63d345116ddf8d">DMA_ENG_BLOCK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a01ab12fb20a94ed2ab199c91be048a56">DMA_ENG_PACKET</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a24a6a84291b1d1500012c0108137aeb3">DMA_ENG_NUMBER</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a51f0b5f55446c3326247b7d89a0a1518">DMA_ENG_BD_MAX_BC</a>&#160;&#160;&#160;0x3F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa999d273688342648b52f87a4b7e0ece"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_NUMBER_SHIFT" ref="aa999d273688342648b52f87a4b7e0ece" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ENG_NUMBER_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a1baef8e120ea66850eeced8c64cf03"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_BD_MAX_BC_SHIFT" ref="a8a1baef8e120ea66850eeced8c64cf03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ENG_BD_MAX_BC_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of REG_DMA_ENG_CTRL_STATUS register.</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a76fc588329471dc50cd70ee774ef54be">DMA_ENG_INT_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a1d19893354b6abc62722bb34b02e74b5">DMA_ENG_INT_DISABLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a061bcafaef1fba7222c2d9e2e0360372">DMA_ENG_INT_ACTIVE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a6571d6465b864fb2cded501e53995450">DMA_ENG_INT_ACK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aa7ba7d02b8a2ec8529b8b0c340f13390">DMA_ENG_INT_BDCOMP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ab9db88d6445e93a37e443393fae7c4e9">DMA_ENG_INT_BDCOMP_ACK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a4ea8e2797090c03a03dd5b259eeb3590">DMA_ENG_INT_ALERR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a784e49be20174036044145ee836dc848">DMA_ENG_INT_ALERR_ACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#af001c0830eeb1f677469bb38c4e95f22">DMA_ENG_INT_FETERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aafd298726669f0e6f8dc911e3560e92d">DMA_ENG_INT_FETERR_ACK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a9868cc0cd9f7887651ffcd91013566a9">DMA_ENG_INT_ABORTERR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ae5e7f3c7d1e700741d54ed04d3000f61">DMA_ENG_INT_ABORTERR_ACK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a5e3912352cd2ccb915c61047c3427814">DMA_ENG_INT_CHAINEND</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a40cb057f030d796cc6ae26662ae8f6c7">DMA_ENG_INT_CHAINEND_ACK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ad92a0c31e9079a967f34637235e5b448">DMA_ENG_ENABLE_MASK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a21d75102a64096fdff020052b11cb0b9">DMA_ENG_ENABLE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aa70f01b87ef40158a47446e97178a724">DMA_ENG_DISABLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#afdb7ed8a43c5fc824ec304a9d9f6084b">DMA_ENG_STATE_MASK</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a171251411fbd0abf46103161ae6a7395">DMA_ENG_RUNNING</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a9216d218f3327b5b628cc62b607394fe">DMA_ENG_IDLE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ab3c0030615030a76c7fd9ba33d218f6a">DMA_ENG_WAITING</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a6c21c284ef623b63e91368a9ae466ee7">DMA_ENG_STATE_WAITED</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#ad8e183fb9392e813f6635ebbd565705d">DMA_ENG_WAITED_ACK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a18413b82dd90655671951e7ba010410e">DMA_ENG_USER_RESET</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a5c1b4110e7a206f1069389047fa5b306">DMA_ENG_RESET</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#a37910edf29311f45769405926ad155df">DMA_ENG_ALLINT_MASK</a>&#160;&#160;&#160;0x000000BE</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of performance registers.</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdma__hw_8h.html#aa89c18b88bf574f218b188feef630002">REG_DMA_SAMPLE_CTR_MASK</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09fee46e8d541d3066e474cce5a560da"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_ACTIVE_TIME_SHIFT" ref="a09fee46e8d541d3066e474cce5a560da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DMA_ENG_ACTIVE_TIME_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa24541e5c43dfe56c235fbcc391f9999"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_WAIT_TIME_SHIFT" ref="aa24541e5c43dfe56c235fbcc391f9999" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DMA_ENG_WAIT_TIME_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaedb9d1fbef1fc3539687d0de03c4973"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_COMP_BYTES_SHIFT" ref="aaedb9d1fbef1fc3539687d0de03c4973" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_DMA_ENG_COMP_BYTES_SHIFT</b>&#160;&#160;&#160;2</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>This header file contains identifiers and register-level driver functions and macros that can be used to access the Northwest Logic Scatter-gather Direct Memory Access device.</p>
<p>For more information about the operation of this device, see the hardware specification documentation.</p>
<p>MODIFICATION HISTORY:</p>
<p>Ver Date Changes ----- -------- ------------------------------------------------------- 1.0 5/15/12 First version </p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a89f429eb593774058b14a17895766736"></a><!-- doxytag: member="xdma_hw.h::DMA_C2S_ENG_INT_VAL" ref="a89f429eb593774058b14a17895766736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_C2S_ENG_INT_VAL&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IRQ value of 1st 8 C2Ss </p>

</div>
</div>
<a class="anchor" id="a37910edf29311f45769405926ad155df"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_ALLINT_MASK" ref="a37910edf29311f45769405926ad155df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_ALLINT_MASK&#160;&#160;&#160;0x000000BE</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>To get only int events </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a51f0b5f55446c3326247b7d89a0a1518"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_BD_MAX_BC" ref="a51f0b5f55446c3326247b7d89a0a1518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_BD_MAX_BC&#160;&#160;&#160;0x3F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine max buffer size </p>

</div>
</div>
<a class="anchor" id="a9d7a62466ca8135aae63d345116ddf8d"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_BLOCK" ref="a9d7a62466ca8135aae63d345116ddf8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_BLOCK&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine - Block type </p>

</div>
</div>
<a class="anchor" id="a41e2e217156dc469aad7b4526df2c26a"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_C2S" ref="a41e2e217156dc469aad7b4526df2c26a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_C2S&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine - C2S </p>

<p>Referenced by <a class="el" href="xdma__base_8c.html#ad5d703a389553efc7322a29711908ca4">descriptor_init()</a>, and <a class="el" href="xdma_8h.html#aa54ebea9ca5df43d8b76583c42272ed6">Dma_Initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a4dff8d0a7e32e6b13491e12052f388b7"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_DIRECTION_MASK" ref="a4dff8d0a7e32e6b13491e12052f388b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_DIRECTION_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine direction </p>

<p>Referenced by <a class="el" href="xdma__base_8c.html#ad5d703a389553efc7322a29711908ca4">descriptor_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aa70f01b87ef40158a47446e97178a724"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_DISABLE" ref="aa70f01b87ef40158a47446e97178a724" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_DISABLE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable DMA </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a21d75102a64096fdff020052b11cb0b9"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_ENABLE" ref="a21d75102a64096fdff020052b11cb0b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_ENABLE&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable DMA </p>

</div>
</div>
<a class="anchor" id="ad92a0c31e9079a967f34637235e5b448"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_ENABLE_MASK" ref="ad92a0c31e9079a967f34637235e5b448" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_ENABLE_MASK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA enabled? </p>

</div>
</div>
<a class="anchor" id="a9216d218f3327b5b628cc62b607394fe"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_IDLE" ref="a9216d218f3327b5b628cc62b607394fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_IDLE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA idle </p>

</div>
</div>
<a class="anchor" id="a9868cc0cd9f7887651ffcd91013566a9"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ABORTERR" ref="a9868cc0cd9f7887651ffcd91013566a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ABORTERR&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - DMA abort error </p>

</div>
</div>
<a class="anchor" id="ae5e7f3c7d1e700741d54ed04d3000f61"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ABORTERR_ACK" ref="ae5e7f3c7d1e700741d54ed04d3000f61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ABORTERR_ACK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="a6571d6465b864fb2cded501e53995450"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ACK" ref="a6571d6465b864fb2cded501e53995450" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ACK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt ack </p>

</div>
</div>
<a class="anchor" id="a061bcafaef1fba7222c2d9e2e0360372"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ACTIVE_MASK" ref="a061bcafaef1fba7222c2d9e2e0360372" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ACTIVE_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt active? </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ea8e2797090c03a03dd5b259eeb3590"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ALERR" ref="a4ea8e2797090c03a03dd5b259eeb3590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ALERR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - BD align error </p>

</div>
</div>
<a class="anchor" id="a784e49be20174036044145ee836dc848"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ALERR_ACK" ref="a784e49be20174036044145ee836dc848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ALERR_ACK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="aa7ba7d02b8a2ec8529b8b0c340f13390"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_BDCOMP" ref="aa7ba7d02b8a2ec8529b8b0c340f13390" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_BDCOMP&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - BD completion </p>

</div>
</div>
<a class="anchor" id="ab9db88d6445e93a37e443393fae7c4e9"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_BDCOMP_ACK" ref="ab9db88d6445e93a37e443393fae7c4e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_BDCOMP_ACK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="a5e3912352cd2ccb915c61047c3427814"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_CHAINEND" ref="a5e3912352cd2ccb915c61047c3427814" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_CHAINEND&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - BD chain ended </p>

</div>
</div>
<a class="anchor" id="a40cb057f030d796cc6ae26662ae8f6c7"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_CHAINEND_ACK" ref="a40cb057f030d796cc6ae26662ae8f6c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_CHAINEND_ACK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="a1d19893354b6abc62722bb34b02e74b5"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_DISABLE" ref="a1d19893354b6abc62722bb34b02e74b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_DISABLE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable interrupts </p>

</div>
</div>
<a class="anchor" id="a76fc588329471dc50cd70ee774ef54be"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_ENABLE" ref="a76fc588329471dc50cd70ee774ef54be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable interrupts </p>

</div>
</div>
<a class="anchor" id="af001c0830eeb1f677469bb38c4e95f22"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_FETERR" ref="af001c0830eeb1f677469bb38c4e95f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_FETERR&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - BD fetch error </p>

</div>
</div>
<a class="anchor" id="aafd298726669f0e6f8dc911e3560e92d"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_INT_FETERR_ACK" ref="aafd298726669f0e6f8dc911e3560e92d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_INT_FETERR_ACK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="a24a6a84291b1d1500012c0108137aeb3"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_NUMBER" ref="a24a6a84291b1d1500012c0108137aeb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_NUMBER&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine number </p>

</div>
</div>
<a class="anchor" id="a01ab12fb20a94ed2ab199c91be048a56"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_PACKET" ref="a01ab12fb20a94ed2ab199c91be048a56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_PACKET&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine - Packet type </p>

</div>
</div>
<a class="anchor" id="a31bea0611939a85968dc13f1808dc62b"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_PRESENT_MASK" ref="a31bea0611939a85968dc13f1808dc62b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_PRESENT_MASK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine present? </p>

</div>
</div>
<a class="anchor" id="a5c1b4110e7a206f1069389047fa5b306"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_RESET" ref="a5c1b4110e7a206f1069389047fa5b306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_RESET&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset DMA engine + user </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a171251411fbd0abf46103161ae6a7395"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_RUNNING" ref="a171251411fbd0abf46103161ae6a7395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_RUNNING&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA running </p>

</div>
</div>
<a class="anchor" id="a2ff6fcda58aeabad0f331c89610c6854"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_S2C" ref="a2ff6fcda58aeabad0f331c89610c6854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_S2C&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine - S2C </p>

</div>
</div>
<a class="anchor" id="afdb7ed8a43c5fc824ec304a9d9f6084b"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_STATE_MASK" ref="afdb7ed8a43c5fc824ec304a9d9f6084b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_STATE_MASK&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current DMA state? </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a6c21c284ef623b63e91368a9ae466ee7"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_STATE_WAITED" ref="a6c21c284ef623b63e91368a9ae466ee7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_STATE_WAITED&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA waited earlier </p>

</div>
</div>
<a class="anchor" id="aad650459b6623546ca74306c9b7f4049"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_TYPE_MASK" ref="aad650459b6623546ca74306c9b7f4049" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_TYPE_MASK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA engine type </p>

</div>
</div>
<a class="anchor" id="a18413b82dd90655671951e7ba010410e"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_USER_RESET" ref="a18413b82dd90655671951e7ba010410e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_USER_RESET&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset only user logic </p>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8e183fb9392e813f6635ebbd565705d"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_WAITED_ACK" ref="ad8e183fb9392e813f6635ebbd565705d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_WAITED_ACK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="ab3c0030615030a76c7fd9ba33d218f6a"></a><!-- doxytag: member="xdma_hw.h::DMA_ENG_WAITING" ref="ab3c0030615030a76c7fd9ba33d218f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ENG_WAITING&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA waiting </p>

</div>
</div>
<a class="anchor" id="ab2a653d52b6bcc299aaed66debccafd8"></a><!-- doxytag: member="xdma_hw.h::DMA_INT_ACTIVE_MASK" ref="ab2a653d52b6bcc299aaed66debccafd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_ACTIVE_MASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Interrupt active? </p>

</div>
</div>
<a class="anchor" id="a50e60c8b4abeea8716f5c6cb3355b61c"></a><!-- doxytag: member="xdma_hw.h::DMA_INT_DISABLE" ref="a50e60c8b4abeea8716f5c6cb3355b61c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_DISABLE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable interrupts </p>

</div>
</div>
<a class="anchor" id="a9f0fb284e21e576a1388971f9fc3f983"></a><!-- doxytag: member="xdma_hw.h::DMA_INT_ENABLE" ref="a9f0fb284e21e576a1388971f9fc3f983" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable global interrupts </p>

</div>
</div>
<a class="anchor" id="a7239af7aef1d769fe6b5cfeeafd747c0"></a><!-- doxytag: member="xdma_hw.h::DMA_INT_MSI_MODE" ref="a7239af7aef1d769fe6b5cfeeafd747c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_MSI_MODE&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MSI or Legacy mode? </p>

</div>
</div>
<a class="anchor" id="a9ab42e0d6b4d8e8342c58a4430e03ee3"></a><!-- doxytag: member="xdma_hw.h::DMA_INT_PENDING_MASK" ref="a9ab42e0d6b4d8e8342c58a4430e03ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_INT_PENDING_MASK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Engine interrupt pending </p>

</div>
</div>
<a class="anchor" id="aca07379af384da25259d022baa036372"></a><!-- doxytag: member="xdma_hw.h::Dma_mBdRingBusy" ref="aca07379af384da25259d022baa036372" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mBdRingBusy</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td>&#160;&#160;&#160;((Dma_mGetCrSr(InstancePtr) &amp; DMA_ENG_RUNNING) ? TRUE : FALSE)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Check if the current DMA engine is busy with a DMA operation.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the engine instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the DMA is busy. FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: XBoolean Dma_mRunning(Dma_Engine* InstancePtr) </dd></dl>

</div>
</div>
<a class="anchor" id="a3e230e60891cd481a2d0d4f2e8ad2529"></a><!-- doxytag: member="xdma_hw.h::Dma_mEnable" ref="a3e230e60891cd481a2d0d4f2e8ad2529" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                         \
    u32 val = <a class="code" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#a3b84415397a9cca0e30b0fa235c2efa5">REG_DMA_ENG_CTRL_STATUS</a>);       \
    val |= <a class="code" href="xdma__hw_8h.html#a21d75102a64096fdff020052b11cb0b9">DMA_ENG_ENABLE</a>;                                              \
    <a class="code" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#a3b84415397a9cca0e30b0fa235c2efa5">REG_DMA_ENG_CTRL_STATUS</a>, val);           \
}
</pre></div><p>Set DMA enable bit for an instance. This operation will read-modify-write the REG_DMA_ENG_CTRL_STATUS register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#a3e230e60891cd481a2d0d4f2e8ad2529">Dma_mEnable(u32 BaseAddress)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma__bdring_8h.html#a77800843381096be543f854420a69769">Dma_BdRingStart()</a>.</p>

</div>
</div>
<a class="anchor" id="adad32f115a24f9a40adb83ec0c23a806"></a><!-- doxytag: member="xdma_hw.h::Dma_mEngIntAck" ref="adad32f115a24f9a40adb83ec0c23a806" args="(InstancePtr, Mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mEngIntAck</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                           \
    u32 Reg = <a class="code" href="xdma__hw_8h.html#a8eb26add3d4bf0f08966d06eef797f55">Dma_mGetCrSr</a>(InstancePtr);    \
    Reg |= Mask;                        \
    <a class="code" href="xdma__hw_8h.html#aa6445c055757dd40f2df51355569b392">Dma_mSetCrSr</a>(InstancePtr, Reg);         \
}
</pre></div><p>Acknowledge asserted engine interrupts.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the DMA engine instance to operate on. </td></tr>
    <tr><td class="paramname">Mask</td><td>has the interrupt signals to be acknowledged and is made by the caller OR'ing one or more of the INT_*_ACK bits.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdma__hw_8h.html#adad32f115a24f9a40adb83ec0c23a806">Dma_mEngIntAck(Dma_Engine* InstancePtr, u32 Mask)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a25aec48cb84f6dc47a916af0fd470675"></a><!-- doxytag: member="xdma_hw.h::Dma_mEngIntDisable" ref="a25aec48cb84f6dc47a916af0fd470675" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mEngIntDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                           \
    u32 Reg = <a class="code" href="xdma__hw_8h.html#a8eb26add3d4bf0f08966d06eef797f55">Dma_mGetCrSr</a>(InstancePtr);    \
    Reg &amp;= ~(<a class="code" href="xdma__hw_8h.html#a76fc588329471dc50cd70ee774ef54be">DMA_ENG_INT_ENABLE</a>);       \
    <a class="code" href="xdma__hw_8h.html#aa6445c055757dd40f2df51355569b392">Dma_mSetCrSr</a>(InstancePtr, Reg);         \
}
</pre></div><p>Clear interrupt enable bits for a channel. This operation will read-modify-write the REG_DMA_ENG_CTRL_STATUS register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the DMA engine instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#a25aec48cb84f6dc47a916af0fd470675">Dma_mEngIntDisable(Dma_Engine* InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e996a77348306cfcd58d44ffbe48b34"></a><!-- doxytag: member="xdma_hw.h::Dma_mEngIntEnable" ref="a0e996a77348306cfcd58d44ffbe48b34" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mEngIntEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                                                         \
    <span class="comment">/* Interrupts should not be enabled before DMA engine is ready */</span>   \
    <span class="keywordflow">if</span>((InstancePtr)-&gt;BdRing.RunState == XST_DMA_SG_IS_STARTED)         \
    {                                                   \
        u32 Reg = <a class="code" href="xdma__hw_8h.html#a8eb26add3d4bf0f08966d06eef797f55">Dma_mGetCrSr</a>(InstancePtr);                            \
        Reg |= <a class="code" href="xdma__hw_8h.html#a76fc588329471dc50cd70ee774ef54be">DMA_ENG_INT_ENABLE</a>;                                      \
        <a class="code" href="xdma__hw_8h.html#aa6445c055757dd40f2df51355569b392">Dma_mSetCrSr</a>(InstancePtr, Reg);                                 \
    }                                                     \
    <span class="keywordflow">else</span> log_normal(KERN_NOTICE <span class="stringliteral">&quot;DMA Engine not yet ready to enable interrupts\n&quot;</span>); \
}
</pre></div><p>Set interrupt enable bits for an instance. This operation will read-modify-write the REG_DMA_ENG_CTRL_STATUS register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the DMA engine instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#a0e996a77348306cfcd58d44ffbe48b34">Dma_mEngIntEnable(Dma_Engine* InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma__user_8c.html#abdaa00f7453cce5fc24cb3ff3df4331a">DmaRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a8eb26add3d4bf0f08966d06eef797f55"></a><!-- doxytag: member="xdma_hw.h::Dma_mGetCrSr" ref="a8eb26add3d4bf0f08966d06eef797f55" args="(InstancePtr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mGetCrSr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr</td><td>)</td>
          <td>&#160;&#160;&#160;Dma_mReadReg((InstancePtr)-&gt;RegBase, REG_DMA_ENG_CTRL_STATUS)   \</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Retrieve the contents of the DMA engine control &amp; status register REG_DMA_ENG_CTRL_STATUS.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the DMA engine instance to operate on.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Current contents of the DMA engine control &amp; status register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdma__hw_8h.html#a8eb26add3d4bf0f08966d06eef797f55">Dma_mGetCrSr(Dma_Engine * InstancePtr)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a5db5aa5d0d0a3c6969f7cd461518f127"></a><!-- doxytag: member="xdma_hw.h::Dma_mIntAck" ref="a5db5aa5d0d0a3c6969f7cd461518f127" args="(BaseAddress, Mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mIntAck</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Mask&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                       \
    u32 Reg = <a class="code" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>);   \
    Reg |= Mask;                    \
    <a class="code" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>, Reg);       \
}
</pre></div><p>Acknowledge asserted global interrupts.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
    <tr><td class="paramname">Mask</td><td>has the interrupt signals to be acknowledged and is made by the caller OR'ing one or more of the INT_*_ACK bits.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdma__hw_8h.html#a5db5aa5d0d0a3c6969f7cd461518f127">Dma_mIntAck(u32 BaseAddress, u32 Mask)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ab022c3f787b3a2be17c51ea8a40fdd3e"></a><!-- doxytag: member="xdma_hw.h::Dma_mIntDisable" ref="ab022c3f787b3a2be17c51ea8a40fdd3e" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mIntDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                           \
    u32 Reg = <a class="code" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>);   \
    Reg &amp;= ~(<a class="code" href="xdma__hw_8h.html#a9f0fb284e21e576a1388971f9fc3f983">DMA_INT_ENABLE</a> | <a class="code" href="xdma__hw_8h.html#a651ec63c141a0090d485898f672a6226">DMA_USER_INT_ENABLE</a>);           \
    <a class="code" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>, Reg);       \
}
</pre></div><p>Clear global interrupt enable bits. This operation will read-modify-write the REG_DMA_CTRL_STATUS register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the BAR0 address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#ab022c3f787b3a2be17c51ea8a40fdd3e">Dma_mIntDisable(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af9359c13812b86c85d65eecdb2bf79ee"></a><!-- doxytag: member="xdma_hw.h::Dma_mIntEnable" ref="af9359c13812b86c85d65eecdb2bf79ee" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mIntEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">{                           \
    u32 Reg = <a class="code" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>);   \
    Reg |= (<a class="code" href="xdma__hw_8h.html#a9f0fb284e21e576a1388971f9fc3f983">DMA_INT_ENABLE</a> | <a class="code" href="xdma__hw_8h.html#a651ec63c141a0090d485898f672a6226">DMA_USER_INT_ENABLE</a>);            \
    <a class="code" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg</a>(BaseAddress, <a class="code" href="xdma__hw_8h.html#aeff287d1dfc6781f08b0197320b43662">REG_DMA_CTRL_STATUS</a>, Reg);       \
}
</pre></div><p>Enable global interrupt bits. This operation will read-modify-write the REG_DMA_CTRL_STATUS register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the BAR0 address.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#af9359c13812b86c85d65eecdb2bf79ee">Dma_mIntEnable(u32 BaseAddress)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a076be96b5a5b5e0bb52018be8a4493b9"></a><!-- doxytag: member="xdma_hw.h::DMA_MPS_USED" ref="a076be96b5a5b5e0bb52018be8a4493b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPS_USED&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MPS Used </p>

</div>
</div>
<a class="anchor" id="a6af27f41532a4ab320e8fa05443ca6fd"></a><!-- doxytag: member="xdma_hw.h::Dma_mReadReg" ref="a6af27f41532a4ab320e8fa05443ca6fd" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Dma_mIn32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdma__hw_8h.html#a6af27f41532a4ab320e8fa05443ca6fd">Dma_mReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma__bdring_8h.html#ab85128ed7e74275d698cb0d87bdeee93">Dma_BdRingFromHw()</a>, and <a class="el" href="xdma__bdring_8h.html#a77800843381096be543f854420a69769">Dma_BdRingStart()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d45a848be577cd8b6d93d795430d016"></a><!-- doxytag: member="xdma_hw.h::DMA_MRRS_USED" ref="a2d45a848be577cd8b6d93d795430d016" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MRRS_USED&#160;&#160;&#160;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MRRS Used </p>

</div>
</div>
<a class="anchor" id="aa6445c055757dd40f2df51355569b392"></a><!-- doxytag: member="xdma_hw.h::Dma_mSetCrSr" ref="aa6445c055757dd40f2df51355569b392" args="(InstancePtr, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mSetCrSr</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Dma_mWriteReg((InstancePtr)-&gt;RegBase, REG_DMA_ENG_CTRL_STATUS, (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the contents of the DMA engine control &amp; status register REG_DMA_ENG_CTRL_STATUS.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is the DMA engine instance to operate on. </td></tr>
    <tr><td class="paramname">Data</td><td>is the data to write to the DMA engine control register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdma__hw_8h.html#aa6445c055757dd40f2df51355569b392">Dma_mSetCrSr(Dma_Engine* InstancePtr, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma_8h.html#aa95c53b30b03661caea5e5c1279acd58">Dma_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="a577b81563e0dfd3661de3c6791a1bfed"></a><!-- doxytag: member="xdma_hw.h::Dma_mWriteReg" ref="a577b81563e0dfd3661de3c6791a1bfed" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Dma_mWriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;Dma_mOut32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be written </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdma__hw_8h.html#a577b81563e0dfd3661de3c6791a1bfed">Dma_mWriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="xdma__bdring_8h.html#a77800843381096be543f854420a69769">Dma_BdRingStart()</a>, and <a class="el" href="xdma__bdring_8h.html#adc84047791402b3cd694e670aa6e2d69">Dma_BdRingToHw()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2760d9e44156ca624b6fc109374660c"></a><!-- doxytag: member="xdma_hw.h::DMA_S2C_ENG_INT_VAL" ref="ae2760d9e44156ca624b6fc109374660c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_S2C_ENG_INT_VAL&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>IRQ value of 1st 8 S2Cs </p>

</div>
</div>
<a class="anchor" id="a0daffd877c352d441f7157bc344618ab"></a><!-- doxytag: member="xdma_hw.h::DMA_USER_INT_ACK" ref="a0daffd877c352d441f7157bc344618ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_USER_INT_ACK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Acknowledge </p>

</div>
</div>
<a class="anchor" id="a08f3a87c1517b9558b6db2d6eb33c776"></a><!-- doxytag: member="xdma_hw.h::DMA_USER_INT_ACTIVE_MASK" ref="a08f3a87c1517b9558b6db2d6eb33c776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_USER_INT_ACTIVE_MASK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Int - user interrupt </p>

</div>
</div>
<a class="anchor" id="a651ec63c141a0090d485898f672a6226"></a><!-- doxytag: member="xdma_hw.h::DMA_USER_INT_ENABLE" ref="a651ec63c141a0090d485898f672a6226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_USER_INT_ENABLE&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable user interrupts </p>

</div>
</div>
<a class="anchor" id="aeff287d1dfc6781f08b0197320b43662"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_CTRL_STATUS" ref="aeff287d1dfc6781f08b0197320b43662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_CTRL_STATUS&#160;&#160;&#160;0x4000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Common Ctrl &amp; Status </p>

</div>
</div>
<a class="anchor" id="abaed7de17f4cbae27102b2d43ccb3ce9"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_ACTIVE_TIME" ref="abaed7de17f4cbae27102b2d43ccb3ce9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_ACTIVE_TIME&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Engine Active Time </p>

</div>
</div>
<a class="anchor" id="aabb7bf87b87375f0f147c89b9f4b3a1e"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_CAP" ref="aabb7bf87b87375f0f147c89b9f4b3a1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_CAP&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Engine Capabilities </p>

</div>
</div>
<a class="anchor" id="a64eb8db4f767751adedd17c73f15cf1c"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_COMP_BYTES" ref="a64eb8db4f767751adedd17c73f15cf1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_COMP_BYTES&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Engine Completed Bytes </p>

</div>
</div>
<a class="anchor" id="a3b84415397a9cca0e30b0fa235c2efa5"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_CTRL_STATUS" ref="a3b84415397a9cca0e30b0fa235c2efa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_CTRL_STATUS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Engine Control </p>

</div>
</div>
<a class="anchor" id="af9d8be08f96d7d037351e92003ea741e"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_LAST_BD" ref="af9d8be08f96d7d037351e92003ea741e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_LAST_BD&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Last completed pointer </p>

</div>
</div>
<a class="anchor" id="a8e874ce1e942af4b64e3197715bdb52b"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_NEXT_BD" ref="a8e874ce1e942af4b64e3197715bdb52b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_NEXT_BD&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HW Next desc pointer </p>

<p>Referenced by <a class="el" href="xdma__bdring_8h.html#a77800843381096be543f854420a69769">Dma_BdRingStart()</a>.</p>

</div>
</div>
<a class="anchor" id="a612dc4aaa570a1486004481670c25a2d"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_ENG_WAIT_TIME" ref="a612dc4aaa570a1486004481670c25a2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_ENG_WAIT_TIME&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA Engine Wait Time </p>

</div>
</div>
<a class="anchor" id="aa89c18b88bf574f218b188feef630002"></a><!-- doxytag: member="xdma_hw.h::REG_DMA_SAMPLE_CTR_MASK" ref="aa89c18b88bf574f218b188feef630002" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_DMA_SAMPLE_CTR_MASK&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Sync counter for regs </p>

</div>
</div>
<a class="anchor" id="a346bdd720214503ad30a8789fdd503c9"></a><!-- doxytag: member="xdma_hw.h::REG_SW_NEXT_BD" ref="a346bdd720214503ad30a8789fdd503c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SW_NEXT_BD&#160;&#160;&#160;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SW Next desc pointer </p>

<p>Referenced by <a class="el" href="xdma__bdring_8h.html#a77800843381096be543f854420a69769">Dma_BdRingStart()</a>, and <a class="el" href="xdma__bdring_8h.html#adc84047791402b3cd694e670aa6e2d69">Dma_BdRingToHw()</a>.</p>

</div>
</div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 18:55:49 for Kintex-7 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
