TRACE::2026-02-14.12:16:37::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:37::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:37::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:37::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:37::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-14.12:16:41::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2026-02-14.12:16:41::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2"
		}]
}
TRACE::2026-02-14.12:16:41::SCWPlatform::Boot application domains not present, creating them
TRACE::2026-02-14.12:16:41::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-14.12:16:41::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-14.12:16:41::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:41::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:41::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:41::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:41::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2026-02-14.12:16:41::SCWPlatform::Generating the sources  .
TRACE::2026-02-14.12:16:41::SCWBDomain::Generating boot domain sources.
TRACE::2026-02-14.12:16:41::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:41::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:41::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:41::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-14.12:16:41::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::mss does not exists at C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::Creating sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::Adding the swdes entry, created swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::updating the scw layer changes to swdes at   C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::Writing mss at C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:41::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-02-14.12:16:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2026-02-14.12:16:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2026-02-14.12:16:41::SCWBDomain::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-02-14.12:16:53::SCWPlatform::Generating sources Done.
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2026-02-14.12:16:53::SCWMssOS::Could not open the swdb for C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2026-02-14.12:16:53::SCWMssOS::Could not open the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2026-02-14.12:16:53::SCWMssOS::Cleared the swdb table entry
TRACE::2026-02-14.12:16:53::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-14.12:16:53::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-14.12:16:53::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:53::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:53::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-02-14.12:16:53::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-14.12:16:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-14.12:16:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:53::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::mss does not exists at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Creating sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Adding the swdes entry, created swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::updating the scw layer changes to swdes at   C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Writing mss at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:53::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-14.12:16:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2026-02-14.12:16:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2026-02-14.12:16:53::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-14.12:16:53::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Running validate of swdbs.
KEYINFO::2026-02-14.12:16:54::SCWMssOS::Could not open the swdb for C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2026-02-14.12:16:54::SCWMssOS::Could not open the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2026-02-14.12:16:54::SCWMssOS::Cleared the swdb table entry
TRACE::2026-02-14.12:16:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-14.12:16:54::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-02-14.12:16:54::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-14.12:16:54::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-14.12:16:54::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-14.12:16:54::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-14.12:16:54::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-14.12:16:54::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-14.12:16:54::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-02-14.12:16:54::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-14.12:16:54::SCWSystem::Not a boot domain 
LOG::2026-02-14.12:16:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-14.12:16:54::SCWDomain::Generating domain artifcats
TRACE::2026-02-14.12:16:54::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-14.12:16:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-14.12:16:54::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-14.12:16:54::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-14.12:16:54::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-14.12:16:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-14.12:16:54::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2026-02-14.12:16:54::SCWMssOS::skipping the bsp build ... 
TRACE::2026-02-14.12:16:54::SCWMssOS::Copying to export directory.
TRACE::2026-02-14.12:16:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-14.12:16:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2026-02-14.12:16:54::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2026-02-14.12:16:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-14.12:16:54::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-14.12:16:54::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-14.12:16:54::SCWPlatform::Started preparing the platform 
TRACE::2026-02-14.12:16:54::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-14.12:16:54::SCWSystem::dir created 
TRACE::2026-02-14.12:16:54::SCWSystem::Writing the bif 
TRACE::2026-02-14.12:16:54::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-14.12:16:54::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-14.12:16:54::SCWPlatform::Completed generating the platform
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-14.12:16:54::SCWPlatform::updated the xpfm file.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:54::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:55::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-14.12:16:55::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-14.12:16:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:55::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:55::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:55::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:55::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-02-14.12:16:55::SCWPlatform::Clearing the existing platform
TRACE::2026-02-14.12:16:55::SCWSystem::Clearing the existing sysconfig
TRACE::2026-02-14.12:16:55::SCWBDomain::clearing the fsbl build
TRACE::2026-02-14.12:16:55::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:55::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:55::SCWSystem::Clearing the domains completed.
TRACE::2026-02-14.12:16:55::SCWPlatform::Clearing the opened hw db.
TRACE::2026-02-14.12:16:55::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:55::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:55::SCWPlatform::Removing the HwDB with name C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:55::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened new HwDB with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-14.12:16:58::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-14.12:16:58::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-14.12:16:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-14.12:16:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-14.12:16:58::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-14.12:16:58::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-14.12:16:58::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:58::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:58::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-14.12:16:58::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:58::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:58::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-14.12:16:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:58::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWReader::No isolation master present  
TRACE::2026-02-14.12:16:58::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-14.12:16:58::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-14.12:16:58::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:58::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-14.12:16:58::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-14.12:16:58::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:16:58::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:16:58::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:16:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-14.12:16:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:16:58::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:16:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:16:58::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:16:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:16:58::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:16:58::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:16:58::SCWReader::No isolation master present  
LOG::2026-02-14.12:17:34::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-14.12:17:34::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-14.12:17:34::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-14.12:17:34::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-14.12:17:34::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-14.12:17:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-14.12:17:34::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2026-02-14.12:17:34::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:34::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:34::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:34::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:17:34::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:17:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:17:34::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:17:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:17:34::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:17:34::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:17:34::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:17:34::SCWBDomain::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-02-14.12:17:34::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-14.12:17:34::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-14.12:17:34::SCWBDomain::System Command Ran  C:&  cd  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2026-02-14.12:17:34::SCWBDomain::make: Entering directory 'C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2026-02-14.12:17:34::SCWBDomain::make --no-print-directory seq_libs

TRACE::2026-02-14.12:17:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-02-14.12:17:34::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-02-14.12:17:34::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-02-14.12:17:34::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-02-14.12:17:34::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:35::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:35::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:35::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-02-14.12:17:35::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-02-14.12:17:35::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:35::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:35::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:35::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:36::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:36::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:36::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:37::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:37::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Building conv2d"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2026-02-14.12:17:38::SCWBDomain::make -j --no-print-directory par_libs

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-02-14.12:17:38::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-02-14.12:17:38::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-02-14.12:17:38::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-02-14.12:17:38::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-02-14.12:17:38::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-02-14.12:17:38::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:38::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-02-14.12:17:38::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-02-14.12:17:38::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:38::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-02-14.12:17:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-02-14.12:17:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:38::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_4/src"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:38::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-02-14.12:17:38::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-02-14.12:17:38::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:38::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:38::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:43::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2026-02-14.12:17:43::SCWBDomain::make --no-print-directory archive

TRACE::2026-02-14.12:17:43::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2026-02-14.12:17:43::SCWBDomain::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2026-02-14.12:17:43::SCWBDomain::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2026-02-14.12:17:43::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xconv2d_sinit.o ps7_cortexa9_0/lib/xil_
TRACE::2026-02-14.12:17:43::SCWBDomain::misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_c
TRACE::2026-02-14.12:17:43::SCWBDomain::ortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o
TRACE::2026-02-14.12:17:43::SCWBDomain:: ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2026-02-14.12:17:43::SCWBDomain::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xconv2d_g.o ps7
TRACE::2026-02-14.12:17:43::SCWBDomain::_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xil_clocking.o p
TRACE::2026-02-14.12:17:43::SCWBDomain::s7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortex
TRACE::2026-02-14.12:17:43::SCWBDomain::a9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/outbyte.o ps7_cor
TRACE::2026-02-14.12:17:43::SCWBDomain::texa9_0/lib/lseek.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortex
TRACE::2026-02-14.12:17:43::SCWBDomain::a9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xttcps_g.o ps7_cortexa9_0/lib
TRACE::2026-02-14.12:17:43::SCWBDomain::/xconv2d.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/
TRACE::2026-02-14.12:17:43::SCWBDomain::xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqsp
TRACE::2026-02-14.12:17:43::SCWBDomain::ips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xd
TRACE::2026-02-14.12:17:43::SCWBDomain::evcfg_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cor
TRACE::2026-02-14.12:17:43::SCWBDomain::texa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortex
TRACE::2026-02-14.12:17:43::SCWBDomain::a9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7
TRACE::2026-02-14.12:17:43::SCWBDomain::_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9
TRACE::2026-02-14.12:17:43::SCWBDomain::_0/lib/fcntl.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips
TRACE::2026-02-14.12:17:43::SCWBDomain::.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_
TRACE::2026-02-14.12:17:43::SCWBDomain::cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cort
TRACE::2026-02-14.12:17:43::SCWBDomain::exa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xconv2d_linux.o ps7_cortexa9_0/lib/usleep.o ps7_co
TRACE::2026-02-14.12:17:43::SCWBDomain::rtexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sini
TRACE::2026-02-14.12:17:43::SCWBDomain::t.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xscugic_
TRACE::2026-02-14.12:17:43::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/x
TRACE::2026-02-14.12:17:43::SCWBDomain::dmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps
TRACE::2026-02-14.12:17:43::SCWBDomain::7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/vectors.o ps
TRACE::2026-02-14.12:17:43::SCWBDomain::7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_se
TRACE::2026-02-14.12:17:43::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g
TRACE::2026-02-14.12:17:43::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcp
TRACE::2026-02-14.12:17:43::SCWBDomain::s_sinit.o

TRACE::2026-02-14.12:17:43::SCWBDomain::'Finished building libraries'

TRACE::2026-02-14.12:17:43::SCWBDomain::make: Leaving directory 'C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2026-02-14.12:17:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2026-02-14.12:17:43::SCWBDomain::exa9_0/include -I.

TRACE::2026-02-14.12:17:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-02-14.12:17:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-02-14.12:17:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-02-14.12:17:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-02-14.12:17:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2026-02-14.12:17:43::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-02-14.12:17:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2026-02-14.12:17:44::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-02-14.12:17:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-02-14.12:17:44::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-02-14.12:17:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-02-14.12:17:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2026-02-14.12:17:44::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2026-02-14.12:17:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-02-14.12:17:45::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-02-14.12:17:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2026-02-14.12:17:45::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-02-14.12:17:45::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2026-02-14.12:17:45::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:45::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2026-02-14.12:17:45::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lz
TRACE::2026-02-14.12:17:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2026-02-14.12:17:45::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-14.12:17:45::SCWSystem::Not a boot domain 
LOG::2026-02-14.12:17:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-14.12:17:45::SCWDomain::Generating domain artifcats
TRACE::2026-02-14.12:17:45::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-14.12:17:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-14.12:17:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-14.12:17:45::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-14.12:17:45::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:45::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:45::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:45::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:17:45::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:17:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:17:45::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:17:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:17:45::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:45::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:17:45::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:45::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-14.12:17:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-14.12:17:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-14.12:17:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2026-02-14.12:17:45::SCWMssOS::doing bsp build ... 
TRACE::2026-02-14.12:17:45::SCWMssOS::System Command Ran  C: & cd  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2026-02-14.12:17:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-02-14.12:17:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-02-14.12:17:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-02-14.12:17:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-02-14.12:17:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:45::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-02-14.12:17:46::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-02-14.12:17:46::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:46::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:46::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:46::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:47::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:47::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:47::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Building conv2d"

TRACE::2026-02-14.12:17:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2026-02-14.12:17:48::SCWMssOS::make -j --no-print-directory par_libs

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/conv2d_v1_0/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/conv2d_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-02-14.12:17:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-02-14.12:17:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-02-14.12:17:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-02-14.12:17:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-02-14.12:17:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-02-14.12:17:48::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-02-14.12:17:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-02-14.12:17:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-02-14.12:17:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-02-14.12:17:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-02-14.12:17:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-02-14.12:17:48::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_7/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_12/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-02-14.12:17:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-02-14.12:17:48::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_8/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_3/src"

TRACE::2026-02-14.12:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-02-14.12:17:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-02-14.12:17:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_3/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-02-14.12:17:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-02-14.12:17:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_10/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_12/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_10/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_6/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-02-14.12:17:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-02-14.12:17:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_5/src"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-02-14.12:17:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-02-14.12:17:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2026-02-14.12:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-02-14.12:17:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-02-14.12:17:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2026-02-14.12:17:52::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2026-02-14.12:17:52::SCWMssOS::make --no-print-directory archive

TRACE::2026-02-14.12:17:52::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_co
TRACE::2026-02-14.12:17:52::SCWMssOS::rtexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cor
TRACE::2026-02-14.12:17:52::SCWMssOS::texa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o
TRACE::2026-02-14.12:17:52::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xconv2d_sinit.o ps7_cortexa9_0/lib/xil_
TRACE::2026-02-14.12:17:52::SCWMssOS::misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_c
TRACE::2026-02-14.12:17:52::SCWMssOS::ortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/putnum.o
TRACE::2026-02-14.12:17:52::SCWMssOS:: ps7_cortexa9_0/lib/xttcps_selftest.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps.o 
TRACE::2026-02-14.12:17:52::SCWMssOS::ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xconv2d_g.o ps7
TRACE::2026-02-14.12:17:52::SCWMssOS::_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_co
TRACE::2026-02-14.12:17:52::SCWMssOS::rtexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9
TRACE::2026-02-14.12:17:52::SCWMssOS::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cor
TRACE::2026-02-14.12:17:52::SCWMssOS::texa9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9
TRACE::2026-02-14.12:17:52::SCWMssOS::_0/lib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/li
TRACE::2026-02-14.12:17:52::SCWMssOS::b/xttcps_g.o ps7_cortexa9_0/lib/xconv2d.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg
TRACE::2026-02-14.12:17:52::SCWMssOS::_selftest.o ps7_cortexa9_0/lib/xttcps.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_
TRACE::2026-02-14.12:17:52::SCWMssOS::sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xsdp
TRACE::2026-02-14.12:17:52::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_corte
TRACE::2026-02-14.12:17:52::SCWMssOS::xa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/open.o ps7_cortexa
TRACE::2026-02-14.12:17:52::SCWMssOS::9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_corte
TRACE::2026-02-14.12:17:52::SCWMssOS::xa9_0/lib/sleep.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/p
TRACE::2026-02-14.12:17:52::SCWMssOS::rint.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xcoresightpsd
TRACE::2026-02-14.12:17:52::SCWMssOS::cc.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps
TRACE::2026-02-14.12:17:52::SCWMssOS::7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o p
TRACE::2026-02-14.12:17:52::SCWMssOS::s7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xconv2d_linux.o ps7_cortexa9_0/lib/usleep.o ps7_co
TRACE::2026-02-14.12:17:52::SCWMssOS::rtexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sini
TRACE::2026-02-14.12:17:52::SCWMssOS::t.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xttcps_options.o ps7_cortexa9_0/lib/xscugic_
TRACE::2026-02-14.12:17:52::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdp
TRACE::2026-02-14.12:17:52::SCWMssOS::s_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o 
TRACE::2026-02-14.12:17:52::SCWMssOS::ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps
TRACE::2026-02-14.12:17:52::SCWMssOS::7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_se
TRACE::2026-02-14.12:17:52::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g
TRACE::2026-02-14.12:17:52::SCWMssOS::.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xttcps_sinit.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xadcp
TRACE::2026-02-14.12:17:52::SCWMssOS::s_sinit.o

TRACE::2026-02-14.12:17:53::SCWMssOS::'Finished building libraries'

TRACE::2026-02-14.12:17:53::SCWMssOS::Copying to export directory.
TRACE::2026-02-14.12:17:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-14.12:17:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-02-14.12:17:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-14.12:17:53::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-14.12:17:53::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-14.12:17:53::SCWPlatform::Started preparing the platform 
TRACE::2026-02-14.12:17:53::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-14.12:17:53::SCWSystem::dir created 
TRACE::2026-02-14.12:17:53::SCWSystem::Writing the bif 
TRACE::2026-02-14.12:17:53::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-14.12:17:53::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-14.12:17:53::SCWPlatform::Completed generating the platform
TRACE::2026-02-14.12:17:53::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:17:53::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:17:53::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:17:53::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-14.12:17:53::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-14.12:17:53::SCWMssOS::Commit changes completed.
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:17:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:17:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:17:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:17:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:17:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:17:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-14.12:17:53::SCWPlatform::updated the xpfm file.
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-14.12:17:53::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-14.12:17:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-14.12:17:53::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Opened existing hwdb system_wrapper_7
TRACE::2026-02-14.12:17:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-14.12:17:53::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-14.12:17:53::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-14.12:17:53::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:55::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:55::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:55::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:55::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:55::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened new HwDB with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-16.15:19:59::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-16.15:19:59::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:19:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:19:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-16.15:19:59::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:19:59::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:19:59::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:19:59::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:19:59::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-16.15:19:59::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:19:59::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:19:59::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:19:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:19:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:19:59::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWReader::No isolation master present  
TRACE::2026-02-16.15:19:59::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:19:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:19:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:19:59::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:19:59::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:19:59::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:19:59::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:19:59::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:19:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:19:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:19:59::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:19:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:19:59::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:19:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:19:59::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:19:59::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:19:59::SCWReader::No isolation master present  
TRACE::2026-02-16.15:20:08::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:08::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:08::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:20:08::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:12::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Opened existing hwdb system_wrapper_4
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:12::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::update - Opened existing hwdb system_wrapper_5
TRACE::2026-02-16.15:20:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:12::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:20:12::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:20:12::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:20:12::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:20:12::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:20:12::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:20:12::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:12::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:12::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:20:16::SCWPlatform::Opened new HwDB with name system_wrapper_6
TRACE::2026-02-16.15:20:16::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:20:16::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:16::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:20:16::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:16::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:16::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:16::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:16::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:16::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:16::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:16::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:16::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:16::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:16::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:16::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-02-16.15:20:28::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-16.15:20:28::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-16.15:20:28::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-16.15:20:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-16.15:20:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-16.15:20:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-16.15:20:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-02-16.15:20:28::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-16.15:20:28::SCWSystem::Not a boot domain 
LOG::2026-02-16.15:20:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-16.15:20:28::SCWDomain::Generating domain artifcats
TRACE::2026-02-16.15:20:28::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-16.15:20:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-16.15:20:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-16.15:20:28::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-16.15:20:28::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:28::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:28::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:28::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:28::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:28::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:28::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:28::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:28::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:28::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:28::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-16.15:20:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-16.15:20:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-16.15:20:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2026-02-16.15:20:28::SCWMssOS::skipping the bsp build ... 
TRACE::2026-02-16.15:20:28::SCWMssOS::Copying to export directory.
TRACE::2026-02-16.15:20:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-16.15:20:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-02-16.15:20:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-16.15:20:29::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-16.15:20:29::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-16.15:20:29::SCWPlatform::Started preparing the platform 
TRACE::2026-02-16.15:20:29::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-16.15:20:29::SCWSystem::dir created 
TRACE::2026-02-16.15:20:29::SCWSystem::Writing the bif 
TRACE::2026-02-16.15:20:29::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-16.15:20:29::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-16.15:20:29::SCWPlatform::Completed generating the platform
TRACE::2026-02-16.15:20:29::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:20:29::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:20:29::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:29::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:20:29::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:20:29::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-16.15:20:29::SCWPlatform::updated the xpfm file.
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:20:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:20:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:20:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Opened existing hwdb system_wrapper_6
TRACE::2026-02-16.15:20:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:20:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:20:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:20:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:09::SCWPlatform::Clearing the existing platform
TRACE::2026-02-16.15:26:09::SCWSystem::Clearing the existing sysconfig
TRACE::2026-02-16.15:26:09::SCWBDomain::clearing the fsbl build
TRACE::2026-02-16.15:26:09::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:09::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:09::SCWSystem::Clearing the domains completed.
TRACE::2026-02-16.15:26:09::SCWPlatform::Clearing the opened hw db.
TRACE::2026-02-16.15:26:09::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:09::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:09::SCWPlatform::Removing the HwDB with name C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:09::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened new HwDB with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-16.15:26:14::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-16.15:26:14::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:26:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:26:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-16.15:26:14::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:26:14::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:26:14::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:14::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:14::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-16.15:26:14::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:14::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:14::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:26:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:14::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWReader::No isolation master present  
TRACE::2026-02-16.15:26:14::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:26:14::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:26:14::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:14::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:26:14::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:26:14::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:14::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:14::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:14::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:26:14::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:14::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:14::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:14::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:14::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:14::SCWReader::No isolation master present  
TRACE::2026-02-16.15:26:28::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:28::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:28::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:26:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:26:32::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:32::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:32::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:32::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:32::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:32::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:32::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:32::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:32::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:32::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:26:32::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:32::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2026-02-16.15:26:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:33::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:33::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:33::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:33::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_8
TRACE::2026-02-16.15:26:33::SCWPlatform::Opened existing hwdb system_wrapper_8
TRACE::2026-02-16.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:33::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:33::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:26:33::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:33::SCWPlatform::update - Opened existing hwdb system_wrapper_9
TRACE::2026-02-16.15:26:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:33::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:33::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:33::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:33::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:26:33::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:33::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:33::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:33::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:26:33::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:33::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:33::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:33::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:26:35::SCWPlatform::Opened new HwDB with name system_wrapper_10
TRACE::2026-02-16.15:26:35::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:26:35::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:35::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:26:35::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:35::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:35::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:35::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:35::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:35::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:35::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:35::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:35::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:35::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:35::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:35::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-02-16.15:26:46::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-16.15:26:46::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-16.15:26:46::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-16.15:26:46::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-16.15:26:46::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-16.15:26:46::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-16.15:26:46::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-02-16.15:26:46::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-16.15:26:46::SCWSystem::Not a boot domain 
LOG::2026-02-16.15:26:46::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-16.15:26:46::SCWDomain::Generating domain artifcats
TRACE::2026-02-16.15:26:46::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-16.15:26:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-16.15:26:46::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-16.15:26:46::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:46::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:46::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:46::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-16.15:26:46::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-16.15:26:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-16.15:26:46::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2026-02-16.15:26:46::SCWMssOS::skipping the bsp build ... 
TRACE::2026-02-16.15:26:46::SCWMssOS::Copying to export directory.
TRACE::2026-02-16.15:26:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-16.15:26:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-02-16.15:26:46::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-16.15:26:46::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-16.15:26:46::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-16.15:26:46::SCWPlatform::Started preparing the platform 
TRACE::2026-02-16.15:26:46::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-16.15:26:46::SCWSystem::dir created 
TRACE::2026-02-16.15:26:46::SCWSystem::Writing the bif 
TRACE::2026-02-16.15:26:46::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-16.15:26:46::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-16.15:26:46::SCWPlatform::Completed generating the platform
TRACE::2026-02-16.15:26:46::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:46::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:46::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:46::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:26:46::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:26:46::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:46::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:46::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:46::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:46::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:46::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:46::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper3.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper3.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-16.15:26:46::SCWPlatform::updated the xpfm file.
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:26:46::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:26:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:26:46::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Opened existing hwdb system_wrapper_10
TRACE::2026-02-16.15:26:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:26:46::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:26:46::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:26:46::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:34::SCWPlatform::Clearing the existing platform
TRACE::2026-02-16.15:28:34::SCWSystem::Clearing the existing sysconfig
TRACE::2026-02-16.15:28:34::SCWBDomain::clearing the fsbl build
TRACE::2026-02-16.15:28:34::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:34::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:34::SCWSystem::Clearing the domains completed.
TRACE::2026-02-16.15:28:34::SCWPlatform::Clearing the opened hw db.
TRACE::2026-02-16.15:28:34::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:34::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:34::SCWPlatform::Removing the HwDB with name C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:34::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:34::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened new HwDB with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-16.15:28:38::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-16.15:28:38::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:28:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:28:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-16.15:28:38::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:28:38::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:28:38::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:38::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:38::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-16.15:28:38::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:28:38::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:28:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:38::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWReader::No isolation master present  
TRACE::2026-02-16.15:28:38::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:28:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:28:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:38::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:28:38::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:28:38::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:28:38::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:28:38::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:28:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:38::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:38::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:38::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:38::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:38::SCWReader::No isolation master present  
TRACE::2026-02-16.15:28:47::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:47::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:47::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:28:47::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:50::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::update - Opened existing hwdb system_wrapper_13
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper3.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Opened existing hwdb system_wrapper_12
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:50::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::update - Opened existing hwdb system_wrapper_13
TRACE::2026-02-16.15:28:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:50::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:28:50::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:28:50::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:50::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:28:50::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:28:50::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:28:50::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:28:50::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:50::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:50::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:28:54::SCWPlatform::Opened new HwDB with name system_wrapper_14
TRACE::2026-02-16.15:28:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:28:54::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:54::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:28:54::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:28:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2026-02-16.15:28:54::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2026-02-16.15:28:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:28:54::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:28:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:28:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_14
TRACE::2026-02-16.15:28:54::SCWPlatform::Opened existing hwdb system_wrapper_14
TRACE::2026-02-16.15:28:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:28:54::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:28:54::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:28:54::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2026-02-16.15:41:15::SCWPlatform::Clearing the existing platform
TRACE::2026-02-16.15:41:15::SCWSystem::Clearing the existing sysconfig
TRACE::2026-02-16.15:41:15::SCWBDomain::clearing the fsbl build
TRACE::2026-02-16.15:41:15::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:15::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:15::SCWSystem::Clearing the domains completed.
TRACE::2026-02-16.15:41:15::SCWPlatform::Clearing the opened hw db.
TRACE::2026-02-16.15:41:15::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:15::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:15::SCWPlatform::Removing the HwDB with name C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:15::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened new HwDB with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-16.15:41:19::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-16.15:41:19::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:41:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:41:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-16.15:41:19::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:41:19::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:41:19::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:19::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:19::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-16.15:41:19::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:19::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:19::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:41:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:19::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWReader::No isolation master present  
TRACE::2026-02-16.15:41:19::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.15:41:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.15:41:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:19::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:41:19::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.15:41:19::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:19::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:19::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.15:41:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:19::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:19::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:19::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:19::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:19::SCWReader::No isolation master present  
TRACE::2026-02-16.15:41:22::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:22::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:22::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:41:22::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:25::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Opened existing hwdb system_wrapper_15
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:25::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::update - Opened existing hwdb system_wrapper_16
TRACE::2026-02-16.15:41:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:25::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:25::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:25::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:25::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.15:41:25::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:25::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:25::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:25::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.15:41:25::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:25::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:25::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.15:41:29::SCWPlatform::Opened new HwDB with name system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.15:41:29::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:29::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.15:41:29::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-02-16.15:41:29::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-16.15:41:29::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-16.15:41:29::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-16.15:41:29::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-16.15:41:29::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-16.15:41:29::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-16.15:41:29::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-02-16.15:41:29::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-16.15:41:29::SCWSystem::Not a boot domain 
LOG::2026-02-16.15:41:29::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-16.15:41:29::SCWDomain::Generating domain artifcats
TRACE::2026-02-16.15:41:29::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-16.15:41:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-16.15:41:29::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-16.15:41:29::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:29::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:29::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:29::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:29::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-16.15:41:29::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:29::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-16.15:41:29::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-16.15:41:29::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2026-02-16.15:41:29::SCWMssOS::skipping the bsp build ... 
TRACE::2026-02-16.15:41:29::SCWMssOS::Copying to export directory.
TRACE::2026-02-16.15:41:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-16.15:41:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-02-16.15:41:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-16.15:41:30::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-16.15:41:30::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-16.15:41:30::SCWPlatform::Started preparing the platform 
TRACE::2026-02-16.15:41:30::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-16.15:41:30::SCWSystem::dir created 
TRACE::2026-02-16.15:41:30::SCWSystem::Writing the bif 
TRACE::2026-02-16.15:41:30::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-16.15:41:30::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-16.15:41:30::SCWPlatform::Completed generating the platform
TRACE::2026-02-16.15:41:30::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:30::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:30::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.15:41:30::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.15:41:30::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:30::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:30::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:30::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:30::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:30::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:30::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-16.15:41:30::SCWPlatform::updated the xpfm file.
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.15:41:30::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.15:41:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.15:41:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Opened existing hwdb system_wrapper_17
TRACE::2026-02-16.15:41:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.15:41:30::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.15:41:30::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.15:41:30::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:09::SCWPlatform::Clearing the existing platform
TRACE::2026-02-16.16:10:09::SCWSystem::Clearing the existing sysconfig
TRACE::2026-02-16.16:10:09::SCWBDomain::clearing the fsbl build
TRACE::2026-02-16.16:10:09::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:09::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:09::SCWSystem::Clearing the domains completed.
TRACE::2026-02-16.16:10:09::SCWPlatform::Clearing the opened hw db.
TRACE::2026-02-16.16:10:09::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:09::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:09::SCWPlatform::Removing the HwDB with name C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:09::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened new HwDB with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWReader::Active system found as  zedboard_fpga_platform_v2
TRACE::2026-02-16.16:10:13::SCWReader::Handling sysconfig zedboard_fpga_platform_v2
TRACE::2026-02-16.16:10:13::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.16:10:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.16:10:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-02-16.16:10:13::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.16:10:13::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.16:10:13::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:13::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS:: library already available in sw design:  xilffs:4.4
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:13::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-02-16.16:10:13::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:13::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:13::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.16:10:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:13::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWReader::No isolation master present  
TRACE::2026-02-16.16:10:13::SCWDomain::checking for install qemu data   : 
TRACE::2026-02-16.16:10:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-02-16.16:10:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:13::SCWMssOS::No sw design opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::mss exists loading the mss file  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Opened the sw design from mss  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Adding the swdes entry C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.16:10:13::SCWMssOS::updating the scw layer about changes
TRACE::2026-02-16.16:10:13::SCWMssOS::Opened the sw design.  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:13::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:13::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-02-16.16:10:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:13::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:13::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:13::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:13::SCWReader::No isolation master present  
TRACE::2026-02-16.16:10:17::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:17::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:17::SCWPlatform:: Platform location is C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.16:10:17::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:21::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::update - Opened existing hwdb system_wrapper_19
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Opened existing hwdb system_wrapper_18
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:21::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/tempdsa/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::update - Opened existing hwdb system_wrapper_19
TRACE::2026-02-16.16:10:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:21::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:21::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:21::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:21::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2026-02-16.16:10:21::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:21::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:21::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:21::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2026-02-16.16:10:21::SCWMssOS::Removing the swdes entry for  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:21::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:21::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:21::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-02-16.16:10:24::SCWPlatform::Opened new HwDB with name system_wrapper_20
TRACE::2026-02-16.16:10:24::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-02-16.16:10:24::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:24::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-02-16.16:10:24::SCWMssOS::Writing the mss file completed C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:24::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:24::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:24::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:24::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:24::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:24::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:24::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:24::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:24::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:24::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:24::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2026-02-16.16:10:44::SCWPlatform::Started generating the artifacts platform zedboard_fpga_platform_v2
TRACE::2026-02-16.16:10:44::SCWPlatform::Sanity checking of platform is completed
LOG::2026-02-16.16:10:44::SCWPlatform::Started generating the artifacts for system configuration zedboard_fpga_platform_v2
LOG::2026-02-16.16:10:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-02-16.16:10:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-02-16.16:10:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-02-16.16:10:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2026-02-16.16:10:44::SCWSystem::Checking the domain standalone_domain
LOG::2026-02-16.16:10:44::SCWSystem::Not a boot domain 
LOG::2026-02-16.16:10:44::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-02-16.16:10:44::SCWDomain::Generating domain artifcats
TRACE::2026-02-16.16:10:44::SCWMssOS::Generating standalone artifcats
TRACE::2026-02-16.16:10:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/qemu/
TRACE::2026-02-16.16:10:44::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/MNIST_Project/zedboard_fpga_platform_v2/export/zedboard_fpga_platform_v2/sw/zedboard_fpga_platform_v2/standalone_domain/qemu/
TRACE::2026-02-16.16:10:44::SCWMssOS:: Copying the user libraries. 
TRACE::2026-02-16.16:10:44::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:44::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:44::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:44::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:44::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:44::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:44::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:44::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:44::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:44::SCWMssOS::Completed writing the mss file at C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-02-16.16:10:44::SCWMssOS::Mss edits present, copying mssfile into export location C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-02-16.16:10:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-02-16.16:10:44::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2026-02-16.16:10:44::SCWMssOS::skipping the bsp build ... 
TRACE::2026-02-16.16:10:44::SCWMssOS::Copying to export directory.
TRACE::2026-02-16.16:10:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-02-16.16:10:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-02-16.16:10:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-02-16.16:10:45::SCWSystem::Completed Processing the sysconfig zedboard_fpga_platform_v2
LOG::2026-02-16.16:10:45::SCWPlatform::Completed generating the artifacts for system configuration zedboard_fpga_platform_v2
TRACE::2026-02-16.16:10:45::SCWPlatform::Started preparing the platform 
TRACE::2026-02-16.16:10:45::SCWSystem::Writing the bif file for system config zedboard_fpga_platform_v2
TRACE::2026-02-16.16:10:45::SCWSystem::dir created 
TRACE::2026-02-16.16:10:45::SCWSystem::Writing the bif 
TRACE::2026-02-16.16:10:45::SCWPlatform::Started writing the spfm file 
TRACE::2026-02-16.16:10:45::SCWPlatform::Started writing the xpfm file 
TRACE::2026-02-16.16:10:45::SCWPlatform::Completed generating the platform
TRACE::2026-02-16.16:10:45::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:45::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:45::SCWMssOS::Saving the mss changes C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-02-16.16:10:45::SCWMssOS::Completed writemss as part of save.
TRACE::2026-02-16.16:10:45::SCWMssOS::Commit changes completed.
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:45::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:45::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:45::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:45::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:45::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:45::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWWriter::formatted JSON is {
	"platformName":	"zedboard_fpga_platform_v2",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zedboard_fpga_platform_v2",
	"platHandOff":	"C:/Users/Farhan Alam/Downloads/system_wrapper4.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper4.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zedboard_fpga_platform_v2",
	"systems":	[{
			"systemName":	"zedboard_fpga_platform_v2",
			"systemDesc":	"zedboard_fpga_platform_v2",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zedboard_fpga_platform_v2",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"eef7d559da0dae9ab7e50867678e4bd4",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.4", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"ae738e254aadf54ee2f17a82ae05c462",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-02-16.16:10:45::SCWPlatform::updated the xpfm file.
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to open the hw design at C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA given C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA absoulate path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform::DSA directory C:/MNIST_Project/zedboard_fpga_platform_v2/hw
TRACE::2026-02-16.16:10:45::SCWPlatform:: Platform Path C:/MNIST_Project/zedboard_fpga_platform_v2/hw/system_wrapper4.xsa
TRACE::2026-02-16.16:10:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-02-16.16:10:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Opened existing hwdb system_wrapper_20
TRACE::2026-02-16.16:10:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-02-16.16:10:45::SCWMssOS::Checking the sw design at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-02-16.16:10:45::SCWMssOS::DEBUG:  swdes dump  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/MNIST_Project/zedboard_fpga_platform_v2/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-02-16.16:10:45::SCWMssOS::Sw design exists and opened at  C:/MNIST_Project/zedboard_fpga_platform_v2/ps7_cortexa9_0/standalone_domain/bsp/system.mss
