Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May 31 04:33:56 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file VC707woDDRHarness_control_sets_placed.rpt
| Design       : VC707woDDRHarness
| Device       : xc7vx485t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   355 |
|    Minimum number of control sets                        |   355 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   733 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   355 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |   135 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     3 |
| >= 16              |   112 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             291 |          150 |
| No           | No                    | Yes                    |             130 |           50 |
| No           | Yes                   | No                     |             983 |          430 |
| Yes          | No                    | No                     |            2535 |          979 |
| Yes          | No                    | Yes                    |              19 |            6 |
| Yes          | Yes                   | No                     |            2021 |          795 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                         Enable Signal                                                         |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  _sys_clock_ibufds_O_BUFG    |                                                                                                                               |                                                                                                                                           |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     | chiptop0/system/uartClockDomainWrapper/uart_0/txm/_T_6                                                                                    |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/cs_assert_reg                                                             |                                                                                                                                           |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/io_en0                                                | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset                                     |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                  |                                                                                                                                           |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_dflt_00                              | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_cs_id0                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | dutWrangler/debounced_debounce/auto_in_member_0_reset0                                                                                    |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/rxen0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_2_n_0         | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                     |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid                                              |                                                                                                                                           |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/ipi_00                                                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              1 |         1.00 |
| ~jtag_jtag_TCK_IBUF_BUFG     |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset      |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                1 |              1 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/ctrl_sck_pol0                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/gennum_reg[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_wxd_i_8_0                                           | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/SR[0]                                                                   |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/txen0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/ie_rxwm0                                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/gennum_reg[0]_5[0]                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              2 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg[1]               | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                        |                1 |              3 |         3.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | dutWrangler/x1_reset_catcher/io_sync_reset_chain/output_chain/reset__0                                                                    |                1 |              3 |         3.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | dutWrangler/deglitched_deglitch/reg_0                                                                                                     |                1 |              3 |         3.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | harnessBinderReset_catcher/io_sync_reset_chain/output_chain/_harnessBinderReset_catcher_io_sync_reset                                     |                2 |              3 |         1.50 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset      |                1 |              3 |         3.00 |
|  jtag_jtag_TCK_IBUF_BUFG     |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              3 |         1.50 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_1 |                3 |              3 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/full_reg[0]                                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fixer/_T_7                                                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/maybe_full_reg_1[0]                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/out_xbar/_T_7                                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/_T_7                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_1                                                               | chiptop0/system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/full_reg_1                                                             |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/do_enq                                                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer_1/x1_a_q/acq_opcode0                                                                  | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fragmenter_1/repeater/full_reg_1                                                  |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer_1/x1_a_q/acq_opcode0                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_0[0]                                           | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/sync_0_reg[0]                                                                |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/state_1_1_reg_0[0]                                                     | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/SR[0]                                                                              |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_2__0_0[0]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_2__1_0[0]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_11[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_14[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/gennum_reg[0]_4[0]                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/saved_address_reg[6]_2[0]                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/E[0]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/full_reg_6[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/atomics/p_1_in6_out                                                                            |                                                                                                                                           |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_8_0[0]                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/state_1_reg                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/subsystem_l2_wrapper/broadcast_1/beatsLeft[3]_i_1__4_n_0                                                                  |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data/do_deq                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/SR[0]                                                                              |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data/do_deq                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                         | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                     |                2 |              4 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                4 |              4 |         1.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data/do_deq                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/do_deq                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              4 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data/doneAW_reg_0[0]                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              5 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                   |                2 |              5 |         2.50 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/reset0       |                1 |              5 |         5.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[31]_i_1_n_0                                       | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              5 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                   |                1 |              5 |         5.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_hit_state_state[1]_i_1_n_0                                  | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/_dcache_io_cpu_replay_next                                                 |                2 |              5 |         2.50 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_0                                                  | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[3]_1                                                              |                2 |              5 |         2.50 |
| ~jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/currState_reg[0]_0[0]                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset      |                1 |              5 |         5.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/_GEN_20                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                1 |              5 |         5.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/gennum_reg[0]_3[0]                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              5 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/count[5]_i_1_n_0                                             | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                    |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/SR[0]        |                2 |              6 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                        |                                                                                                                                           |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/counter_2_reg[2]_0                                      | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/state_1_1_reg_8                                                                    |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/counter_2_reg[2]                                          | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/state_1_1_reg_5                                                                    |                2 |              6 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[27]_i_1_n_0                                                       |                                                                                                                                           |                2 |              6 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/subsystem_fbus_outer_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0                                          |                4 |              6 |         1.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/s0_clk_en                                                | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ex_ctrl_mem_reg_1                                                            |                1 |              6 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_0[5]_i_1_n_0                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/counter_2_reg[2]                                        | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/state_1_1_reg_7                                                                    |                2 |              6 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/counter_2_reg[2]                                        | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/state_1_1_reg_6                                                                    |                3 |              6 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_hit_state_state[1]_i_1_n_0                                  |                                                                                                                                           |                6 |              7 |         1.17 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_116                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_58                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_9                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_13                                                     |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_115                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_57                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_117                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_59                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_118                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_60                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_119                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_7                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_120                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_8                                                      |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_121                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_9                                                      |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_122                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_10                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_123                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_66                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_124                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_67                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_100                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_42                                                           |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep                                                        |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_27                                                     |                6 |              8 |         1.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_0                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_0                                                      |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_1                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_1                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_2                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_2                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_3                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_23                                                     |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_4                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_24                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_5                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_25                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[42]_6                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_26                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[44]                                           |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[44]_0                                         |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[44]_1                                         |                                                                                                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[44]_2                                         |                                                                                                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_114                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_56                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_101                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_43                                                           |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_102                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_44                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_103                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_45                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_104                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_46                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_105                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_47                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_106                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_48                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_107                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_49                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_108                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_50                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_109                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_51                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_110                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_52                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_111                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_53                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_112                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_54                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_113                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_55                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_34                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_18                                                     |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_89                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_36                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_95                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_37                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_96                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_38                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_97                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_39                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_98                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_40                                                           |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_99                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_41                                                           |                7 |              8 |         1.14 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/saved_address_reg[6]_2                                    | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_14                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_31                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_15                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_32                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_16                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_33                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_17                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_88                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_35                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_10                                      | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_65                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_7                                       | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_62                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_8                                       | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_63                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_9                                       | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_64                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_3                                     | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                1 |              8 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_4                                     | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_5                                     | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[40]_6                                     | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                  | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_135                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_74                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_126                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_69                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_127                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_19                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_128                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_20                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_129                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_21                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_130                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_22                                                     |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_131                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_70                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_132                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_71                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_133                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_72                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_134                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_73                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_125                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_68                                                           |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_136                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_75                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_137                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_76                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_138                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_77                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_139                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_3                                                   |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_140                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_4                                                   |                6 |              8 |         1.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_141                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_5                                                   |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_142                                              | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_6                                                   |                6 |              8 |         1.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_86                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_33                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_87                                               | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_34                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_9[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[6]                                                      |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[5]                                                      |                                                                                                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[4]                                                      |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[3]                                                      |                                                                                                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[2]                                                      |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[1]                                                      |                                                                                                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[0]                                                      |                                                                                                                                           |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/E[0]                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/_T_7                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/shifter                                                                     |                                                                                                                                           |                1 |              8 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/_T_7_0                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/_T_7_1                                                                   | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/scnt[7]_i_1_n_0                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_7                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_11                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_8[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_7[0]                                | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/data_count_0                                                                | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/sample_count[3]_i_1_n_0                                                                 |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_10[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[3]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[2]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[1]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_bootaddressreg/fragmenter/repeater/E[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/shifter[7]_i_1__0_n_0                                                       |                                                                                                                                           |                1 |              8 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_7[0]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_4[0]                                                            | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_8                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_12                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/E[0]                                                                     | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_1                                         |                                                                                                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_0                                         |                                                                                                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]                                           |                                                                                                                                           |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_2                                         |                                                                                                                                           |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_2                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_6                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_1                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_5                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]_0                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_4                                                      |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[40]                                           | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_3                                                      |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_2                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_30                                                     |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_3                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0                                                     |                6 |              8 |         1.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_1                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_29                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_4                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_0                                                   |                5 |              8 |         1.60 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_5                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_1                                                   |                7 |              8 |         1.14 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[41]_6                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep__0_2                                                   |                6 |              8 |         1.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/cdc_reg_reg[39]_0                                         | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/sync_0_reg_rep_28                                                     |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[7]                                                      |                                                                                                                                           |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[7]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[6]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[5]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[4]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |              8 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[3]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              8 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[2]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |              8 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_2[1]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |              8 |         4.00 |
|  jtag_jtag_TCK_IBUF_BUFG     |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_1                                                                     |                3 |              9 |         3.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_2                                                                     |                3 |              9 |         3.00 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/subsystem_cbus/atomics/beatsLeft[9]_i_1__1_n_0                                                                            |                7 |             10 |         1.43 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/E[0]                                                           | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                6 |             10 |         1.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_16[0]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                6 |             10 |         1.67 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[9]_i_1__2_n_0                                              |                4 |             10 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_fbus_serdesser/outArb/E[0]                                                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |             10 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/x1_a_q/E[0]                                                        |                                                                                                                                           |                3 |             10 |         3.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/maybe_full_reg_3[0]                                 | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                6 |             10 |         1.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/wrapped_error_device/error/a/ram_ext/E[0]                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                5 |             10 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg[0]               | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                        |                6 |             10 |         1.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/enq_ptr_value_reg_0[0]                                           | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/SR[0]                                                                        |                6 |             10 |         1.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_0_reg_1                                            |                                                                                                                                           |                4 |             11 |         2.75 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ram_RW_0_r_addr_pipe_00                                          |                                                                                                                                           |                5 |             12 |         2.40 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr_last[0]_i_1_n_0                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                3 |             12 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/del_cntr[11]_i_1_n_0                                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                5 |             12 |         2.40 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/rxq/ram_ext/do_enq                                                              |                                                                                                                                           |                2 |             12 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/fifo/rxq/ram_ext/do_enq                                                           |                                                                                                                                           |                2 |             12 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/do_enq                                       |                                                                                                                                           |                2 |             12 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/full_reg_12[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                2 |             12 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_spi_0/fragmenter/repeater/saved_address_reg[6]_1[0]                    | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |             12 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/do_enq_0                                    |                                                                                                                                           |                2 |             12 |         6.00 |
|  harnessSysPLL/inst/clk_out1 | dutWrangler/debounced_debounce/increment                                                                                      | dutWrangler/debounced_debounce/auto_in_member_0_reset0                                                                                    |                4 |             13 |         3.25 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/rxm/_GEN_1                                                                      |                                                                                                                                           |                4 |             13 |         3.25 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/dmiReqValidReg_reg     |                                                                                                                                           |                3 |             14 |         4.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/ctrl_sck_div0                                                             |                                                                                                                                           |                6 |             14 |         2.33 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                6 |             15 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep                                        | chiptop0/dmactiveAck_dmactiveAck/output_chain/sync_0_reg_rep_1                                                                            |                4 |             16 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep                                        | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/sync_0_reg_rep_1                                                  |                5 |             16 |         3.20 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/coupler_to_device_named_uart_0/fragmenter/repeater/full_reg_5[0]                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |             16 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_fbus_buffer/bundleIn_0_d_q/ram_ext/do_enq                                                           |                                                                                                                                           |                2 |             16 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg                                              |                                                                                                                                           |                7 |             16 |         2.29 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/E[0]                                                  |                                                                                                                                           |                3 |             16 |         5.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/uartClockDomainWrapper/uart_0/txm/prescaler0                                                                  | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                4 |             16 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_fbus_coupler_from_port_named_serial_tl_ctrl/buffer/bundleIn_0_d_q/ram_ext/maybe_full_reg            |                                                                                                                                           |                2 |             16 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/_T_1                                                      |                                                                                                                                           |               11 |             19 |         1.73 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/maybe_full_reg_0    |                                                                                                                                           |                3 |             20 |         6.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/maybe_full_reg_2    |                                                                                                                                           |                3 |             20 |         6.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_bootrom/fragmenter/repeater/_T_1                                                    |                                                                                                                                           |                9 |             20 |         2.22 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/maybe_full_reg      |                                                                                                                                           |                3 |             20 |         6.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/maybe_full_reg_1    |                                                                                                                                           |                3 |             20 |         6.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_3[0]                                                            |                                                                                                                                           |                7 |             21 |         3.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_5[0]                                                            |                                                                                                                                           |                9 |             21 |         2.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/x1_a_q/ram_ext/full_reg_6[0]                                                            |                                                                                                                                           |                9 |             21 |         2.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/buffer/x1_a_q/E[0]                                                        |                                                                                                                                           |               11 |             22 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_2[0]                                                            |                                                                                                                                           |               11 |             23 |         2.09 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_prci_ctrl/fragmenter/repeater/do_enq                                                |                                                                                                                                           |                3 |             24 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq_2                                                                 |                                                                                                                                           |                3 |             24 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/wrapped_error_device/buffer/bundleIn_0_d_q/maybe_full_reg_3[0]                                 |                                                                                                                                           |                3 |             24 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[25]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                5 |             26 |         5.20 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_0[25]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                6 |             26 |         4.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr0                                         |                                                                                                                                           |                7 |             26 |         3.71 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/dmiReqValidReg_reg     | chiptop0/system/dtm/dmiReqReg_op_reg[1]_0                                                                                                 |                6 |             26 |         4.33 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/debug_reset_syncd_debug_reset_sync/output_chain/sync_0_reg_3                                                                     |                8 |             27 |         3.38 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/ex_ctrl_wxd_i_8_0                                           |                                                                                                                                           |               12 |             28 |         2.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/mem_ctrl_wxd_reg_0[0]                                     |                                                                                                                                           |               14 |             30 |         2.14 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr0                                              |                                                                                                                                           |               15 |             30 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr0                                              |                                                                                                                                           |               13 |             30 |         2.31 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr0                                              |                                                                                                                                           |               12 |             30 |         2.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr0                                              |                                                                                                                                           |               16 |             30 |         1.88 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr0                                              |                                                                                                                                           |               19 |             30 |         1.58 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/mem_ctrl_wxd_reg[0]                                         |                                                                                                                                           |                8 |             30 |         3.75 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr0                                              |                                                                                                                                           |               15 |             30 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr0                                              |                                                                                                                                           |               13 |             30 |         2.31 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr0                                              |                                                                                                                                           |               17 |             30 |         1.76 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[31]_i_1_n_0                                          |                                                                                                                                           |               11 |             31 |         2.82 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[31]_i_1_n_0                                         |                                                                                                                                           |               11 |             31 |         2.82 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[31]_i_1_n_0                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |               17 |             31 |         1.82 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/wb_ctrl_wxd_reg[0]                                             | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |               11 |             31 |         2.82 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/bundleIn_0_d_source/sink_valid/io_out_source_valid_0/output_chain/_T                     | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/valid_reg_reg                                                     |               14 |             31 |         2.21 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_2_n_0                         |                                                                                                                                           |                8 |             32 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |                9 |             32 |         3.56 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2[31]_i_1_n_0                                          |                                                                                                                                           |                7 |             32 |         4.57 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/_bundleIn_0_d_bits_data_T                                |                                                                                                                                           |               10 |             32 |         3.20 |
|  harnessSysPLL/inst/clk_out1 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                 | bram/U0/gint_inst.abcv4_0_int_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[3]_i_1_n_0                     |                8 |             32 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch0                                                |                                                                                                                                           |               23 |             32 |         1.39 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch00                                               |                                                                                                                                           |               22 |             32 |         1.45 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address0                                            |                                                                                                                                           |               16 |             32 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                9 |             32 |         3.56 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_0[57]_i_1_n_0                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |               11 |             32 |         2.91 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[31]_i_1_n_0                                        |                                                                                                                                           |               19 |             32 |         1.68 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_shift014_out                                             | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/io_chainIn_capture012_out                                                       |               13 |             32 |         2.46 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array_0/tag_array_0_ext/mem_0_0/s2_replay_REG_reg | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |               12 |             32 |         2.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_data[31]_i_1_n_0                                            |                                                                                                                                           |               13 |             32 |         2.46 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/counter_2_reg[2]                                          | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                9 |             33 |         3.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/coupler_to_plic/fragmenter/repeater/_T_1                                                       |                                                                                                                                           |                9 |             33 |         3.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/do_enq              |                                                                                                                                           |               10 |             33 |         3.30 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/counter_2_reg[2]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                8 |             33 |         4.12 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/counter_2_reg[2]_0                                      | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                9 |             33 |         3.67 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/counter_2_reg[2]                                        | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |                8 |             33 |         4.12 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[32]_i_1_n_0                                          |                                                                                                                                           |                9 |             33 |         3.67 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/tlDM/dmOuter/asource/bundleIn_0_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                   |                                                                                                                                           |                8 |             34 |         4.25 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/deq_ptr_value_reg_1                                              |                                                                                                                                           |               13 |             34 |         2.62 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/ram_ext/enq_ptr_value_reg[0]                                             |                                                                                                                                           |               17 |             34 |         2.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq/ram_ext/E[0]                |                                                                                                                                           |               15 |             37 |         2.47 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/full_reg_1                                                               |                                                                                                                                           |               10 |             37 |         3.70 |
|  jtag_jtag_TCK_IBUF_BUFG     |                                                                                                                               | chiptop0/system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain/_system_debug_systemjtag_reset_catcher_io_sync_reset      |                9 |             38 |         4.22 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/widx_widx_gray/output_chain/ready_reg_reg[0]                                   |                                                                                                                                           |               10 |             40 |         4.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_size                                                    |                                                                                                                                           |               14 |             41 |         2.93 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/regs_40_0                                                           |                                                                                                                                           |               14 |             41 |         2.93 |
|  jtag_jtag_TCK_IBUF_BUFG     | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/E[0]                                                                | chiptop0/system/dtm/tapIO_controllerInternal/stateMachine/SR[0]                                                                           |                7 |             41 |         5.86 |
|  jtag_jtag_TCK_IBUF_BUFG     |                                                                                                                               |                                                                                                                                           |               12 |             42 |         3.50 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dtim_adapter/s0_clk_en                                                |                                                                                                                                           |               18 |             42 |         2.33 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_0 |               24 |             44 |         1.83 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/fragmenter_1/repeater/_T_1                                            |                                                                                                                                           |               15 |             46 |         3.07 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/do_enq                                                                 |                                                                                                                                           |                6 |             48 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_2__0_0[0]                                        |                                                                                                                                           |                6 |             48 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                |                                                                                                                                           |               25 |             48 |         1.92 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_2__1_0[0]                                        |                                                                                                                                           |                6 |             48 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/x1_a_q/ram_ext/Memory_reg_0_15_0_5_i_8_0[0]                                           |                                                                                                                                           |                6 |             48 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/nBufValid_reg_3[0]                                        |                                                                                                                                           |               25 |             49 |         1.96 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/pstore1_cmd0                                                   |                                                                                                                                           |               13 |             54 |         4.15 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/x1_a_q/ram_ext/do_enq                                                                   |                                                                                                                                           |                7 |             56 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/ibuf/nBufValid_reg_2[0]                                          |                                                                                                                                           |               25 |             61 |         2.44 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                         |                                                                                                                                           |                8 |             64 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer/bundleIn_0_d_q/ram_ext/maybe_full_reg_0                                               | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/SR[0]                                                                        |               22 |             64 |         2.91 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/do_enq_0                                                         |                                                                                                                                           |                8 |             64 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer/bundleIn_0_d_q/ram_ext/do_enq                                                           |                                                                                                                                           |                8 |             64 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer_1/bundleIn_0_d_q/ram_ext/do_enq                                                       |                                                                                                                                           |                8 |             64 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_3_pc[31]_i_1_n_0                                     |                                                                                                                                           |               15 |             65 |         4.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_2_pc[31]_i_1_n_0                                     |                                                                                                                                           |               14 |             65 |         4.64 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_1_pc[31]_i_1_n_0                                     |                                                                                                                                           |               14 |             65 |         4.64 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/elts_0_pc[31]_i_1_n_0                                     |                                                                                                                                           |               15 |             65 |         4.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                     |                                                                                                                                           |               21 |             65 |         3.10 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[65]_i_1_n_0                                        |                                                                                                                                           |               30 |             66 |         2.20 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/buffer/bundleIn_0_d_q/state_5_reg                                                              |                                                                                                                                           |                9 |             66 |         7.33 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/p_1_in6_out                                                            |                                                                                                                                           |               39 |             70 |         1.79 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/atomics/p_1_in6_out                                                                            | chiptop0/system/subsystem_cbus/atomics/cam_a_0_bits_source[0]_i_1_n_0                                                                     |               41 |             77 |         1.88 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer_1/x1_a_q/acq_opcode0                                                                  |                                                                                                                                           |               28 |             82 |         2.93 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_17_in                                                      |                                                                                                                                           |               11 |             88 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/p_23_in                                                          |                                                                                                                                           |               32 |             92 |         2.88 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/atomics/do_enq                                                                                 |                                                                                                                                           |               12 |             96 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_pbus/buffer_1/x1_a_q/ram_ext/do_enq                                                                 |                                                                                                                                           |               12 |             96 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_wxd_i_1_n_0                                             |                                                                                                                                           |               50 |            109 |         2.18 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/buffer_1/x1_a_q/ram_ext/do_enq                                                               |                                                                                                                                           |               14 |            112 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/subsystem_cbus/atomics/do_enq                                                                                 |                                                                                                                                           |               14 |            112 |         8.00 |
|  harnessSysPLL/inst/clk_out1 | chiptop0/system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/state_1_reg_0                                            |                                                                                                                                           |               15 |            116 |         7.73 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               |                                                                                                                                           |              137 |            249 |         1.82 |
|  harnessSysPLL/inst/clk_out1 |                                                                                                                               | chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3 |              399 |            921 |         2.31 |
+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


