INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0_M_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_v1_0_M_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_v1_0
INFO: [VRFC 10-2458] undeclared symbol m_axis_tvalidW, assumed default net type wire [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v:68]
INFO: [VRFC 10-2458] undeclared symbol m_axis_tdataW, assumed default net type wire [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v:69]
INFO: [VRFC 10-2458] undeclared symbol m_axis_tstrbW, assumed default net type wire [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v:70]
INFO: [VRFC 10-2458] undeclared symbol m_axis_tlastW, assumed default net type wire [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v:71]
INFO: [VRFC 10-2458] undeclared symbol m_axis_treadyW, assumed default net type wire [/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ipshared/662a/hdl/sample_generator_v1_0.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sample_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaehee2/Documents/gitrepos/fpga/sample_generator/project_2/project_2.srcs/sim_1/new/sample_generator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_generator_testbench
