$date
	Sat Oct 31 02:28:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 13 ! data [12:0] $end
$var reg 7 " adrs [6:0] $end
$scope module rcase $end
$var wire 7 # adrs [6:0] $end
$var reg 13 $ data [12:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#1
b1000000001000 !
b1000000001000 $
bz0 "
bz0 #
#2
b1111110 "
b1111110 #
#3
b100000001000 !
b100000001000 $
b1z1 "
b1z1 #
#4
b111 "
b111 #
#5
b1000000001000 !
b1000000001000 $
b0z1 "
b0z1 #
#6
b1 "
b1 #
#7
b11z1 "
b11z1 #
#8
b1101 "
b1101 #
#9
b100000001000 !
b100000001000 $
b10z1 "
b10z1 #
#10
b1011 "
b1011 #
#11
b1001000010 !
b1001000010 $
b10zz1 "
b10zz1 #
#12
b1001001100000 !
b1001001100000 $
b11zz1 "
b11zz1 #
#13
b11010000010 !
b11010000010 $
b100zz1 "
b100zz1 #
#14
b11010000100 !
b11010000100 $
b101zz1 "
b101zz1 #
#15
b1011010100000 !
b1011010100000 $
b110zz1 "
b110zz1 #
#16
b1000000111000 !
b1000000111000 $
b111zz1 "
b111zz1 #
#17
b100000001000 !
b100000001000 $
b1000z11 "
b1000z11 #
#18
b1000000001000 !
b1000000001000 $
b1000z01 "
b1000z01 #
#19
b1001z11 "
b1001z11 #
#20
b100000001000 !
b100000001000 $
b1001z01 "
b1001z01 #
#21
b11011000010 !
b11011000010 $
b1010zz1 "
b1010zz1 #
#22
b1011011100000 !
b1011011100000 $
b1011zz1 "
b1011zz1 #
#23
b100000001000 !
b100000001000 $
b1100zz1 "
b1100zz1 #
#24
b1001 !
b1001 $
b1101zz1 "
b1101zz1 #
#25
b11100000010 !
b11100000010 $
b1110zz1 "
b1110zz1 #
#26
b1011100100000 !
b1011100100000 $
b1111zz1 "
b1111zz1 #
