
*** Running vivado
    with args -log top_bd_scope_concat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_scope_concat_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_bd_scope_concat_0_0.tcl -notrace
Command: synth_design -top top_bd_scope_concat_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 328.398 ; gain = 81.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_scope_concat_0_0' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_scope_concat_0_0/synth/top_bd_scope_concat_0_0.vhd:69]
INFO: [Synth 8-3491] module 'scope_concat' declared at 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/src/hdl/scope_concat.vhd:34' bound to instance 'U0' of component 'scope_concat' [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_scope_concat_0_0/synth/top_bd_scope_concat_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'scope_concat' [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/src/hdl/scope_concat.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'scope_concat' (1#1) [D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/src/hdl/scope_concat.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'top_bd_scope_concat_0_0' (2#1) [d:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.srcs/sources_1/bd/top_bd/ip/top_bd_scope_concat_0_0/synth/top_bd_scope_concat_0_0.vhd:69]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din0[0]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din1[0]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din2[0]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din3[0]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din4[0]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[7]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[6]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[5]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[4]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[3]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[2]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[1]
WARNING: [Synth 8-3331] design scope_concat has unconnected port din5[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 368.723 ; gain = 121.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 368.723 ; gain = 121.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 571.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 571.246 ; gain = 324.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 571.246 ; gain = 324.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 571.246 ; gain = 324.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 571.246 ; gain = 324.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design top_bd_scope_concat_0_0 has an empty top module
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din0[0]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din1[0]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din2[0]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din3[0]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din4[0]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[7]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[6]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[5]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[4]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[3]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[2]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[1]
WARNING: [Synth 8-3331] design top_bd_scope_concat_0_0 has unconnected port din5[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 571.246 ; gain = 324.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 611.617 ; gain = 364.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 611.617 ; gain = 364.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 620.754 ; gain = 373.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 620.754 ; gain = 171.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 620.754 ; gain = 373.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 634.281 ; gain = 388.750
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/top_bd_scope_concat_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/PSoC_3ph_f2f/vivado/3ph_f2f_dq_rev0/3ph_f2f_dq_prj/3ph_f2f_dq_prj.runs/top_bd_scope_concat_0_0_synth_1/top_bd_scope_concat_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 634.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 20:30:54 2017...
