// Seed: 1163557221
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 (
    output id_0,
    output logic id_1
);
  reg   id_2;
  logic id_3 = 1;
  always @(negedge id_3) id_2 <= 1 + 1;
  logic id_4;
  logic id_5;
  initial id_4 = id_3;
endmodule
