# **Example Designs**

The table below provides a comprehensive list of example designs for Altera's FPGA families.  You can filter the table by applying search criteria in the entry boxes above the table. Use the "Clear" button on the right to clear your search criteria.  Some suggested search options are:

- Supported Devices:  Agilex™ 3, Agilex™ 5, Agilex™ 7, Stratix® 10, Arria® 10 and Cyclone® V.
- Category: Nios V, PCIe, Memory, HPS, Networking, TSN, 1588PTP, Robotics, Video/Vision, AI, Transceiver
- Design Type: Both System Example Designs and Tutorial Example Designs are provided in this site.  
  - System Example Designs contain multiple IPs in a broadly applicable design including software and drivers.  
  - Tutorial Example Designs teach how to use a feature, function or device capability with a simple example.
- Development Kit Target: Search by Device name to narrow down the development targets.
- Quartus Version: Enter "Pro" or "Std" and then your Quartus version number.
- Description: You can review the description to identify if the Example Design meets your needs.
- Documentation: This link takes you to the appropriate documentation so you can get started with your design.

You can use the filter fields to narrow your search.

| **Example Design** | Supported Device(s) | Category | Design Type | Development Kit Target | Quartus Version | Description | Documentation |
|:------------------:|:-------------------:|:-----------------------------:|:--------------------:|:------------------------|:----------------|:-------------------------|:------------------------|
| Agilex 5 Hostless JTAG Example Design | Agilex 5 | AI | System Example Design | * [Agilex 5 FPGA E-Series 065B Modular Development Kit MK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1 | Demonstrate inference over JTAG and target FPGA AI Suite IP on the Agilex 5E Modular Development Kit. | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/agilex5/modular_jtag/modular_jtag/" target="_blank">Hostless JTAG Example Design</a> |
| Using the OpenVINO Open Model Zoo | Agilex 7, Agilex 5 | AI | Tutorial | N/A | Pro 25.1 | Enable users in using the OpenVINO model zoo for testing inference. | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/common/using-model-zoo/" target="_blank">Using the OpenVINO Open Model Zoo</a> |
| AGX5 Modular Devkit Setup with OFS 2025.1 | Agilex 5 | AI | Tutorial | * [Agilex 5 FPGA E-Series 065B Modular Development Kit MK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1 | Enable users in using an Agilex 5 Modular Development Kit with the OFS 2025.1 release. | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/common/agx5_board_install/agx5_board_install/" target="_blank">AGX5 Modular Devkit Setup with OFS 2025.1</a> |
| Agilex 7 PCIe-Attached Example Design with OFS (I-Series) | Agilex 7 | AI | System Example Design | * [Agilex 7 FPGA I-Series Development Kit 2xR-Tile and 1xF-Tile DK-DEV-AGI027-RA](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agi027.html) | Pro 25.1 | Demonstrates ML inference using the Agilex 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile). | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/agilex7/iseries_ofs_pcie/iseries_ofs_pcie/" target="_blank">Agilex 7 PCIe-Attached Example Design with OFS (I-Series, 2x R-Tile and 1x F-Tile)</a> |
| Agilex 7 PCIe-Attached Example Design with OFS | Agilex 7 | AI | System Example Design | * [Intel FPGA SmartNIC N6001-PL Platform](https://www.intel.com/content/www/us/en/products/details/fpga/platforms/smartnic/n6000-pl-platform.html) | Pro 25.1 | Demonstrates ML inference using the Intel FPGA SmartNIC N6001-PL Platform (without an Ethernet controller). | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/agilex7/n6001_ofs_pcie/n6001_ofs_pcie/" target="_blank">Agilex 7 PCIe-Attached Example Design with OFS (N6001)</a> |
| Agilex 7 PCIe-Attached Example Design | Agilex 7 | AI | System Example Design | * [Terasic* DE10-Agilex Development Board](https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=142&No=1252) | Pro 25.1 | Demonstrates ML inference using the Terasic DE10-Agilex Development Board. | <a href="https://altera-fpga.github.io/rel-25.1.1/ed-ai-suite/agilex7/de10_pcie/de10_pcie/" target="_blank">Agilex 7 PCIe-Attached Example Design (DE10)</a> |
| HPS GSRD User Guide for the Agilex™ 3 C-Series Development Kit | Agilex 3 | HPS | System Example Design | * [Agilex™ 3 FPGA and SoC C-Series Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a3y135b.html) | Pro 25.1.1 | Complete reference design with GHRD, Arm Trusted Firmware, U-Boot, Linux Kernel, drivers, and sample applications for Agilex 5 Premium Development Kit. Supports multiple boot sources, including SD card and QSPI. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-3/c-series/gsrd/ug-gsrd-agx3/" target="_blank">HPS GSRD User Guide</a> |
| HPS Linux Golden System Reference Design | Stratix 10 | HPS | System Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 25.1.1 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/stratix-10/sx/soc/gsrd/ug-gsrd-s10sx-soc/" target="_blank">HPS GSRD User Guide</a> |
| HPS eMMC Boot Example | Stratix 10 | HPS | Tutorial Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 24.3.1 | Demonstrates how to boot HPS from eMMC | <a href="https://altera-fpga.github.io/rel-24.3/embedded-designs/stratix-10/sx/soc/emmc/ug-emmc-s10sx-soc/" target="_blank">HPS eMMC Boot Example</a> |
| HPS Golden Hardware Reference Design (GHRD) Boot Examples | Stratix 10 | HPS | Tutorial Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 25.1.1 | Provides instructions on how to build Linux systems from separate HPS software components | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/stratix-10/sx/soc/boot-examples/ug-linux-boot-s10-soc/" target="_blank">HPS GHRD Linux Boot Examples</a> |
| SoC Fabric Configuration from Linux Example | Stratix 10 | HPS | Tutorial Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 25.1.1 | Demonstrates how to configure the FPGA fabric from Linux running on HPS | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/stratix-10/sx/soc/fabric-config/ug-linux-fabric-config-s10sx-soc/" target="_blank">SoC Fabric Configuration from Linux Example</a> |
| SoC FPGA Remote Debug Example | Stratix 10 | HPS | Tutorial Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 25.1.1 | Demonstrates how to use the remote FPGA debug through HPS feature including instructions to build binaries for this | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/stratix-10/sx/soc/remote-debug/ug-remote-debug-s10sx-soc/" target="_blank">SoC FPGA Remote Debug Example</a> |
| HPS Remote System Update Example | Stratix 10 | HPS | Tutorial Example Design | * [Stratix® 10 SX SoC Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/10-sx.html) | Pro 25.1.1 | Provides a complete Remote System Update example including build instruction and execution for U-Boot and Linux | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/stratix-10/sx/soc/rsu/ug-rsu-s10sx-soc/" target="_blank">HPS Remote System Update Example</a> |
| HPS Linux Golden System Reference Design | Agilex 7 | HPS | System Example Design | * [Agilex™ 7 FPGA M-Series Development Kit - HBM2e Edition (3x F-Tile & 1x R-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agm039.html) | Pro 25.1.1 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/m-series/hbm2e/ug-gsrd-agx7m-hbm2e/" target="_blank">HPS GSRD User Guide</a> |
| HPS Linux Golden System Reference Design | Agilex 7 | HPS | System Example Design | * [Agilex™ 7 FPGA I-Series Transceiver-SoC Development Kit (4x F-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agi027.html) | Pro 25.1.1 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/i-series/soc/gsrd/ug-gsrd-agx7i-soc/" target="_blank">HPS GSRD User Guide</a> |
| Agilex 7 R-Tile AVST PCIe Configuration Intercept Interface (CII) example design | Agilex 7 | PCIe | System Example Design | * [Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agi027.html) | Pro 25.1.1 | Intended for FPGA and system developers to use as a guide for evaluating the R-Tile AVST PCIe IP and CII interface on Agilex 7 I-Series FPGA Development Kit board | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/i-series/avst_cii/agilex7-ed-pcie-cii/" target="_blank">CII Example Design</a> |
| Nios V/g TinyML LiteRT | Agilex 7 | NIOS V | Tutorial Example Design | * [Agilex® 7 FPGA F-Series Development Kit, ordering code DK-DEV-AGF014EA](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/agf014.html) | Pro 25.1 | Demonstrates the TinyML application using LiteRT for microcontrollers software with Nios V/g processor | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/fpga/niosv/niosv_g/tinyml_liteRT/ug-tinyml-litert-agx7f-fpga/" target="_blank">Nios® V/g TinyML LiteRT for Microcontroller Design</a> |
| HPS Linux Golden System Reference Design | Agilex 7 | HPS | System Example Design | * [Agilex™ 7 FPGA F-Series Development Kit (2x F-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/f-series/dev-agf027-and-agf023.html) | Pro 25.1.1 | Demonstrates how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/fpga/gsrd/ug-gsrd-agx7f-fpga/" target="_blank">HPS GSRD User Guide</a> |
| HPS Linux Golden System Reference Design | Agilex 7 | HPS | System Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Demonstrates how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/gsrd/ug-gsrd-agx7f-soc/" target="_blank">HPS GSRD User Guide</a> |
| Setting up and Using Bridges HPS Linux Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1 | Demonstrates how to configure FPGA2HPS bridges to move data to/from SDRAM from Linux | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/ug-setup-use-bridges-agx7f-soc/" target="_blank">Setting up and Using Bridges HPS Linux Example</a> |
| HPS Xen Hypervisor GSRD | Agilex 7 | HPS | System Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Demonstrates the use of HPS Xen Hypervisor including the build of binaries to exercise this. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/xen/ug-xen-agx7f-soc/" target="_blank">HPS Xen Hypervisor GSRD</a> |
| HPS Golden Hardware Reference Design (GHRD) Boot Examples | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Provides instructions on how to build Linux systems from separate HPS software components | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/boot-examples/ug-linux-boot-agx7-soc/" target="_blank">HPS GHRD Linux Boot Examples</a> |
| HPS eMMC Boot Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 24.3.1 | Demonstrates how to boot HPS from eMMC | <a href="https://altera-fpga.github.io/rel-24.3.1/embedded-designs/agilex-7/f-series/soc/emmc/ug-emmc-agx7f-soc" target="_blank">HPS eMMC Boot Example</a> |
| SoC Fabric Configuration from Linux Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Development Kit (2x F-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/f-series/dev-agf027-and-agf023.html) | Pro 25.1.1 | Demonstrates how to configure the FPGA fabric from Linux running on HPS | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/fabric-config/ug-linux-fabric-config-agx7f-soc/" target="_blank">SoC Fabric Configuration from Linux Example</a> |
| SoC FPGA Remote Debug Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Demonstrates how to use the remote FPGA debug through HPS feature including instructions to build binaries for this | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/remote-debug/ug-remote-debug-agx7f-soc/" target="_blank">SoC FPGA Remote Debug Example</a> |
| HPS Remote System Update Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Provides a complete Remote System Update example including build instruction and execution for U-Boot and Linux | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/rsu/ug-rsu-agx7f-soc/" target="_blank">HPS Remote System Update Example</a> |
| HPS Multi-QSPI Remote System Update Example | Agilex 7 | HPS | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles & E-Tile)](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1.1 | Provides a complete Multi-QSPI Remote System Update example including build instruction and execution for U-Boot and Linux | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/rsu/ug-rsu-multiqspi-agx7f-soc/" target="_blank">HPS Multi-QSPI Remote System Update Example</a> |
| Nios V/g Processor Floating Point Unit | Agilex 7 | NIOS V | Tutorial Example Design | * [Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tile and E-Tile), ordering code DK-SI-AGF014EB](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/si-agf014.html) | Pro 25.1 | Applying Linpack benchmark on Nios V/g floating point unit | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/niosv/niosv_g/fpu_test/ug-fpu-agx7f-fpga/" target="_blank">Nios® V/g Processor Floating Point Unit (FPU) Design</a> |
| HPS GHRD Linux Boot Examples | Cyclone® V | Building Bootloader Instruction Page | System Example Design | * [Cyclone® V E FPGA Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/cyclone/v-e.html) | Std 25.1 | Complete bootloader building instruction with GHRD, Arm Trusted Firmware, U-Boot, Linux Kernel, drivers, and sample applications for Cyclone® V E FPGA Development Kit. Supports multiple boot sources, including SD card and QSPI. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/cyclone-v/sx/soc/boot-examples/ug-linux-boot-cve-soc/" target="_blank">HPS GHRD Linux Boot Examples</a> |
| HPS Simics Zephyr Golden System Reference Design | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 E-Series Universal Virtual Platform](https://www.intel.com/content/www/us/en/docs/programmable/786901/25-1/) | Pro 24.3 | Demonstrate how to exercise several use cases in which HPS software is running on the Simics simulator using virtual platforms | <a href="https://altera-fpga.github.io/rel-24.3/embedded-designs/agilex-5/common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/" target="_blank">Simics Zephyr GSRD</a> |
| HPS Simics Linux Golden System Reference Design | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 E-Series Universal Virtual Platform](https://www.intel.com/content/www/us/en/docs/programmable/786901/25-1/) | Pro 25.1.1 | Demonstrate how to exercise several use cases in which HPS software is running on the Simics simulator using virtual platforms | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" target="_blank">Simics Linux GSRD</a> |
| Drive-On-Chip with Functional Safety Design Example for Agilex™ 5 Devices | Agilex 5 | Robotics | System Example Design | * [Agilex 5 FPGA E-Series 065B Modular Development Kit MK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1 | Drive-On Chip with FUSA User Guide for Modular Development kit. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/drive-on-chip/doc-funct-safety/" target="_blank">Drive-On-Chip with Functional Safety Design Example for Agilex™ 5 Devices</a> |
| Drive-On-Chip with PLC Design Example for Agilex™ Devices | Agilex 3, Agilex 5 | Robotics | System Example Design | * [Agilex™ 3 FPGA and SoC C-Series Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a3y135b.html)</br>* [Agilex™ 5 FPGA E-Series 065B Modular Development Kit MK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1,Pro 25.1.1 | Drive-On Chip with PLC User Guide for Modular Development kit. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/drive-on-chip/doc-plc/" target="_blank">Drive-On-Chip with PLC Design Example for Agilex™ Devices</a> |
| ROS Consolidated Robot Controller Example Design for Agilex™ 5 Devices | Agilex 5 | Robotics | System Example Design | * [Agilex 5 FPGA E-Series 065B Modular Development Kit MK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1 | ROS 2 based robot controller example with Drive-on-Chip motor control integration. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/drive-on-chip/doc-crc/" target="_blank">ROS Consolidated Robot Controller Example Design for Agilex™ 5 Devices</a> |
| HPS Xen Hypervisor GSRD | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 FPGA E-Series 065B Modular Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1.1 | Demonstrates the use of HPS Xen Hypervisor including the build of binaries to exercise this. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/xen/ug-xen-agx5e-modular/" target="_blank">HPS Xen Hypervisor GSRD</a> |
| HPS Golden Hardware Reference Design (GHRD) Boot Examples | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Modular Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1.1 | Provides instructions on how to build Linux systems from separate HPS software components | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/boot-examples/ug-linux-boot-agx5e-modular/" target="_blank">HPS GHRD Linux Boot Examples</a> |
| HPS Linux Golden System Reference Design | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 FPGA E-Series 065B Modular Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-modular.html) | Pro 25.1.1 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/" target="_blank">HPS GSRD User Guide</a> |
| SoC FPGA Remote Debug Example | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates how to use the remote FPGA debug through HPS feature including instructions to build binaries for this | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/remote-debug/ug-remote-debug-agx5e-premium/" target="_blank">SoC FPGA Remote Debug Example</a> |
| HPS Zephyr Golden System Reference Design | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 24.3 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-24.3/embedded-designs/agilex-5/e-series/premium/gsrd_zephyr/ug-zgsrd-agx5e-premium/" target="_blank">HPS Zephyr GSRD User Guide</a> |
| Agilex 5 USB 3.1 Gen-1 Controller Device Mode and Dual Role Device Mode | Agilex 5 | HPS | Tutorial Example Design User Guide | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Provides instructions on how to enable the USB 3.1 Gen-1 Controller in Host Mode, Device Mode, and Dual Role Device (DRD) Mode. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/usb3p1/ug-usb3p1-dev-drd-modes/" target="_blank">USB 3.1 Example</a> |
| Agilex 5 PCIe Root Port System Example Design | Agilex 5 | PCIe | System Example Design | * [Agilex™ 5 E-Series Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Demonstrates a PCIe root port running on Agilex 5 E-Series Premium  Development Kit | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/pcie_rp/ug-pcie_rp-agx5e-premium/" target="_blank">PCIe Root Port</a> |
| HPS Xen Hypervisor GSRD | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates the use of HPS Xen Hypervisor including the build of binaries to exercise this. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/xen/ug-xen-agx5e-premium/" target="_blank">HPS Xen Hypervisor GSRD</a> |
| Nios® V/g TinyML LiteRT | Agilex 5 | NIOS V | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit, ordering code DK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Demonstrates the TinyML application using LiteRT for microcontrollers software with Nios® V/g processor | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_g/tinyml_liteRT/ug-tinyml-liteRT-agx5e-premium/" target="_blank">Nios® V/g TinyML LiteRT for Microcontroller Design</a> |
| Nios V/m Baseline Golden Hardware Reference Design | Agilex 5 | NIOS V | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit, ordering code DK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Demonstrates the baseline GHRD for a Nios V/m processor with basic bare minimum peripherals | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_m/niosv_m_baseline_ghrd/ug-baseline-ghrd-agx5e-premium/" target="_blank">Nios® V/m Processor Baseline GHRD Design</a> |
| Nios V/c Helloworld OCM Memory Test | Agilex 5 | NIOS V | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit, ordering code DK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Prints a simple Hello World message and performs a simple OCM memory test | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" target="_blank">Helloworld and OCM memory test design on Nios® V/c Processor</a> |
| HPS Golden Hardware Reference Design (GHRD) Boot Examples | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Provides instructions on how to build Linux systems from separate HPS software components | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/boot-examples/ug-linux-boot-agx5e-premium/" target="_blank">HPS GHRD Linux Boot Examples</a> |
| Agilex™ 5E HPS Enhanced System Example Design Overview | Agilex 5 | HPS | System Example Design | * [DK-A5E065BB32AES1](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Ethernet and Memory (DDR4,LPDDR4) Interface added on top of base GSRD and verified the HPS to Ethernet and Memory data path using HE_HSSI and MEM_TG respectively. | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/egsrd/ug-ehps-agx5e-premium/" target="_blank">Enhanced HPS User Guide</a> |
| HPS Remote System Update Example | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Provides a complete Remote System Update example including build instruction and execution for U-Boot and Linux | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/rsu/ug-rsu-agx5e-soc/" target="_blank">HPS Remote System Update Example</a> |
| HPS Linux Golden System Reference Design | Agilex 5 | HPS | System Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrate how to exercise a set of basic HPS examples in the development kit. Also provides instructions on how to build the GHRD and HPS binaries | <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/" target="_blank">HPS GSRD User Guide</a> |
| Debugging Linux with Ashling RiscFree | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates how to use Ashling RiscFree to debug the Linux kernel. | <a href="https://altera-fpga.github.io/rel-25.1.1/demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" target="_blank">Debugging Linux with Ashling RiscFree</a> |
| Debugging Linux with Arm Development Studio | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates how to use Arm Development Studio to debug the Linux kernel. | <a href="https://altera-fpga.github.io/rel-25.1.1/demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" target="_blank">Debugging Linux with Arm Development Studio</a> |
| Debugging U-Boot with Ashling RiscFree | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates how to use Ashling RiscFree to debug U-Boot SPL and U-Boot. | <a href="https://altera-fpga.github.io/rel-25.1.1/demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" target="_blank">Debugging U-Boot with Ashling RiscFree</a> |
| Debugging U-Boot with Arm Development Studio | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1.1 | Demonstrates how to use Arm Development Studio to debug U-Boot SPL and U-Boot. | <a href="https://altera-fpga.github.io/rel-25.1.1/demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" target="_blank">Debugging U-Boot with Arm Development Studio</a> |
| Baremetal Hello World Example | Agilex 5 | HPS | Tutorial Example Design | * [Agilex™ 5 FPGA E-Series 065B Premium Development Kit](https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/agilex/a5e065b-premium.html) | Pro 25.1 | Provides instructions on how to build an HPS baremetal Hello World application to boot from QSPI and DDRAM. | <a href="https://altera-fpga.github.io/rel-25.1/baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" target="_blank">Baremetal Hello World Example</a> |

