{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 12:30:43 2018 " "Info: Processing started: Tue Nov 27 12:30:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../src_signal.qip " "Warning: Tcl Script File ../src_signal.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../src_signal.qip " "Info: set_global_assignment -name QIP_FILE ../src_signal.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lagrange_fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lagrange_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 lagrange_fir " "Info: Found entity 1: lagrange_fir" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Info: Found entity 1: fir" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file int_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_delay " "Info: Found entity 1: int_delay" {  } { { "int_delay.v" "" { Text "C:/Users/LCG/Desktop/fir/int_delay.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_int_delay clk_int_delay clk_manage.v(4) " "Info (10281): Verilog HDL Declaration information at clk_manage.v(4): object \"CLK_int_delay\" differs only in case from object \"clk_int_delay\" in the same scope" {  } { { "clk_manage.v" "" { Text "C:/Users/LCG/Desktop/fir/clk_manage.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_testsignal clk_testsignal clk_manage.v(5) " "Info (10281): Verilog HDL Declaration information at clk_manage.v(5): object \"CLK_testsignal\" differs only in case from object \"clk_testsignal\" in the same scope" {  } { { "clk_manage.v" "" { Text "C:/Users/LCG/Desktop/fir/clk_manage.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_data_out clk_data_out clk_manage.v(6) " "Info (10281): Verilog HDL Declaration information at clk_manage.v(6): object \"CLK_data_out\" differs only in case from object \"clk_data_out\" in the same scope" {  } { { "clk_manage.v" "" { Text "C:/Users/LCG/Desktop/fir/clk_manage.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_fir_lagrange clk_fir_lagrange clk_manage.v(8) " "Info (10281): Verilog HDL Declaration information at clk_manage.v(8): object \"CLK_fir_lagrange\" differs only in case from object \"clk_fir_lagrange\" in the same scope" {  } { { "clk_manage.v" "" { Text "C:/Users/LCG/Desktop/fir/clk_manage.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_manage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_manage.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_manage " "Info: Found entity 1: clk_manage" {  } { { "clk_manage.v" "" { Text "C:/Users/LCG/Desktop/fir/clk_manage.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_int_delay fir.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at fir.v(14): created implicit net for \"clk_int_delay\"" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_testsignal fir.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at fir.v(15): created implicit net for \"clk_testsignal\"" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_data_out fir.v(16) " "Warning (10236): Verilog HDL Implicit Net warning at fir.v(16): created implicit net for \"clk_data_out\"" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_fir_lagrange fir.v(17) " "Warning (10236): Verilog HDL Implicit Net warning at fir.v(17): created implicit net for \"clk_fir_lagrange\"" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "delay_signal_long fir.v(52) " "Warning (10236): Verilog HDL Implicit Net warning at fir.v(52): created implicit net for \"delay_signal_long\"" {  } { { "fir.v" "" { Text "C:/Users/LCG/Desktop/fir/fir.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fir " "Info: Elaborating entity \"fir\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_manage clk_manage:clk_manage_inst " "Info: Elaborating entity \"clk_manage\" for hierarchy \"clk_manage:clk_manage_inst\"" {  } { { "fir.v" "clk_manage_inst" { Text "C:/Users/LCG/Desktop/fir/fir.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "src_signal.v 1 1 " "Warning: Using design file src_signal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 src_signal " "Info: Found entity 1: src_signal" {  } { { "src_signal.v" "" { Text "C:/Users/LCG/Desktop/fir/src_signal.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_signal src_signal:src_signal_inst " "Info: Elaborating entity \"src_signal\" for hierarchy \"src_signal:src_signal_inst\"" {  } { { "fir.v" "src_signal_inst" { Text "C:/Users/LCG/Desktop/fir/fir.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram src_signal:src_signal_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"src_signal:src_signal_inst\|altsyncram:altsyncram_component\"" {  } { { "src_signal.v" "altsyncram_component" { Text "C:/Users/LCG/Desktop/fir/src_signal.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "src_signal:src_signal_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"src_signal:src_signal_inst\|altsyncram:altsyncram_component\"" {  } { { "src_signal.v" "" { Text "C:/Users/LCG/Desktop/fir/src_signal.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "src_signal:src_signal_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"src_signal:src_signal_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file src_signal.mif " "Info: Parameter \"init_file\" = \"src_signal.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src_signal.v" "" { Text "C:/Users/LCG/Desktop/fir/src_signal.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_km91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km91 " "Info: Found entity 1: altsyncram_km91" {  } { { "db/altsyncram_km91.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/altsyncram_km91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km91 src_signal:src_signal_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated " "Info: Elaborating entity \"altsyncram_km91\" for hierarchy \"src_signal:src_signal_inst\|altsyncram:altsyncram_component\|altsyncram_km91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_delay int_delay:int_delay_inst " "Info: Elaborating entity \"int_delay\" for hierarchy \"int_delay:int_delay_inst\"" {  } { { "fir.v" "int_delay_inst" { Text "C:/Users/LCG/Desktop/fir/fir.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lagrange_fir lagrange_fir:lagrange_fir_inst " "Info: Elaborating entity \"lagrange_fir\" for hierarchy \"lagrange_fir:lagrange_fir_inst\"" {  } { { "fir.v" "lagrange_fir_inst" { Text "C:/Users/LCG/Desktop/fir/fir.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(28) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(28): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(29) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(29): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(30) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(30): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(31) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(31): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(32) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(32): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 lagrange_fir.v(33) " "Warning (10230): Verilog HDL assignment warning at lagrange_fir.v(33): truncated value with size 32 to match size of target (11)" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4124.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4124 " "Info: Found entity 1: altsyncram_4124" {  } { { "db/altsyncram_4124.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/altsyncram_4124.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Info: Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/mux_tsc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Info: Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cntr_ggi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Info: Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cntr_m9j.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Info: Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cntr_hgi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult2\"" {  } { { "lagrange_fir.v" "Mult2" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult3\"" {  } { { "lagrange_fir.v" "Mult3" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult4\"" {  } { { "lagrange_fir.v" "Mult4" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult5 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult5\"" {  } { { "lagrange_fir.v" "Mult5" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult1\"" {  } { { "lagrange_fir.v" "Mult1" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "lagrange_fir:lagrange_fir_inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lagrange_fir:lagrange_fir_inst\|Mult0\"" {  } { { "lagrange_fir.v" "Mult0" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Info: Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Info: Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Info: Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Info: Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_l9h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Info: Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_jkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Info: Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_ckh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Info: Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_i9h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Info: Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_gkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|altshift:external_latency_ffs lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Instantiated megafunction \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Info: Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Info: Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Info: Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2jh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_2jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2jh " "Info: Found entity 1: add_sub_2jh" {  } { { "db/add_sub_2jh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_2jh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_88h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_88h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_88h " "Info: Found entity 1: add_sub_88h" {  } { { "db/add_sub_88h.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_88h.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dkh " "Info: Found entity 1: add_sub_dkh" {  } { { "db/add_sub_dkh.tdf" "" { Text "C:/Users/LCG/Desktop/fir/db/add_sub_dkh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5 " "Info: Elaborated megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lagrange_fir:lagrange_fir_inst\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lagrange_fir.v" "" { Text "C:/Users/LCG/Desktop/fir/lagrange_fir.v" 81 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info: Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 0 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "80 80 " "Info: 80 registers lost all their fanouts during netlist optimizations. The first 80 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[0\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[1\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[2\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[3\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[4\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[5\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[6\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[7\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[8\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[9\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[10\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[11\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[12\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[13\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[14\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_5\[15\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_5\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[0\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[1\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[2\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[3\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[4\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[5\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[6\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[7\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[8\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[9\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[10\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[11\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[12\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[13\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[14\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_4\[15\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_4\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[0\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[1\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[2\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[3\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[4\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[5\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[6\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[7\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[8\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[9\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[10\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[11\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[12\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[13\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[14\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_3\[15\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_3\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[0\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[1\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[2\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[3\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[4\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[5\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[6\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[7\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[8\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[9\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[10\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[11\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[12\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[13\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[14\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_2\[15\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_2\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[0\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[1\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[2\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[3\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[4\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[5\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[6\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[7\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[8\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[9\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[10\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[11\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[12\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[13\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[14\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "int_delay:int_delay_inst\|src_signal_1\[15\] " "Info: Register \"int_delay:int_delay_inst\|src_signal_1\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LCG/Desktop/fir/fir.map.smsg " "Info: Generated suppressed messages file C:/Users/LCG/Desktop/fir/fir.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 67 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1744 " "Info: Implemented 1744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1656 " "Info: Implemented 1656 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "49 " "Info: Implemented 49 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Info: Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 12:30:55 2018 " "Info: Processing ended: Tue Nov 27 12:30:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
