<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac6318e76f0b8765a2518a68e4ba9fc1d">__intel_cpuid_init2</a> (0x00000007, 0x0, _0)</td></tr>
<tr class="separator:ac6318e76f0b8765a2518a68e4ba9fc1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:afe520a74af29e3a8184da2f13ad8c00b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aa30d59000345b810e7e8f4fa131edf9c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a3f0240c3c6a1b861ced4ca2e75d821e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a3f0240c3c6a1b861ced4ca2e75d821e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30d59000345b810e7e8f4fa131edf9c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa30d59000345b810e7e8f4fa131edf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558a74c0296bdf92334a231fc25b9247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a558a74c0296bdf92334a231fc25b9247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe520a74af29e3a8184da2f13ad8c00b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#afe520a74af29e3a8184da2f13ad8c00b">EAX</a></td></tr>
<tr class="separator:afe520a74af29e3a8184da2f13ad8c00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a4c962a7c8202e668cce06edcc75c2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afff02793fe03e224527482266510d59c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac5f49be587f60673ed42e10061412ab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:ac5f49be587f60673ed42e10061412ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ac5f49be587f60673ed42e10061412ab0">More...</a><br /></td></tr>
<tr class="separator:ac5f49be587f60673ed42e10061412ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67da09e9c09473dc1261ea2477c14d82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a67da09e9c09473dc1261ea2477c14d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a>.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a67da09e9c09473dc1261ea2477c14d82">More...</a><br /></td></tr>
<tr class="separator:a67da09e9c09473dc1261ea2477c14d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab695d089dbde35b90b55a29166e2ba91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ab695d089dbde35b90b55a29166e2ba91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ab695d089dbde35b90b55a29166e2ba91">More...</a><br /></td></tr>
<tr class="separator:ab695d089dbde35b90b55a29166e2ba91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f91bc9f5f59bd6aa917728f4d3a16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a18f91bc9f5f59bd6aa917728f4d3a16f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a18f91bc9f5f59bd6aa917728f4d3a16f">More...</a><br /></td></tr>
<tr class="separator:a18f91bc9f5f59bd6aa917728f4d3a16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3febfe8c7da94ae07d554e4317b04b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a1e3febfe8c7da94ae07d554e4317b04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a1e3febfe8c7da94ae07d554e4317b04b">More...</a><br /></td></tr>
<tr class="separator:a1e3febfe8c7da94ae07d554e4317b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb46bec6a5ca818a8309ffde9fab7b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a8cb46bec6a5ca818a8309ffde9fab7b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a8cb46bec6a5ca818a8309ffde9fab7b4">More...</a><br /></td></tr>
<tr class="separator:a8cb46bec6a5ca818a8309ffde9fab7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d9e3f33fe7e35f523c84ae01c36a53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:ae1d9e3f33fe7e35f523c84ae01c36a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ae1d9e3f33fe7e35f523c84ae01c36a53">More...</a><br /></td></tr>
<tr class="separator:ae1d9e3f33fe7e35f523c84ae01c36a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eee63b9b4dbafd7ecbc78675368a8e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a7eee63b9b4dbafd7ecbc78675368a8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a7eee63b9b4dbafd7ecbc78675368a8e2">More...</a><br /></td></tr>
<tr class="separator:a7eee63b9b4dbafd7ecbc78675368a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ddf3b98176912044472335d98b3f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:ad4ddf3b98176912044472335d98b3f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ad4ddf3b98176912044472335d98b3f1c">More...</a><br /></td></tr>
<tr class="separator:ad4ddf3b98176912044472335d98b3f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8a1325fc1188f00cff79a3c19f4f38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:acf8a1325fc1188f00cff79a3c19f4f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#acf8a1325fc1188f00cff79a3c19f4f38">More...</a><br /></td></tr>
<tr class="separator:acf8a1325fc1188f00cff79a3c19f4f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73dfb29efc0c651288b2161ca774ac7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:a73dfb29efc0c651288b2161ca774ac7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a73dfb29efc0c651288b2161ca774ac7c">More...</a><br /></td></tr>
<tr class="separator:a73dfb29efc0c651288b2161ca774ac7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4761ddf450b21ae7eb408135d1de7589"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a4761ddf450b21ae7eb408135d1de7589"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a4761ddf450b21ae7eb408135d1de7589">More...</a><br /></td></tr>
<tr class="separator:a4761ddf450b21ae7eb408135d1de7589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e45c30ccb645cdedc3784f6d4deb05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:a90e45c30ccb645cdedc3784f6d4deb05"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a90e45c30ccb645cdedc3784f6d4deb05">More...</a><br /></td></tr>
<tr class="separator:a90e45c30ccb645cdedc3784f6d4deb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603304d16d0c9ae16a734fd02d2c565d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a603304d16d0c9ae16a734fd02d2c565d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a603304d16d0c9ae16a734fd02d2c565d">More...</a><br /></td></tr>
<tr class="separator:a603304d16d0c9ae16a734fd02d2c565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6646a7db0b25c14e80fb982340aea96e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a6646a7db0b25c14e80fb982340aea96e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a6646a7db0b25c14e80fb982340aea96e">More...</a><br /></td></tr>
<tr class="separator:a6646a7db0b25c14e80fb982340aea96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158815bef9f6fd55f5e0c6cbcedc6882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a158815bef9f6fd55f5e0c6cbcedc6882"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a158815bef9f6fd55f5e0c6cbcedc6882">More...</a><br /></td></tr>
<tr class="separator:a158815bef9f6fd55f5e0c6cbcedc6882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a100b813da5ac87fb951c87e06bc302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a9a100b813da5ac87fb951c87e06bc302"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a9a100b813da5ac87fb951c87e06bc302">More...</a><br /></td></tr>
<tr class="separator:a9a100b813da5ac87fb951c87e06bc302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d471ab15941b8fef825515a839fcb31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a7d471ab15941b8fef825515a839fcb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a7d471ab15941b8fef825515a839fcb31">More...</a><br /></td></tr>
<tr class="separator:a7d471ab15941b8fef825515a839fcb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace8b3c9a34524dfa7767bcdd109d3f2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:ace8b3c9a34524dfa7767bcdd109d3f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ace8b3c9a34524dfa7767bcdd109d3f2d">More...</a><br /></td></tr>
<tr class="separator:ace8b3c9a34524dfa7767bcdd109d3f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbc5c3c44bd4a6119f899f394ab8b13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6cbc5c3c44bd4a6119f899f394ab8b13"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a6cbc5c3c44bd4a6119f899f394ab8b13">More...</a><br /></td></tr>
<tr class="separator:a6cbc5c3c44bd4a6119f899f394ab8b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0429e7e88c0707d99d0820aa000ec75b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a0429e7e88c0707d99d0820aa000ec75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a0429e7e88c0707d99d0820aa000ec75b">More...</a><br /></td></tr>
<tr class="separator:a0429e7e88c0707d99d0820aa000ec75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49de9c3ccfc46fee8429e3e6cc14a0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:aa49de9c3ccfc46fee8429e3e6cc14a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#aa49de9c3ccfc46fee8429e3e6cc14a0d">More...</a><br /></td></tr>
<tr class="separator:aa49de9c3ccfc46fee8429e3e6cc14a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2befa0d134e7ab42a0e82ead66a9b9c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a2befa0d134e7ab42a0e82ead66a9b9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a2befa0d134e7ab42a0e82ead66a9b9c0">More...</a><br /></td></tr>
<tr class="separator:a2befa0d134e7ab42a0e82ead66a9b9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae71620aab76d9bb5a50a9b943ee84100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:ae71620aab76d9bb5a50a9b943ee84100"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#ae71620aab76d9bb5a50a9b943ee84100">More...</a><br /></td></tr>
<tr class="separator:ae71620aab76d9bb5a50a9b943ee84100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec5ffa16aae15d0b116ffc88be9cfc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a2ec5ffa16aae15d0b116ffc88be9cfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a2ec5ffa16aae15d0b116ffc88be9cfc6">More...</a><br /></td></tr>
<tr class="separator:a2ec5ffa16aae15d0b116ffc88be9cfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dae0badf99d523b4658c9ae0187b97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a83dae0badf99d523b4658c9ae0187b97"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a83dae0badf99d523b4658c9ae0187b97">More...</a><br /></td></tr>
<tr class="separator:a83dae0badf99d523b4658c9ae0187b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0c6af46060c4706458aadbc3bd2c7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a1d0c6af46060c4706458aadbc3bd2c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a1d0c6af46060c4706458aadbc3bd2c7f">More...</a><br /></td></tr>
<tr class="separator:a1d0c6af46060c4706458aadbc3bd2c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353942c45f754a6f5c4d445f79fd4f98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a353942c45f754a6f5c4d445f79fd4f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a353942c45f754a6f5c4d445f79fd4f98">More...</a><br /></td></tr>
<tr class="separator:a353942c45f754a6f5c4d445f79fd4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcbe37f90f7d0cc57778d5c271f0a26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a3dcbe37f90f7d0cc57778d5c271f0a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a3dcbe37f90f7d0cc57778d5c271f0a26">More...</a><br /></td></tr>
<tr class="separator:a3dcbe37f90f7d0cc57778d5c271f0a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c4e65d744165486e69da82a15641cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:a62c4e65d744165486e69da82a15641cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a62c4e65d744165486e69da82a15641cc">More...</a><br /></td></tr>
<tr class="separator:a62c4e65d744165486e69da82a15641cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237f8465dc72c42575bbfe02d3f12e53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a237f8465dc72c42575bbfe02d3f12e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a237f8465dc72c42575bbfe02d3f12e53">More...</a><br /></td></tr>
<tr class="separator:a237f8465dc72c42575bbfe02d3f12e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f615df35927f90865c0538922b7db6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a98f615df35927f90865c0538922b7db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d6/df3/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d257_1_1_0d280.html#a98f615df35927f90865c0538922b7db6">More...</a><br /></td></tr>
<tr class="separator:a98f615df35927f90865c0538922b7db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afff02793fe03e224527482266510d59c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afff02793fe03e224527482266510d59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4870c960abcb912202afdb4c9b0e13f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a4870c960abcb912202afdb4c9b0e13f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a4c962a7c8202e668cce06edcc75c2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad5a4c962a7c8202e668cce06edcc75c2">EBX</a></td></tr>
<tr class="separator:ad5a4c962a7c8202e668cce06edcc75c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc8588d7f9e3ee274916d23c3fec8bd"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afb01232202fa3b6e0cd29a83fc59b110"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4ed38aabc62dc9823b8f4895c0d01428"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a4ed38aabc62dc9823b8f4895c0d01428"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a4ed38aabc62dc9823b8f4895c0d01428">More...</a><br /></td></tr>
<tr class="separator:a4ed38aabc62dc9823b8f4895c0d01428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4b5a1484e078adaf5a101134a3f8fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ac4b5a1484e078adaf5a101134a3f8fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ac4b5a1484e078adaf5a101134a3f8fb8">More...</a><br /></td></tr>
<tr class="separator:ac4b5a1484e078adaf5a101134a3f8fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af546856f536ac1b233126d6ca36dc699"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:af546856f536ac1b233126d6ca36dc699"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#af546856f536ac1b233126d6ca36dc699">More...</a><br /></td></tr>
<tr class="separator:af546856f536ac1b233126d6ca36dc699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc71e1141a596ec5e3ac10a30eb0309"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a4fc71e1141a596ec5e3ac10a30eb0309"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a4fc71e1141a596ec5e3ac10a30eb0309">More...</a><br /></td></tr>
<tr class="separator:a4fc71e1141a596ec5e3ac10a30eb0309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e092534b9285763921017a232be8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ab2e092534b9285763921017a232be8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ab2e092534b9285763921017a232be8c8">More...</a><br /></td></tr>
<tr class="separator:ab2e092534b9285763921017a232be8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4079f6a4037758d37e0018ef38252b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a6e4079f6a4037758d37e0018ef38252b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a6e4079f6a4037758d37e0018ef38252b">More...</a><br /></td></tr>
<tr class="separator:a6e4079f6a4037758d37e0018ef38252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9faf1ea982c8ad0f1f96161fcd67b94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:aa9faf1ea982c8ad0f1f96161fcd67b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#aa9faf1ea982c8ad0f1f96161fcd67b94">More...</a><br /></td></tr>
<tr class="separator:aa9faf1ea982c8ad0f1f96161fcd67b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62cf953089ccc9bed71281cf61a639e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:af62cf953089ccc9bed71281cf61a639e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#af62cf953089ccc9bed71281cf61a639e">More...</a><br /></td></tr>
<tr class="separator:af62cf953089ccc9bed71281cf61a639e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ac2e5dd45078ed2cccd1cc58444471"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a27ac2e5dd45078ed2cccd1cc58444471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a27ac2e5dd45078ed2cccd1cc58444471">More...</a><br /></td></tr>
<tr class="separator:a27ac2e5dd45078ed2cccd1cc58444471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d6c77962ecaaa595c9edea529b850f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:af1d6c77962ecaaa595c9edea529b850f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#af1d6c77962ecaaa595c9edea529b850f">More...</a><br /></td></tr>
<tr class="separator:af1d6c77962ecaaa595c9edea529b850f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa86c05afdc1d805ba30b5be601c44dd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:aa86c05afdc1d805ba30b5be601c44dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#aa86c05afdc1d805ba30b5be601c44dd3">More...</a><br /></td></tr>
<tr class="separator:aa86c05afdc1d805ba30b5be601c44dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e113f740f32033f69da1965c42ff8b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a5e113f740f32033f69da1965c42ff8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a5e113f740f32033f69da1965c42ff8b9">More...</a><br /></td></tr>
<tr class="separator:a5e113f740f32033f69da1965c42ff8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac415ca03e2ee4de8b0ef0e1a509d6863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:ac415ca03e2ee4de8b0ef0e1a509d6863"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ac415ca03e2ee4de8b0ef0e1a509d6863">More...</a><br /></td></tr>
<tr class="separator:ac415ca03e2ee4de8b0ef0e1a509d6863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba586aa51378552bb25192eaac64940e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:aba586aa51378552bb25192eaac64940e"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#aba586aa51378552bb25192eaac64940e">More...</a><br /></td></tr>
<tr class="separator:aba586aa51378552bb25192eaac64940e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926532215248199763cfaa8088bf36b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a926532215248199763cfaa8088bf36b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a926532215248199763cfaa8088bf36b9">More...</a><br /></td></tr>
<tr class="separator:a926532215248199763cfaa8088bf36b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41dd2c5f5d471a254aa4a488315d5d8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:a41dd2c5f5d471a254aa4a488315d5d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a41dd2c5f5d471a254aa4a488315d5d8b">More...</a><br /></td></tr>
<tr class="separator:a41dd2c5f5d471a254aa4a488315d5d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766e4e3df24d10c1e3ed1aab17cac7f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a766e4e3df24d10c1e3ed1aab17cac7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a766e4e3df24d10c1e3ed1aab17cac7f3">More...</a><br /></td></tr>
<tr class="separator:a766e4e3df24d10c1e3ed1aab17cac7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee95d7ebc08e3dacb5b162dcd4dd6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:aee95d7ebc08e3dacb5b162dcd4dd6b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#aee95d7ebc08e3dacb5b162dcd4dd6b89">More...</a><br /></td></tr>
<tr class="separator:aee95d7ebc08e3dacb5b162dcd4dd6b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df5804dd1e156981a2fede16ab9b3ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:a8df5804dd1e156981a2fede16ab9b3ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a8df5804dd1e156981a2fede16ab9b3ce">More...</a><br /></td></tr>
<tr class="separator:a8df5804dd1e156981a2fede16ab9b3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884344f9a7bfb0b23a6fb1119a1381be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a884344f9a7bfb0b23a6fb1119a1381be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a884344f9a7bfb0b23a6fb1119a1381be">More...</a><br /></td></tr>
<tr class="separator:a884344f9a7bfb0b23a6fb1119a1381be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11eef9299d61e393a1d8b04914a71a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:ac11eef9299d61e393a1d8b04914a71a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ac11eef9299d61e393a1d8b04914a71a3">More...</a><br /></td></tr>
<tr class="separator:ac11eef9299d61e393a1d8b04914a71a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1115c31b4931e10b3f448a7c763b3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a4a1115c31b4931e10b3f448a7c763b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a4a1115c31b4931e10b3f448a7c763b3c">More...</a><br /></td></tr>
<tr class="separator:a4a1115c31b4931e10b3f448a7c763b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d9bb359134d658b443badba9bedec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ac7d9bb359134d658b443badba9bedec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ac7d9bb359134d658b443badba9bedec7">More...</a><br /></td></tr>
<tr class="separator:ac7d9bb359134d658b443badba9bedec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce9bb9d58901cd408955bceec8bd325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a8ce9bb9d58901cd408955bceec8bd325"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a8ce9bb9d58901cd408955bceec8bd325">More...</a><br /></td></tr>
<tr class="separator:a8ce9bb9d58901cd408955bceec8bd325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b19eccf2dc98c8dc09f3d8fb959726"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:ae5b19eccf2dc98c8dc09f3d8fb959726"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#ae5b19eccf2dc98c8dc09f3d8fb959726">More...</a><br /></td></tr>
<tr class="separator:ae5b19eccf2dc98c8dc09f3d8fb959726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cd6a20049acedd2d3513c572643288"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:a28cd6a20049acedd2d3513c572643288"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#a28cd6a20049acedd2d3513c572643288">More...</a><br /></td></tr>
<tr class="separator:a28cd6a20049acedd2d3513c572643288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0556067b3ceeac32c73deb28d4d825"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:aef0556067b3ceeac32c73deb28d4d825"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../df/d30/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d265_1_1_0d313.html#aef0556067b3ceeac32c73deb28d4d825">More...</a><br /></td></tr>
<tr class="separator:aef0556067b3ceeac32c73deb28d4d825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb01232202fa3b6e0cd29a83fc59b110"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afb01232202fa3b6e0cd29a83fc59b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02265c1dd767d9c94f06e93826ef9924"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a02265c1dd767d9c94f06e93826ef9924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc8588d7f9e3ee274916d23c3fec8bd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a6dc8588d7f9e3ee274916d23c3fec8bd">ECX</a></td></tr>
<tr class="separator:a6dc8588d7f9e3ee274916d23c3fec8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff540a5115600a9818394ff377845dc7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a880444e6846a0b6c44007fec94de9cc7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa033384be25e43829ee99cf85f4b3530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:aa033384be25e43829ee99cf85f4b3530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#aa033384be25e43829ee99cf85f4b3530">More...</a><br /></td></tr>
<tr class="separator:aa033384be25e43829ee99cf85f4b3530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c65e240e7a47ea12531458c74b8993f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a8c65e240e7a47ea12531458c74b8993f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a8c65e240e7a47ea12531458c74b8993f">More...</a><br /></td></tr>
<tr class="separator:a8c65e240e7a47ea12531458c74b8993f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70123a527b6ff8112967b9fa94510950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a70123a527b6ff8112967b9fa94510950"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a70123a527b6ff8112967b9fa94510950">More...</a><br /></td></tr>
<tr class="separator:a70123a527b6ff8112967b9fa94510950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f90cb69b483885b37f09736bb59be4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:aa9f90cb69b483885b37f09736bb59be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#aa9f90cb69b483885b37f09736bb59be4">More...</a><br /></td></tr>
<tr class="separator:aa9f90cb69b483885b37f09736bb59be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca41e4fb960062cb4484ce4d0267ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:a7ca41e4fb960062cb4484ce4d0267ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a7ca41e4fb960062cb4484ce4d0267ad4">More...</a><br /></td></tr>
<tr class="separator:a7ca41e4fb960062cb4484ce4d0267ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb7628ca2ab20a221d9025ca94a209b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a3bb7628ca2ab20a221d9025ca94a209b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a3bb7628ca2ab20a221d9025ca94a209b">More...</a><br /></td></tr>
<tr class="separator:a3bb7628ca2ab20a221d9025ca94a209b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb56e3f1d2993b115684febfcc1c42a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:afb56e3f1d2993b115684febfcc1c42a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#afb56e3f1d2993b115684febfcc1c42a5">More...</a><br /></td></tr>
<tr class="separator:afb56e3f1d2993b115684febfcc1c42a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d6c4ec2ba44881be0f418015b8c9c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a23d6c4ec2ba44881be0f418015b8c9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a23d6c4ec2ba44881be0f418015b8c9c8">More...</a><br /></td></tr>
<tr class="separator:a23d6c4ec2ba44881be0f418015b8c9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496e30b6ab23ac3fd77e91493c225d86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a496e30b6ab23ac3fd77e91493c225d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a496e30b6ab23ac3fd77e91493c225d86">More...</a><br /></td></tr>
<tr class="separator:a496e30b6ab23ac3fd77e91493c225d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa963a758828382aa1d02b70d1a4d0ceb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:aa963a758828382aa1d02b70d1a4d0ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#aa963a758828382aa1d02b70d1a4d0ceb">More...</a><br /></td></tr>
<tr class="separator:aa963a758828382aa1d02b70d1a4d0ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c91dad4fe5ceea1785b43eb456cb381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a6c91dad4fe5ceea1785b43eb456cb381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a6c91dad4fe5ceea1785b43eb456cb381">More...</a><br /></td></tr>
<tr class="separator:a6c91dad4fe5ceea1785b43eb456cb381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5c7fc18b3f93b2cf2b8f5c3ec10e10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:afe5c7fc18b3f93b2cf2b8f5c3ec10e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a> is available.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#afe5c7fc18b3f93b2cf2b8f5c3ec10e10">More...</a><br /></td></tr>
<tr class="separator:afe5c7fc18b3f93b2cf2b8f5c3ec10e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389de370bc2fd9450e3af74ecd042476"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a389de370bc2fd9450e3af74ecd042476"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a389de370bc2fd9450e3af74ecd042476">More...</a><br /></td></tr>
<tr class="separator:a389de370bc2fd9450e3af74ecd042476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c3d53dbb88c11155d0f497205130e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a43c3d53dbb88c11155d0f497205130e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a43c3d53dbb88c11155d0f497205130e2">More...</a><br /></td></tr>
<tr class="separator:a43c3d53dbb88c11155d0f497205130e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4722e96436bc4d517d928bccdd8bd446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a4722e96436bc4d517d928bccdd8bd446"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a4722e96436bc4d517d928bccdd8bd446">More...</a><br /></td></tr>
<tr class="separator:a4722e96436bc4d517d928bccdd8bd446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed88da6d06820b96f720eae460ce8805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:aed88da6d06820b96f720eae460ce8805"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#aed88da6d06820b96f720eae460ce8805">More...</a><br /></td></tr>
<tr class="separator:aed88da6d06820b96f720eae460ce8805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a451536c62b95c6bfcbd891df3cf1e00a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a451536c62b95c6bfcbd891df3cf1e00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a451536c62b95c6bfcbd891df3cf1e00a">More...</a><br /></td></tr>
<tr class="separator:a451536c62b95c6bfcbd891df3cf1e00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2516f05e4295ff2a6ee84f271847843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:af2516f05e4295ff2a6ee84f271847843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#af2516f05e4295ff2a6ee84f271847843">More...</a><br /></td></tr>
<tr class="separator:af2516f05e4295ff2a6ee84f271847843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2647aa3f658732a9617c01fc5a600fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:a2647aa3f658732a9617c01fc5a600fd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a2647aa3f658732a9617c01fc5a600fd8">More...</a><br /></td></tr>
<tr class="separator:a2647aa3f658732a9617c01fc5a600fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3992e964d5043ab25c9cb62aa4bcdf6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a3992e964d5043ab25c9cb62aa4bcdf6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a3992e964d5043ab25c9cb62aa4bcdf6e">More...</a><br /></td></tr>
<tr class="separator:a3992e964d5043ab25c9cb62aa4bcdf6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66640b6df5f83374ccb3022ec46de9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ac66640b6df5f83374ccb3022ec46de9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#ac66640b6df5f83374ccb3022ec46de9e">More...</a><br /></td></tr>
<tr class="separator:ac66640b6df5f83374ccb3022ec46de9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218f47ae9a69ad41b02d453be453b3e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a218f47ae9a69ad41b02d453be453b3e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a218f47ae9a69ad41b02d453be453b3e3">More...</a><br /></td></tr>
<tr class="separator:a218f47ae9a69ad41b02d453be453b3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c91d5743df92530ec7629bfd249e6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:a71c91d5743df92530ec7629bfd249e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a71c91d5743df92530ec7629bfd249e6c">More...</a><br /></td></tr>
<tr class="separator:a71c91d5743df92530ec7629bfd249e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955eeadb476a22bf6b968732a38b5d16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a955eeadb476a22bf6b968732a38b5d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a955eeadb476a22bf6b968732a38b5d16">More...</a><br /></td></tr>
<tr class="separator:a955eeadb476a22bf6b968732a38b5d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8139cffb214515fdd543c0b606434bf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a8139cffb214515fdd543c0b606434bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a8139cffb214515fdd543c0b606434bf3">More...</a><br /></td></tr>
<tr class="separator:a8139cffb214515fdd543c0b606434bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c80b097c154ae2272fae54e54d7132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a79c80b097c154ae2272fae54e54d7132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a79c80b097c154ae2272fae54e54d7132">More...</a><br /></td></tr>
<tr class="separator:a79c80b097c154ae2272fae54e54d7132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02232fa63b24c4531415a124b7a2d863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a02232fa63b24c4531415a124b7a2d863"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a>.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a02232fa63b24c4531415a124b7a2d863">More...</a><br /></td></tr>
<tr class="separator:a02232fa63b24c4531415a124b7a2d863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564273199d246f63477794c87aa22cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a564273199d246f63477794c87aa22cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#a564273199d246f63477794c87aa22cf5">More...</a><br /></td></tr>
<tr class="separator:a564273199d246f63477794c87aa22cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a9581e05c87e564ba64d4583b5239f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:ae9a9581e05c87e564ba64d4583b5239f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES <a class="el" href="../../d1/d87/uart_8c.html#d0/d3e/unionMSR">MSR</a> (lists model-specific core capabilities)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#ae9a9581e05c87e564ba64d4583b5239f">More...</a><br /></td></tr>
<tr class="separator:ae9a9581e05c87e564ba64d4583b5239f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab597cb024fb5c8967a98224f08afb530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:ab597cb024fb5c8967a98224f08afb530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../de/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d270_1_1_0d341.html#ab597cb024fb5c8967a98224f08afb530">More...</a><br /></td></tr>
<tr class="separator:ab597cb024fb5c8967a98224f08afb530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a880444e6846a0b6c44007fec94de9cc7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a880444e6846a0b6c44007fec94de9cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9d0492671081f1f497275f765835e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adb9d0492671081f1f497275f765835e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff540a5115600a9818394ff377845dc7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#aff540a5115600a9818394ff377845dc7">EDX</a></td></tr>
<tr class="separator:aff540a5115600a9818394ff377845dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00483">483</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ac6318e76f0b8765a2518a68e4ba9fc1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6318e76f0b8765a2518a68e4ba9fc1d">&#9670;&nbsp;</a></span>__intel_cpuid_init2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CPU::x86::Intel::CPUID0x00000007_0::__intel_cpuid_init2 </td>
          <td>(</td>
          <td class="paramtype">0x00000007&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">0x0&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_0&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="afe520a74af29e3a8184da2f13ad8c00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe520a74af29e3a8184da2f13ad8c00b">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5a4c962a7c8202e668cce06edcc75c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a4c962a7c8202e668cce06edcc75c2">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="a6dc8588d7f9e3ee274916d23c3fec8bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc8588d7f9e3ee274916d23c3fec8bd">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d7/dfc/cpu_8cpp_source.html#l00246">CPU::GetCPUFeat()</a>.</p>

</div>
</div>
<a id="aff540a5115600a9818394ff377845dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff540a5115600a9818394ff377845dc7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
