KEY LIBERO "11.6"
KEY CAPTURE "11.6.0.34"
KEY DEFAULT_IMPORT_LOC "D:\Actelprj\M1AGL_CD_v1.5\Sample Design\LiberoProject\Example_M1AGL_UJTAG\constraint"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VendorTechnology_Family "ProASIC3L"
KEY VendorTechnology_Die "M1IS8X8M2LDP"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS33"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "full_system::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST FileManager
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="437"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\full_system\full_system.cxf,actgen_cxf"
STATE="utd"
TIME="1460431822"
SIZE="14898"
ENDFILE
VALUE "<project>\component\work\full_system\full_system.v,hdl"
STATE="utd"
TIME="1460431820"
SIZE="22392"
PARENT="<project>\component\work\full_system\full_system.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\full_sys\full_sys.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="10516"
ENDFILE
VALUE "<project>\component\work\full_sys\full_sys.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="18235"
PARENT="<project>\component\work\full_sys\full_sys.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\geiger_integration\geiger_integration.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="3802"
ENDFILE
VALUE "<project>\component\work\geiger_integration\geiger_integration.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="5757"
PARENT="<project>\component\work\geiger_integration\geiger_integration.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\I2C_integration\I2C_integration.cxf,actgen_cxf"
STATE="utd"
TIME="1460146189"
SIZE="3890"
ENDFILE
VALUE "<project>\component\work\I2C_integration\I2C_integration.v,hdl"
STATE="utd"
TIME="1460146189"
SIZE="5689"
PARENT="<project>\component\work\I2C_integration\I2C_integration.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\master_mode\master_mode.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="2924"
ENDFILE
VALUE "<project>\component\work\master_mode\master_mode.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="3971"
PARENT="<project>\component\work\master_mode\master_mode.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\memory_test\memory_test.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="10149"
ENDFILE
VALUE "<project>\component\work\memory_test\memory_test.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="16158"
PARENT="<project>\component\work\memory_test\memory_test.cxf"
ENDFILE
VALUE "<project>\component\work\spi_test\spi_test.cxf,actgen_cxf"
STATE="utd"
TIME="1458335789"
SIZE="3243"
ENDFILE
VALUE "<project>\component\work\sram_test\sram_test.cxf,actgen_cxf"
STATE="utd"
TIME="1459816882"
SIZE="13163"
ENDFILE
VALUE "<project>\component\work\sram_test\sram_test.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="18421"
PARENT="<project>\component\work\sram_test\sram_test.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\transceiver_integration\transceiver_integration.cxf,actgen_cxf"
STATE="utd"
TIME="1460050716"
SIZE="4540"
ENDFILE
VALUE "<project>\component\work\transceiver_integration\transceiver_integration.v,hdl"
STATE="utd"
TIME="1460050715"
SIZE="8404"
PARENT="<project>\component\work\transceiver_integration\transceiver_integration.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ.adb,adb"
STATE="ood"
TIME="1458335789"
SIZE="53760"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="1085"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba.sdf,ba_sdf"
STATE="ood"
TIME="1458335789"
SIZE="36810"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba.v,ba_hdl"
STATE="ood"
TIME="1458335789"
SIZE="12040"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_ba_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="939"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_compile_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="8437"
ENDFILE
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_placeroute_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="2639"
ENDFILE
VALUE "<project>\designer\impl1\full_sys.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="176"
ENDFILE
VALUE "<project>\designer\impl1\full_system.adb,adb"
STATE="ood"
TIME="1460320653"
SIZE="4195840"
ENDFILE
VALUE "<project>\designer\impl1\full_system.ide_des,ide_des"
STATE="utd"
TIME="1460320654"
SIZE="1051"
ENDFILE
VALUE "<project>\designer\impl1\full_system.pdb,pdb"
STATE="ood"
TIME="1460432230"
SIZE="1506700"
ENDFILE
VALUE "<project>\designer\impl1\full_system_ba.sdf,ba_sdf"
STATE="ood"
TIME="1460083256"
SIZE="1942166"
ENDFILE
VALUE "<project>\designer\impl1\full_system_ba.v,ba_hdl"
STATE="ood"
TIME="1460083256"
SIZE="1013448"
ENDFILE
VALUE "<project>\designer\impl1\full_system_ba_log.rpt,log"
STATE="utd"
TIME="1460083257"
SIZE="879"
ENDFILE
VALUE "<project>\designer\impl1\full_system_compile_log.rpt,log"
STATE="utd"
TIME="1460431928"
SIZE="10959"
ENDFILE
VALUE "<project>\designer\impl1\full_system_fp\full_system.pro,pro"
STATE="utd"
TIME="1460316999"
SIZE="2497"
ENDFILE
VALUE "<project>\designer\impl1\full_system_fp\projectData\full_system.pdb,pdb"
STATE="utd"
TIME="1460316999"
SIZE="1506596"
ENDFILE
VALUE "<project>\designer\impl1\full_system_placeroute_log.rpt,log"
STATE="utd"
TIME="1460432153"
SIZE="2543"
ENDFILE
VALUE "<project>\designer\impl1\full_system_prgdata_log.rpt,log"
STATE="utd"
TIME="1460432232"
SIZE="846"
ENDFILE
VALUE "<project>\designer\impl1\full_system_verifytiming_log.rpt,log"
STATE="utd"
TIME="1460432184"
SIZE="1245"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration.adb,adb"
STATE="ood"
TIME="1458335789"
SIZE="537088"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="1067"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration.pdb,pdb"
STATE="ood"
TIME="1458335789"
SIZE="193746"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration_ba.sdf,ba_sdf"
STATE="ood"
TIME="1458335789"
SIZE="342034"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration_compile_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="9943"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration_fp\geiger_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="2539"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration_fp\projectData\geiger_integration.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1506503"
ENDFILE
VALUE "<project>\designer\impl1\geiger_integration_prgdata_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="945"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration.adb,adb"
STATE="ood"
TIME="1459816471"
SIZE="971264"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration.ide_des,ide_des"
STATE="utd"
TIME="1459816471"
SIZE="949"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration.pdb,pdb"
STATE="ood"
TIME="1459816471"
SIZE="1506151"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration\projectData\I2C_integration.pdb,pdb"
STATE="utd"
TIME="1459816471"
SIZE="1506151"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration_compile_log.rpt,log"
STATE="utd"
TIME="1459816471"
SIZE="9706"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration_placeroute_log.rpt,log"
STATE="utd"
TIME="1459816471"
SIZE="2464"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration_prgdata_log.rpt,log"
STATE="utd"
TIME="1459816471"
SIZE="613"
ENDFILE
VALUE "<project>\designer\impl1\I2C_integration_verifytiming_log.rpt,log"
STATE="utd"
TIME="1459816471"
SIZE="1158"
ENDFILE
VALUE "<project>\designer\impl1\i2c_interface_test_ba_log.rpt,log"
STATE="utd"
TIME="1460146189"
SIZE="802"
ENDFILE
VALUE "<project>\designer\impl1\i2c_interface_test_compile_log.rpt,log"
STATE="utd"
TIME="1460146189"
SIZE="9300"
ENDFILE
VALUE "<project>\designer\impl1\i2c_interface_test_placeroute_log.rpt,log"
STATE="utd"
TIME="1460146189"
SIZE="2494"
ENDFILE
VALUE "<project>\designer\impl1\master_mode.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="176"
ENDFILE
VALUE "<project>\designer\impl1\read_buffer.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="233"
ENDFILE
VALUE "<project>\designer\impl1\spi_master.ide_des,ide_des"
STATE="utd"
TIME="1459298698"
SIZE="232"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.adb,adb"
STATE="ood"
TIME="1458335789"
SIZE="193024"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="1047"
ENDFILE
VALUE "<project>\designer\impl1\spi_test.pdb,pdb"
STATE="ood"
TIME="1458335789"
SIZE="1506554"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba.sdf,ba_sdf"
STATE="ood"
TIME="1458335789"
SIZE="119097"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba.v,ba_hdl"
STATE="ood"
TIME="1458335789"
SIZE="67973"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_ba_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="867"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_compile_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="9366"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\projectData\spi_test.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1506554"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_fp\spi_test.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\spi_test_timingconstraints_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="465"
ENDFILE
VALUE "<project>\designer\impl1\sram_test.adb,adb"
STATE="ood"
TIME="1458335789"
SIZE="1860608"
ENDFILE
VALUE "<project>\designer\impl1\sram_test.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="1045"
ENDFILE
VALUE "<project>\designer\impl1\sram_test.pdb,pdb"
STATE="ood"
TIME="1458335789"
SIZE="1506527"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_ba.sdf,ba_sdf"
STATE="ood"
TIME="1458335789"
SIZE="1090291"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_ba.v,ba_hdl"
STATE="ood"
TIME="1458335789"
SIZE="583934"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_ba_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="867"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_compile_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="11029"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_fp\projectData\sram_test.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1506527"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_fp\sram_test.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\sram_test_prgdata_log.rpt,log"
STATE="utd"
TIME="1458335789"
SIZE="838"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration.adb,adb"
STATE="ood"
TIME="1459551198"
SIZE="1656320"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration.ide_des,ide_des"
STATE="utd"
TIME="1459551198"
SIZE="1087"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration.pdb,pdb"
STATE="ood"
TIME="1459551349"
SIZE="1506284"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_2.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1506137"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_ba.sdf,ba_sdf"
STATE="ood"
TIME="1459303870"
SIZE="497158"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_ba.v,ba_hdl"
STATE="ood"
TIME="1459303869"
SIZE="271844"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_ba_log.rpt,log"
STATE="utd"
TIME="1459303870"
SIZE="951"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_compile_log.rpt,log"
STATE="utd"
TIME="1459551098"
SIZE="10553"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp\projectData\transceiver_integration.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1505937"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp\transceiver_integration_fp.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_10\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_11\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_12\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_13\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_14\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_15\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_16\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_17\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_18\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_19\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_1\projectData\transceiver_integration.pdb,pdb"
STATE="utd"
TIME="1458335789"
SIZE="1506566"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_1\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_20\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_21\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_22\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_23\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_24\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_25\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_26\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_27\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_28\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_29\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_2\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_30\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_31\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_32\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_33\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_34\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_35\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_3\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_4\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_5\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_6\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_7\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_8\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_fp_9\transceiver_integration.pro,pro"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_placeroute_log.rpt,log"
STATE="utd"
TIME="1459551155"
SIZE="4271"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_prgdata_log.rpt,log"
STATE="utd"
TIME="1459551199"
SIZE="894"
ENDFILE
VALUE "<project>\designer\impl1\transceiver_integration_verifytiming_log.rpt,log"
STATE="utd"
TIME="1459551161"
SIZE="1610"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.adb,adb"
STATE="ood"
TIME="1458335789"
SIZE="65536"
ENDFILE
VALUE "<project>\designer\impl1\write_address_traversal.ide_des,ide_des"
STATE="utd"
TIME="1458335789"
SIZE="1097"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_100KHZ.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1024"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_10HZ.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="970"
ENDFILE
VALUE "<project>\hdl\clock_div_1MHZ_1KHZ.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="967"
ENDFILE
VALUE "<project>\hdl\clock_div_26MHZ_1MHZ.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="967"
ENDFILE
VALUE "<project>\hdl\dummy_mem.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1206"
ENDFILE
VALUE "<project>\hdl\geig_data_handling.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="2439"
ENDFILE
VALUE "<project>\hdl\i2c_interface2.v,hdl"
STATE="utd"
TIME="1460434020"
SIZE="13391"
ENDFILE
VALUE "<project>\hdl\mag_data_handling.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="669"
ENDFILE
VALUE "<project>\hdl\mag_i2c_interface.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="758"
ENDFILE
VALUE "<project>\hdl\mag_test_data.v,hdl"
STATE="utd"
TIME="1459912135"
SIZE="1181"
ENDFILE
VALUE "<project>\hdl\memory_controller.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="6692"
ENDFILE
VALUE "<project>\hdl\nor_flash_interface.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="10053"
ENDFILE
VALUE "<project>\hdl\orbit_control.v,hdl"
STATE="utd"
TIME="1459819424"
SIZE="2532"
ENDFILE
VALUE "<project>\hdl\read_address_traversal.v,hdl"
STATE="utd"
TIME="1460428535"
SIZE="1579"
ENDFILE
VALUE "<project>\hdl\read_buffer.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="3250"
ENDFILE
VALUE "<project>\hdl\reset_pulse.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="866"
ENDFILE
VALUE "<project>\hdl\sdram_interface.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="17146"
ENDFILE
VALUE "<project>\hdl\sdram_memory_controller.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="6974"
ENDFILE
VALUE "<project>\hdl\sdram_read_address_traversal.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1851"
ENDFILE
VALUE "<project>\hdl\sdram_write_address_traversal.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1367"
ENDFILE
VALUE "<project>\hdl\spi_data_out.v,hdl"
STATE="utd"
TIME="1460431664"
SIZE="1032"
ENDFILE
VALUE "<project>\hdl\SPI_Master.v,hdl"
STATE="utd"
TIME="1460082945"
SIZE="8241"
ENDFILE
VALUE "<project>\hdl\spi_mode_config.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="40945"
ENDFILE
VALUE "<project>\hdl\spi_mode_config2.v,hdl"
STATE="utd"
TIME="1460319728"
SIZE="46315"
ENDFILE
VALUE "<project>\hdl\sram_interface.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="9937"
ENDFILE
VALUE "<project>\hdl\sram_test_sim.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1767"
ENDFILE
VALUE "<project>\hdl\test_constants_spi.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="865"
ENDFILE
VALUE "<project>\hdl\test_harness.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1144"
ENDFILE
VALUE "<project>\hdl\test_harness_geiger_stack.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="1742"
ENDFILE
VALUE "<project>\hdl\timestamp.v,hdl"
STATE="utd"
TIME="1458335789"
SIZE="712"
ENDFILE
VALUE "<project>\hdl\write_address_traversal.v,hdl"
STATE="utd"
TIME="1460428461"
SIZE="1311"
ENDFILE
VALUE "<project>\simulation\CLK_div_test_presynth_simulation.log,log"
STATE="utd"
TIME="1458335789"
SIZE="2433"
ENDFILE
VALUE "<project>\simulation\clk_test_presynth_simulation.log,log"
STATE="utd"
TIME="1458335789"
SIZE="2044"
ENDFILE
VALUE "<project>\simulation\dummy_test_presynth_simulation.log,log"
STATE="utd"
TIME="1458335789"
SIZE="2012"
ENDFILE
VALUE "<project>\simulation\I2C_integration_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1459816472"
SIZE="5364"
ENDFILE
VALUE "<project>\simulation\master_mode_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1458335789"
SIZE="4581"
ENDFILE
VALUE "<project>\simulation\run.do,do"
STATE="utd"
TIME="1460147708"
SIZE="1820"
ENDFILE
VALUE "<project>\simulation\spi_master_tb3_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2028"
ENDFILE
VALUE "<project>\simulation\spi_mode_config_tb_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3568"
ENDFILE
VALUE "<project>\simulation\tb_clk_div_26M_1M_postlayout_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3415"
ENDFILE
VALUE "<project>\simulation\tb_clk_div_26M_1M_postsynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2698"
ENDFILE
VALUE "<project>\simulation\tb_clock_div_1MHZ_100KHZ_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2132"
ENDFILE
VALUE "<project>\simulation\tb_geiger_integration_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="5785"
ENDFILE
VALUE "<project>\simulation\tb_geig_data_handling_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2536"
ENDFILE
VALUE "<project>\simulation\tb_memory_controller_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="6294"
ENDFILE
VALUE "<project>\simulation\tb_memory_test_postsynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="5239"
ENDFILE
VALUE "<project>\simulation\tb_orbit_control_presynth_simulation.log,log"
STATE="utd"
TIME="1459392601"
SIZE="6132"
ENDFILE
VALUE "<project>\simulation\tb_read_address_traversal_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="15931"
ENDFILE
VALUE "<project>\simulation\tb_read_buffer_postsynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3390"
ENDFILE
VALUE "<project>\simulation\tb_read_buffer_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2576"
ENDFILE
VALUE "<project>\simulation\tb_reset_pulse_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="7368"
ENDFILE
VALUE "<project>\simulation\tb_sdram_interface_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2078"
ENDFILE
VALUE "<project>\simulation\tb_spi_master_postsynth_simulation.log,log"
STATE="utd"
TIME="1459299486"
SIZE="3321"
ENDFILE
VALUE "<project>\simulation\tb_spi_master_presynth_simulation.log,log"
STATE="utd"
TIME="1459298654"
SIZE="7509"
ENDFILE
VALUE "<project>\simulation\tb_spi_test_postlayout_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3872"
ENDFILE
VALUE "<project>\simulation\tb_spi_test_postsynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3580"
ENDFILE
VALUE "<project>\simulation\tb_spi_test_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="3731"
ENDFILE
VALUE "<project>\simulation\tb_test_harness_geig_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="15335"
ENDFILE
VALUE "<project>\simulation\tb_tranceiver_integration_presynth_simulation.log,log"
STATE="utd"
TIME="1460051035"
SIZE="24676"
ENDFILE
VALUE "<project>\simulation\testbench_timestamp_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2059"
ENDFILE
VALUE "<project>\simulation\timestamp_testbench_presynth_simulation.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2059"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1458335790"
SIZE="1480"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.gen,gen"
STATE="utd"
TIME="1458335790"
SIZE="587"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2848"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_1MHZ\CLK_1MHZ.v,hdl"
STATE="utd"
TIME="1458335790"
SIZE="2760"
PARENT="<project>\smartgen\CLK_1MHZ\CLK_1MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1458335790"
SIZE="1484"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.gen,gen"
STATE="utd"
TIME="1458335790"
SIZE="589"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2853"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_26MHZ\CLK_26MHZ.v,hdl"
STATE="utd"
TIME="1458335790"
SIZE="2764"
PARENT="<project>\smartgen\CLK_26MHZ\CLK_26MHZ.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf,actgen_cxf"
STATE="utd"
TIME="1458335790"
SIZE="1488"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.gen,gen"
STATE="utd"
TIME="1458335790"
SIZE="589"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.log,log"
STATE="utd"
TIME="1458335790"
SIZE="2782"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v,hdl"
STATE="utd"
TIME="1458335790"
SIZE="2714"
PARENT="<project>\smartgen\CLK_6_5MHZ\CLK_6_5MHZ.cxf"
ENDFILE
VALUE "<project>\stimulus\dummy_mem_tb.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2196"
ENDFILE
VALUE "<project>\stimulus\dummy_test.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2025"
ENDFILE
VALUE "<project>\stimulus\i2c_ins_tb.v,tb_hdl"
STATE="utd"
TIME="1459816472"
SIZE="1575"
ENDFILE
VALUE "<project>\stimulus\I2C_integration_tb.v,tb_hdl"
STATE="utd"
TIME="1460146189"
SIZE="1950"
ENDFILE
VALUE "<project>\stimulus\i2c_interface2_tb.v,tb_hdl"
STATE="utd"
TIME="1460146189"
SIZE="2744"
ENDFILE
VALUE "<project>\stimulus\master_mode_tb.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2681"
ENDFILE
VALUE "<project>\stimulus\orbit_control_tb.v,tb_hdl"
STATE="utd"
TIME="1459391890"
SIZE="2305"
ENDFILE
VALUE "<project>\stimulus\spi_master_tb3.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2664"
ENDFILE
VALUE "<project>\stimulus\spi_mode_config_tb.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="3058"
ENDFILE
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2193"
ENDFILE
VALUE "<project>\stimulus\tb_clock_div_1MHZ_100KHZ.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2250"
ENDFILE
VALUE "<project>\stimulus\tb_full_system.v,tb_hdl"
STATE="utd"
TIME="1460066030"
SIZE="3198"
ENDFILE
VALUE "<project>\stimulus\tb_geiger_integration.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2065"
ENDFILE
VALUE "<project>\stimulus\tb_geiger_stack.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2187"
ENDFILE
VALUE "<project>\stimulus\tb_geig_data_handling.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2768"
ENDFILE
VALUE "<project>\stimulus\tb_memory_controller.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="3921"
ENDFILE
VALUE "<project>\stimulus\tb_memory_test.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2766"
ENDFILE
VALUE "<project>\stimulus\tb_orbit_control.v,tb_hdl"
STATE="utd"
TIME="1459392537"
SIZE="2443"
ENDFILE
VALUE "<project>\stimulus\tb_read_address_traversal.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2283"
ENDFILE
VALUE "<project>\stimulus\tb_read_buffer.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2535"
ENDFILE
VALUE "<project>\stimulus\tb_reset_pulse.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2116"
ENDFILE
VALUE "<project>\stimulus\tb_sdram_interface.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="3816"
ENDFILE
VALUE "<project>\stimulus\tb_spi_master.v,tb_hdl"
STATE="utd"
TIME="1459298404"
SIZE="2509"
ENDFILE
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="1818"
ENDFILE
VALUE "<project>\stimulus\tb_sram_test.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="3203"
ENDFILE
VALUE "<project>\stimulus\tb_test_harness_geig.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2494"
ENDFILE
VALUE "<project>\stimulus\tb_tranceiver_integration.v,tb_hdl"
STATE="utd"
TIME="1459300752"
SIZE="2166"
ENDFILE
VALUE "<project>\stimulus\testbench_timestamp.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2074"
ENDFILE
VALUE "<project>\stimulus\timestamp_testbench.v,tb_hdl"
STATE="utd"
TIME="1458335790"
SIZE="2087"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.edn,syn_edn"
STATE="ood"
TIME="1458335790"
SIZE="40366"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.so,so"
STATE="utd"
TIME="1458335790"
SIZE="283"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ.v,syn_hdl"
STATE="ood"
TIME="1458335790"
SIZE="11495"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1458335790"
SIZE="427"
ENDFILE
VALUE "<project>\synthesis\clock_div_26MHZ_1MHZ_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\full_sys.so,so"
STATE="utd"
TIME="1458335790"
SIZE="259"
ENDFILE
VALUE "<project>\synthesis\full_system.edn,syn_edn"
STATE="ood"
TIME="1460320215"
SIZE="1951885"
ENDFILE
VALUE "<project>\synthesis\full_system.so,so"
STATE="utd"
TIME="1460320215"
SIZE="262"
ENDFILE
VALUE "<project>\synthesis\full_system.v,syn_hdl"
STATE="ood"
TIME="1460082998"
SIZE="611573"
ENDFILE
VALUE "<project>\synthesis\full_system_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1460320215"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\full_system_syn.prj,prj"
STATE="utd"
TIME="1460320216"
SIZE="3815"
ENDFILE
VALUE "<project>\synthesis\full_sys_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1458335790"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\full_sys_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\geiger_integration.edn,syn_edn"
STATE="utd"
TIME="1458335790"
SIZE="351842"
ENDFILE
VALUE "<project>\synthesis\geiger_integration.so,so"
STATE="utd"
TIME="1458335790"
SIZE="276"
ENDFILE
VALUE "<project>\synthesis\geiger_integration.v,syn_hdl"
STATE="ood"
TIME="1458335790"
SIZE="136804"
ENDFILE
VALUE "<project>\synthesis\geiger_integration_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1458335790"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\geiger_integration_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\I2C_integration.edn,syn_edn"
STATE="ood"
TIME="1459816472"
SIZE="507087"
ENDFILE
VALUE "<project>\synthesis\I2C_integration.so,so"
STATE="utd"
TIME="1459816472"
SIZE="213"
ENDFILE
VALUE "<project>\synthesis\I2C_integration_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1459816472"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\I2C_integration_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\read_buffer.edn,syn_edn"
STATE="ood"
TIME="1458335790"
SIZE="102176"
ENDFILE
VALUE "<project>\synthesis\read_buffer.so,so"
STATE="utd"
TIME="1458335790"
SIZE="262"
ENDFILE
VALUE "<project>\synthesis\read_buffer.v,syn_hdl"
STATE="ood"
TIME="1458335790"
SIZE="29470"
ENDFILE
VALUE "<project>\synthesis\read_buffer_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1458335790"
SIZE="514"
ENDFILE
VALUE "<project>\synthesis\read_buffer_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\spi_master.edn,syn_edn"
STATE="ood"
TIME="1459298695"
SIZE="50148"
ENDFILE
VALUE "<project>\synthesis\spi_master.so,so"
STATE="utd"
TIME="1459298695"
SIZE="260"
ENDFILE
VALUE "<project>\synthesis\spi_master.v,syn_hdl"
STATE="ood"
TIME="1459298705"
SIZE="11007"
ENDFILE
VALUE "<project>\synthesis\spi_master_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1459298695"
SIZE="399"
ENDFILE
VALUE "<project>\synthesis\spi_master_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\spi_test.edn,syn_edn"
STATE="ood"
TIME="1458335790"
SIZE="128270"
ENDFILE
VALUE "<project>\synthesis\spi_test.so,so"
STATE="utd"
TIME="1458335790"
SIZE="259"
ENDFILE
VALUE "<project>\synthesis\spi_test.v,syn_hdl"
STATE="ood"
TIME="1458335790"
SIZE="37660"
ENDFILE
VALUE "<project>\synthesis\spi_test_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1458335790"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\spi_test_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\sram_test.edn,syn_edn"
STATE="ood"
TIME="1458335790"
SIZE="977570"
ENDFILE
VALUE "<project>\synthesis\sram_test.so,so"
STATE="utd"
TIME="1458335790"
SIZE="258"
ENDFILE
VALUE "<project>\synthesis\sram_test.v,syn_hdl"
STATE="ood"
TIME="1458335790"
SIZE="400227"
ENDFILE
VALUE "<project>\synthesis\sram_test_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1458335790"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\sram_test_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\synwork\layer0.so,so"
STATE="utd"
TIME="1459908207"
SIZE="159"
ENDFILE
VALUE "<project>\synthesis\transceiver_integration.edn,syn_edn"
STATE="ood"
TIME="1459816472"
SIZE="503582"
ENDFILE
VALUE "<project>\synthesis\transceiver_integration.so,so"
STATE="utd"
TIME="1459816472"
SIZE="229"
ENDFILE
VALUE "<project>\synthesis\transceiver_integration.v,syn_hdl"
STATE="ood"
TIME="1459299760"
SIZE="152281"
ENDFILE
VALUE "<project>\synthesis\transceiver_integration_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1459551084"
SIZE="310"
ENDFILE
VALUE "<project>\synthesis\transceiver_integration_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.edn,syn_edn"
STATE="ood"
TIME="1458335791"
SIZE="41988"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal.so,so"
STATE="utd"
TIME="1458335791"
SIZE="289"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_sdc.sdc,syn_sdc"
STATE="ood"
TIME="1458335791"
SIZE="414"
ENDFILE
VALUE "<project>\synthesis\write_address_traversal_syn.prj,prj"
STATE="utd"
TIME="1459816500"
SIZE="0"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "clock_div_26MHZ_1MHZ::work"
FILE "<project>\hdl\clock_div_26MHZ_1MHZ.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\clock_div_26MHZ_1MHZ_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
LIST "full_system::work"
FILE "<project>\component\work\full_system\full_system.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_full_system.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "geiger_integration::work"
FILE "<project>\component\work\geiger_integration\geiger_integration.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_geiger_integration.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\geiger_integration.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "I2C_integration::work"
FILE "<project>\component\work\I2C_integration\I2C_integration.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\I2C_integration_tb.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "read_buffer::work"
FILE "<project>\hdl\read_buffer.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_read_buffer.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "spi_master::work"
FILE "<project>\hdl\SPI_Master.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_spi_master.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "spi_test::work"
FILE "<project>\component\work\spi_test\spi_test.cxf,actgen_cxf"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "sram_test::work"
FILE "<project>\component\work\sram_test\sram_test.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_sram_test.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\sram_test_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\sram_test_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
LIST "transceiver_integration::work"
FILE "<project>\component\work\transceiver_integration\transceiver_integration.v,hdl"
LIST AssociatedStimulus
VALUE "<project>\stimulus\tb_tranceiver_integration.v,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST transceiver_integration
VALUE "<project>\stimulus\tb_tranceiver_integration.v,tb_hdl"
ENDLIST
LIST clock_div_26MHZ_1MHZ
VALUE "<project>\stimulus\tb_clk_div_26M_1M.v,tb_hdl"
ENDLIST
LIST read_buffer
VALUE "<project>\stimulus\tb_read_buffer.v,tb_hdl"
ENDLIST
LIST spi_master
VALUE "<project>\stimulus\tb_spi_master.v,tb_hdl"
ENDLIST
LIST sram_test
VALUE "<project>\stimulus\tb_sram_test.v,tb_hdl"
ENDLIST
LIST spi_test
VALUE "<project>\stimulus\tb_spi_test.v,tb_hdl"
ENDLIST
LIST I2C_integration
VALUE "<project>\stimulus\I2C_integration_tb.v,tb_hdl"
ENDLIST
LIST geiger_integration
VALUE "<project>\stimulus\tb_geiger_integration.v,tb_hdl"
ENDLIST
LIST full_system
VALUE "<project>\stimulus\tb_full_system.v,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=tb_full_system
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_v11.6\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_v11.6\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_v11.6\Designer\bin\FlashPro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_v11.6\Synopsys\Identify_ME_J201503M1\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "clock_div_26MHZ_1MHZ::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "full_system::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "geiger_integration::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSTIMULUS=StateSuccess
ideSYNTHESIS(<project>\synthesis\geiger_integration.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "I2C_integration::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "read_buffer::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "spi_master::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "spi_test::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "sram_test::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "transceiver_integration::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Programming Data:full_system_prgdata_log.rpt
HDL;hdl\spi_data_out.v;0
HDL;stimulus\tb_full_system.v;0
SmartDesign;full_system;0
HDL;hdl\spi_mode_config2.v;0
HDL;hdl\i2c_interface2.v;0
StartPage;StartPage;0
ACTIVEVIEW;hdl\i2c_interface2.v
ENDLIST
LIST ModuleSubBlockList
LIST "buffer_data_out::work","","FALSE","FALSE"
ENDLIST
LIST "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
ENDLIST
LIST "CLK_6_5MHZ::work","smartgen\CLK_6_5MHZ\CLK_6_5MHZ.v","TRUE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
ENDLIST
LIST "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
ENDLIST
LIST "constant_sensor_data::work","","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "dummy_mem::work","hdl\dummy_mem.v","FALSE","FALSE"
ENDLIST
LIST "full_sys::work","component\work\full_sys\full_sys.v","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "spi_mode_config::work","hdl\spi_mode_config.v","FALSE","FALSE"
SUBBLOCK "sram_interface::work","hdl\sram_interface.v","FALSE","FALSE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
SUBBLOCK "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "full_system::work","component\work\full_system\full_system.v","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "mag_test_data::work","hdl\mag_test_data.v","FALSE","FALSE"
SUBBLOCK "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "spi_data_out::work","hdl\spi_data_out.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "spi_mode_config2::work","hdl\spi_mode_config2.v","FALSE","FALSE"
SUBBLOCK "sram_interface::work","hdl\sram_interface.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
SUBBLOCK "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
SUBBLOCK "i2c_interface2::work","hdl\i2c_interface2.v","FALSE","FALSE"
ENDLIST
LIST "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "geiger_integration::work","component\work\geiger_integration\geiger_integration.v","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "I2C_integration::work","component\work\I2C_integration\I2C_integration.v","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
SUBBLOCK "i2c_interface2::work","hdl\i2c_interface2.v","FALSE","FALSE"
ENDLIST
LIST "i2c_interface2::work","hdl\i2c_interface2.v","FALSE","FALSE"
ENDLIST
LIST "mag_data_handling::work","hdl\mag_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "mag_i2c_interface::work","hdl\mag_i2c_interface.v","FALSE","FALSE"
ENDLIST
LIST "mag_test_data::work","hdl\mag_test_data.v","FALSE","FALSE"
ENDLIST
LIST "master_mode::work","component\work\master_mode\master_mode.v","TRUE","FALSE"
SUBBLOCK "dummy_mem::work","hdl\dummy_mem.v","FALSE","FALSE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "spi_mode_config2::work","hdl\spi_mode_config2.v","FALSE","FALSE"
ENDLIST
LIST "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
ENDLIST
LIST "memory_test::work","component\work\memory_test\memory_test.v","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "buffer_data_out::work","","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "constant_sensor_data::work","","FALSE","FALSE"
SUBBLOCK "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
SUBBLOCK "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "nor_flash_interface::work","hdl\nor_flash_interface.v","FALSE","FALSE"
ENDLIST
LIST "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
ENDLIST
LIST "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
ENDLIST
LIST "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
ENDLIST
LIST "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "sdram_memory_controller::work","hdl\sdram_memory_controller.v","FALSE","FALSE"
ENDLIST
LIST "sdram_read_address_traversal::work","hdl\sdram_read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "sdram_write_address_traversal::work","hdl\sdram_write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "spi_data_out::work","hdl\spi_data_out.v","FALSE","FALSE"
ENDLIST
LIST "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "spi_mode_config::work","hdl\spi_mode_config.v","FALSE","FALSE"
ENDLIST
LIST "spi_mode_config2::work","hdl\spi_mode_config2.v","FALSE","FALSE"
ENDLIST
LIST "spi_test::work","component\work\spi_test\spi_test.cxf","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "spi_mode_config::work","hdl\spi_mode_config.v","FALSE","FALSE"
SUBBLOCK "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "sram_interface::work","hdl\sram_interface.v","FALSE","FALSE"
ENDLIST
LIST "sram_test::work","component\work\sram_test\sram_test.v","TRUE","FALSE"
SUBBLOCK "CLK_1MHZ::work","smartgen\CLK_1MHZ\CLK_1MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_1MHZ_1KHZ::work","hdl\clock_div_1MHZ_1KHZ.v","FALSE","FALSE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
SUBBLOCK "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "sram_interface::work","hdl\sram_interface.v","FALSE","FALSE"
SUBBLOCK "sram_test_sim::work","hdl\sram_test_sim.v","FALSE","FALSE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
SUBBLOCK "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "sram_test_sim::work","hdl\sram_test_sim.v","FALSE","FALSE"
ENDLIST
LIST "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
ENDLIST
LIST "test_harness::work","hdl\test_harness.v","FALSE","FALSE"
ENDLIST
LIST "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "transceiver_integration::work","component\work\transceiver_integration\transceiver_integration.v","TRUE","FALSE"
SUBBLOCK "CLK_26MHZ::work","smartgen\CLK_26MHZ\CLK_26MHZ.v","TRUE","FALSE"
SUBBLOCK "clock_div_1MHZ_10HZ::work","hdl\clock_div_1MHZ_10HZ.v","FALSE","FALSE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
SUBBLOCK "spi_mode_config2::work","hdl\spi_mode_config2.v","FALSE","FALSE"
SUBBLOCK "test_constants_spi::work","hdl\test_constants_spi.v","FALSE","FALSE"
SUBBLOCK "spi_data_out::work","hdl\spi_data_out.v","FALSE","FALSE"
ENDLIST
LIST "write_address_traversal::work","hdl\write_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "dummy_mem_tb::work","stimulus\dummy_mem_tb.v","FALSE","TRUE"
SUBBLOCK "dummy_mem::work","hdl\dummy_mem.v","FALSE","FALSE"
ENDLIST
LIST "dummy_state::work","","FALSE","FALSE"
ENDLIST
LIST "dummy_test::work","stimulus\dummy_test.v","FALSE","TRUE"
SUBBLOCK "dummy_state::work","","FALSE","FALSE"
ENDLIST
LIST "i2c_ins::work","","FALSE","FALSE"
ENDLIST
LIST "i2c_ins_tb::work","stimulus\i2c_ins_tb.v","FALSE","TRUE"
SUBBLOCK "i2c_ins::work","","FALSE","FALSE"
ENDLIST
LIST "I2C_integration_tb::work","stimulus\I2C_integration_tb.v","FALSE","TRUE"
SUBBLOCK "I2C_integration::work","component\work\I2C_integration\I2C_integration.v","TRUE","FALSE"
ENDLIST
LIST "i2c_interface2_tb::work","stimulus\i2c_interface2_tb.v","FALSE","TRUE"
SUBBLOCK "i2c_interface2::work","hdl\i2c_interface2.v","FALSE","FALSE"
ENDLIST
LIST "master_mode_tb::work","stimulus\master_mode_tb.v","FALSE","TRUE"
SUBBLOCK "master_mode::work","component\work\master_mode\master_mode.v","TRUE","FALSE"
ENDLIST
LIST "orbit_control_tb::work","stimulus\orbit_control_tb.v","FALSE","TRUE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
ENDLIST
LIST "spi_master_tb3::work","stimulus\spi_master_tb3.v","FALSE","TRUE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "spi_mode_config_tb::work","stimulus\spi_mode_config_tb.v","FALSE","TRUE"
SUBBLOCK "spi_mode_config::work","hdl\spi_mode_config.v","FALSE","FALSE"
ENDLIST
LIST "tb_clk_div_26M_1M::work","stimulus\tb_clk_div_26M_1M.v","FALSE","TRUE"
SUBBLOCK "clock_div_26MHZ_1MHZ::work","hdl\clock_div_26MHZ_1MHZ.v","FALSE","FALSE"
ENDLIST
LIST "tb_clock_div_1MHZ_100KHZ::work","stimulus\tb_clock_div_1MHZ_100KHZ.v","FALSE","TRUE"
SUBBLOCK "clock_div_1MHZ_100KHZ::work","hdl\clock_div_1MHZ_100KHZ.v","FALSE","FALSE"
ENDLIST
LIST "tb_full_system::work","stimulus\tb_full_system.v","FALSE","TRUE"
SUBBLOCK "full_system::work","component\work\full_system\full_system.v","TRUE","FALSE"
ENDLIST
LIST "tb_geig_data_handling::work","stimulus\tb_geig_data_handling.v","FALSE","TRUE"
SUBBLOCK "geig_data_handling::work","hdl\geig_data_handling.v","FALSE","FALSE"
ENDLIST
LIST "tb_geiger_integration::work","stimulus\tb_geiger_integration.v","FALSE","TRUE"
SUBBLOCK "geiger_integration::work","component\work\geiger_integration\geiger_integration.v","TRUE","FALSE"
ENDLIST
LIST "tb_geiger_stack::work","stimulus\tb_geiger_stack.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "tb_memory_controller::work","stimulus\tb_memory_controller.v","FALSE","TRUE"
SUBBLOCK "memory_controller::work","hdl\memory_controller.v","FALSE","FALSE"
ENDLIST
LIST "tb_memory_test::work","stimulus\tb_memory_test.v","FALSE","TRUE"
SUBBLOCK "memory_test::work","component\work\memory_test\memory_test.v","TRUE","FALSE"
ENDLIST
LIST "tb_orbit_control::work","stimulus\tb_orbit_control.v","FALSE","TRUE"
SUBBLOCK "orbit_control::work","hdl\orbit_control.v","FALSE","FALSE"
ENDLIST
LIST "tb_read_address_traversal::work","stimulus\tb_read_address_traversal.v","FALSE","TRUE"
SUBBLOCK "read_address_traversal::work","hdl\read_address_traversal.v","FALSE","FALSE"
ENDLIST
LIST "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE","TRUE"
SUBBLOCK "read_buffer::work","hdl\read_buffer.v","FALSE","FALSE"
ENDLIST
LIST "tb_reset_pulse::work","stimulus\tb_reset_pulse.v","FALSE","TRUE"
SUBBLOCK "reset_pulse::work","hdl\reset_pulse.v","FALSE","FALSE"
ENDLIST
LIST "tb_sdram_interface::work","stimulus\tb_sdram_interface.v","FALSE","TRUE"
SUBBLOCK "sdram_interface::work","hdl\sdram_interface.v","FALSE","FALSE"
ENDLIST
LIST "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE","TRUE"
SUBBLOCK "spi_master::work","hdl\SPI_Master.v","FALSE","FALSE"
ENDLIST
LIST "tb_spi_test::work","stimulus\tb_spi_test.v","FALSE","TRUE"
SUBBLOCK "spi_test::work","component\work\spi_test\spi_test.cxf","TRUE","FALSE"
ENDLIST
LIST "tb_sram_test::work","stimulus\tb_sram_test.v","FALSE","TRUE"
SUBBLOCK "sram_test::work","component\work\sram_test\sram_test.v","TRUE","FALSE"
ENDLIST
LIST "tb_test_harness_geig::work","stimulus\tb_test_harness_geig.v","FALSE","TRUE"
SUBBLOCK "test_harness_geiger_stack::work","hdl\test_harness_geiger_stack.v","FALSE","FALSE"
ENDLIST
LIST "tb_tranceiver_integration::work","stimulus\tb_tranceiver_integration.v","FALSE","TRUE"
SUBBLOCK "transceiver_integration::work","component\work\transceiver_integration\transceiver_integration.v","TRUE","FALSE"
ENDLIST
LIST "testbench_timestamp::work","stimulus\testbench_timestamp.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
LIST "timestamp_testbench::work","stimulus\timestamp_testbench.v","FALSE","TRUE"
SUBBLOCK "timestamp::work","hdl\timestamp.v","FALSE","FALSE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
LIST "transceiver_integration::work"
ACTIVETESTBENCH "tb_tranceiver_integration::work","stimulus\tb_tranceiver_integration.v","FALSE"
ENDLIST
LIST "read_buffer::work"
ACTIVETESTBENCH "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE"
ENDLIST
LIST "spi_master::work"
ACTIVETESTBENCH "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE"
ENDLIST
LIST "sram_test::work"
ACTIVETESTBENCH "tb_sram_test::work","stimulus\tb_sram_test.v","FALSE"
ENDLIST
LIST "read_buffer::work"
ACTIVETESTBENCH "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE"
ENDLIST
LIST "spi_test::work"
ACTIVETESTBENCH "tb_spi_test::work","stimulus\tb_spi_test.v","FALSE"
ENDLIST
LIST "spi_master::work"
ACTIVETESTBENCH "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE"
ENDLIST
LIST "read_buffer::work"
ACTIVETESTBENCH "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE"
ENDLIST
LIST "spi_master::work"
ACTIVETESTBENCH "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE"
ENDLIST
LIST "geiger_integration::work"
ACTIVETESTBENCH "tb_geiger_integration::work","stimulus\tb_geiger_integration.v","FALSE"
ENDLIST
LIST "full_system::work"
ACTIVETESTBENCH "tb_full_system::work","stimulus\tb_full_system.v","FALSE"
ENDLIST
LIST "read_buffer::work"
ACTIVETESTBENCH "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE"
ENDLIST
LIST "spi_master::work"
ACTIVETESTBENCH "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE"
ENDLIST
LIST "read_buffer::work"
ACTIVETESTBENCH "tb_read_buffer::work","stimulus\tb_read_buffer.v","FALSE"
ENDLIST
LIST "spi_master::work"
ACTIVETESTBENCH "tb_spi_master::work","stimulus\tb_spi_master.v","FALSE"
ENDLIST
ENDLIST
