$date
	Wed Jan 10 13:44:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_core $end
$var wire 64 ! data_in [63:0] $end
$var parameter 32 " SIZE $end
$var reg 64 # data_out [63:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 "
$end
#0
$dumpvars
bx #
bz !
$end
