
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: E:\Programs\Iscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FLOS-DESKTOP

Implementation : impl1

# Written on Mon May 27 18:28:52 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start              Requested     Requested     Clock        Clock          Clock
Level     Clock              Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------------
0 -       ex02_top|i_clk     100.0 MHz     10.000        inferred     (multiple)     28   
==========================================================================================


Clock Load Summary
******************

                   Clock     Source          Clock Pin             Non-clock Pin     Non-clock Pin
Clock              Load      Pin             Seq Example           Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------
ex02_top|i_clk     28        i_clk(port)     e_debouncer.o_q.C     -                 -            
==================================================================================================
