Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Dec 16 08:00:31 2023
| Host         : billionaire-he-will-be running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (263)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/FSM_sequential_rFSM_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeX_current_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/r_iShape_sizeY_current_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (263)
--------------------------------
 There are 263 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.829        0.000                      0                  548        0.046        0.000                      0                  548        2.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         34.829        0.000                      0                  548        0.206        0.000                      0                  548       19.500        0.000                       0                   265  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       34.842        0.000                      0                  548        0.206        0.000                      0                  548       19.500        0.000                       0                   265  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         34.829        0.000                      0                  548        0.046        0.000                      0                  548  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       34.829        0.000                      0                  548        0.046        0.000                      0                  548  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.977ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.828ns (18.783%)  route 3.580ns (81.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.805     3.558    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 34.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_7
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.634    -0.597    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X107Y57        LUT6 (Prop_lut6_I5_O)        0.045    -0.290 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.904    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_5
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X113Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.388    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]
    SLICE_X112Y56        LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  design_1_i/Debounce_Switch_3/inst/r_State_i_5/O
                         net (fo=1, routed)           0.056    -0.287    design_1_i/Debounce_Switch_3/inst/r_State_i_5_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.462    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.566%)  route 0.136ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.136    -0.322    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y51        LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.092    -0.514    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/Q
                         net (fo=10, routed)          0.143    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[7]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091    -0.498    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_6
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_4
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.766%)  route 0.188ns (50.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X109Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.188    -0.268    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_3
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.027%)  route 0.123ns (32.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/Q
                         net (fo=9, routed)           0.123    -0.324    design_1_i/VGA_timings_0/inst/cntV/Q[7]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.103    -0.221 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[9]
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.906    -0.834    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131    -0.464    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y58    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y62    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y58    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y62    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y61    design_1_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y61    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y58    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y58    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y59    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y59    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.147    38.976    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.547    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.147    38.976    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.547    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.147    38.976    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.547    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             34.842ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.147    38.976    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.547    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.842    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.147    38.838    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.314    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.147    38.838    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.314    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.147    38.838    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.314    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.147    38.838    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.314    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.147    38.838    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.314    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.314    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.989ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.828ns (18.783%)  route 3.580ns (81.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.805     3.558    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.147    38.976    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    38.547    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 34.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_7
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.634    -0.597    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X107Y57        LUT6 (Prop_lut6_I5_O)        0.045    -0.290 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.904    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.092    -0.505    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_5
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X113Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.388    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]
    SLICE_X112Y56        LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  design_1_i/Debounce_Switch_3/inst/r_State_i_5/O
                         net (fo=1, routed)           0.056    -0.287    design_1_i/Debounce_Switch_3/inst/r_State_i_5_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.462    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.566%)  route 0.136ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.136    -0.322    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y51        LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.092    -0.514    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/Q
                         net (fo=10, routed)          0.143    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[7]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.237    -0.589    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091    -0.498    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_6
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_4
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.509    -0.322    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.217    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.766%)  route 0.188ns (50.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X109Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.188    -0.268    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_3
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.274    -0.557    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.027%)  route 0.123ns (32.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/Q
                         net (fo=9, routed)           0.123    -0.324    design_1_i/VGA_timings_0/inst/cntV/Q[7]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.103    -0.221 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[9]
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.906    -0.834    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131    -0.464    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y58    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y61    design_1_i/Debounce_Switch_1/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X111Y62    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y58    design_1_i/Debounce_Switch_1/inst/r_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y60    design_1_i/Debounce_Switch_1/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y62    design_1_i/Debounce_Switch_1/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y61    design_1_i/Debounce_Switch_2/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y61    design_1_i/Debounce_Switch_2/inst/r_Count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y58    design_1_i/Debounce_Switch_3/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y58    design_1_i/Debounce_Switch_3/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y59    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X113Y59    design_1_i/Debounce_Switch_3/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/FSM_onehot_rFSM_current_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y52    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y50    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y51    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.977ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.828ns (18.783%)  route 3.580ns (81.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.805     3.558    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 34.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_7
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.634    -0.597    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X107Y57        LUT6 (Prop_lut6_I5_O)        0.045    -0.290 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.904    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_5
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X113Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.388    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]
    SLICE_X112Y56        LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  design_1_i/Debounce_Switch_3/inst/r_State_i_5/O
                         net (fo=1, routed)           0.056    -0.287    design_1_i/Debounce_Switch_3/inst/r_State_i_5_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.302    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.566%)  route 0.136ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.136    -0.322    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y51        LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.092    -0.354    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/Q
                         net (fo=10, routed)          0.143    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[7]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.160    -0.428    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_6
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_4
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.766%)  route 0.188ns (50.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X109Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.188    -0.268    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_3
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.274    -0.557    
                         clock uncertainty            0.160    -0.397    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.092    -0.305    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.027%)  route 0.123ns (32.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/Q
                         net (fo=9, routed)           0.123    -0.324    design_1_i/VGA_timings_0/inst/cntV/Q[7]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.103    -0.221 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[9]
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.906    -0.834    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 0.828ns (18.175%)  route 3.728ns (81.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.953     3.705    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y53        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y53        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.838ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_6/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 0.932ns (21.582%)  route 3.386ns (78.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 38.533 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.861    -0.855    design_1_i/Debounce_Switch_6/inst/i_Clk
    SLICE_X107Y59        FDRE                                         r  design_1_i/Debounce_Switch_6/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/Debounce_Switch_6/inst/r_State_reg/Q
                         net (fo=12, routed)          1.258     0.859    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/iSwitch0
    SLICE_X110Y54        LUT2 (Prop_lut2_I1_O)        0.150     1.009 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/oRst_timer_INST_0/O
                         net (fo=22, routed)          1.453     2.462    design_1_i/VGA_timings_0/inst/cntV/iRst
    SLICE_X106Y50        LUT6 (Prop_lut6_I5_O)        0.326     2.788 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1/O
                         net (fo=10, routed)          0.675     3.463    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_1_n_0
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.701    38.533    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y48        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]/C
                         clock pessimism              0.452    38.985    
                         clock uncertainty           -0.160    38.825    
    SLICE_X108Y48        FDRE (Setup_fdre_C_R)       -0.524    38.301    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.301    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                 34.838    

Slack (MET) :             34.977ns  (required time - arrival time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.828ns (18.783%)  route 3.580ns (81.217%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.866    -0.850    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y51        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.394 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[2]/Q
                         net (fo=2, routed)           0.957     0.563    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/w_oQ[2]
    SLICE_X112Y53        LUT4 (Prop_lut4_I2_O)        0.124     0.687 f  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8/O
                         net (fo=2, routed)           0.998     1.685    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_8_n_0
    SLICE_X112Y54        LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3/O
                         net (fo=5, routed)           0.819     2.628    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/FSM_onehot_rFSM_current[5]_i_3_n_0
    SLICE_X110Y54        LUT5 (Prop_lut5_I4_O)        0.124     2.752 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1/O
                         net (fo=19, routed)          0.805     3.558    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count[0]_i_1_n_0
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         1.686    38.517    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/iClk
    SLICE_X111Y54        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]/C
                         clock pessimism              0.607    39.124    
                         clock uncertainty           -0.160    38.963    
    SLICE_X111Y54        FDRE (Setup_fdre_C_R)       -0.429    38.534    design_1_i/FSM_VGA_all_0/inst/FSM_move/timer_inst/counter_inst/rCurrent_count_reg[12]
  -------------------------------------------------------------------
                         required time                         38.534    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 34.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_7
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.634    -0.597    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.335    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/oGreen[3]
    SLICE_X107Y57        LUT6 (Prop_lut6_I5_O)        0.045    -0.290 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current[3]_i_2_n_0
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.904    -0.836    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X107Y57        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.160    -0.437    
    SLICE_X107Y57        FDRE (Hold_fdre_C_D)         0.092    -0.345    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/r_oGreen_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_5
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/Debounce_Switch_3/inst/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.231ns (65.414%)  route 0.122ns (34.586%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X113Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]/Q
                         net (fo=2, routed)           0.066    -0.388    design_1_i/Debounce_Switch_3/inst/r_Count_reg[1]
    SLICE_X112Y56        LUT6 (Prop_lut6_I2_O)        0.045    -0.343 r  design_1_i/Debounce_Switch_3/inst/r_State_i_5/O
                         net (fo=1, routed)           0.056    -0.287    design_1_i/Debounce_Switch_3/inst/r_State_i_5_n_0
    SLICE_X112Y56        LUT6 (Prop_lut6_I4_O)        0.045    -0.242 r  design_1_i/Debounce_Switch_3/inst/r_State_i_1/O
                         net (fo=1, routed)           0.000    -0.242    design_1_i/Debounce_Switch_3/inst/r_State_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/Debounce_Switch_3/inst/i_Clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/Debounce_Switch_3/inst/r_State_reg/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.160    -0.422    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.302    design_1_i/Debounce_Switch_3/inst/r_State_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.566%)  route 0.136ns (39.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.609    -0.622    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X102Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[4]/Q
                         net (fo=8, routed)           0.136    -0.322    design_1_i/VGA_timings_0/inst/cntH/Q[4]
    SLICE_X103Y51        LUT6 (Prop_lut6_I0_O)        0.045    -0.277 r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/VGA_timings_0/inst/cntH/wNext_count[5]
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.879    -0.861    design_1_i/VGA_timings_0/inst/cntH/iClk
    SLICE_X103Y51        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.160    -0.446    
    SLICE_X103Y51        FDRE (Hold_fdre_C_D)         0.092    -0.354    design_1_i/VGA_timings_0/inst/cntH/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/Q
                         net (fo=10, routed)          0.143    -0.304    design_1_i/FSM_VGA_all_0/inst/FSM_move/Q[7]
    SLICE_X111Y48        LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.914    -0.826    design_1_i/FSM_VGA_all_0/inst/FSM_move/iClk
    SLICE_X111Y48        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]/C
                         clock pessimism              0.237    -0.589    
                         clock uncertainty            0.160    -0.428    
    SLICE_X111Y48        FDRE (Hold_fdre_C_D)         0.091    -0.337    design_1_i/FSM_VGA_all_0/inst/FSM_move/r_oShapeY_current_reg[7]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_6
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.643    -0.589    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y49        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]/Q
                         net (fo=2, routed)           0.185    -0.263    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/w_oQ[0]
    SLICE_X110Y49        LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count[0]_i_4_n_0
    SLICE_X110Y49        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.066 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001    -0.065    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[0]_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[4]_i_1__0_n_4
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.909    -0.831    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/iClk
    SLICE_X110Y50        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]/C
                         clock pessimism              0.509    -0.322    
                         clock uncertainty            0.160    -0.162    
    SLICE_X110Y50        FDRE (Hold_fdre_C_D)         0.105    -0.057    design_1_i/FSM_VGA_all_0/inst/FSM_resize_shape/timer_inst/counter_inst/rCurrent_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.766%)  route 0.188ns (50.234%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.635    -0.596    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X109Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[1]/Q
                         net (fo=30, routed)          0.188    -0.268    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/Q[1]
    SLICE_X110Y55        LUT4 (Prop_lut4_I0_O)        0.045    -0.223 r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst/counter_inst/FSM_onehot_rFSM_current[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/timer_inst_n_3
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.908    -0.832    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/iClk
    SLICE_X110Y55        FDRE                                         r  design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]/C
                         clock pessimism              0.274    -0.557    
                         clock uncertainty            0.160    -0.397    
    SLICE_X110Y55        FDRE (Hold_fdre_C_D)         0.092    -0.305    design_1_i/FSM_VGA_all_0/inst/FSM_color_change/FSM_onehot_rFSM_current_reg[3]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.027%)  route 0.123ns (32.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.636    -0.595    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[7]/Q
                         net (fo=9, routed)           0.123    -0.324    design_1_i/VGA_timings_0/inst/cntV/Q[7]
    SLICE_X108Y50        LUT5 (Prop_lut5_I3_O)        0.103    -0.221 r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count[9]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.221    design_1_i/VGA_timings_0/inst/cntV/wNext_count__0[9]
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=263, routed)         0.906    -0.834    design_1_i/VGA_timings_0/inst/cntV/iClk
    SLICE_X108Y50        FDRE                                         r  design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.160    -0.435    
    SLICE_X108Y50        FDRE (Hold_fdre_C_D)         0.131    -0.304    design_1_i/VGA_timings_0/inst/cntV/rCurrent_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.083    





