#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001b92692a940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b92692aad0 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_000001b9269241a0 .functor NOT 1, L_000001b92698ea10, C4<0>, C4<0>, C4<0>;
L_000001b926931b60 .functor XOR 4, L_000001b92698f230, L_000001b92698e8d0, C4<0000>, C4<0000>;
L_000001b92692b550 .functor XOR 4, L_000001b926931b60, L_000001b92698f410, C4<0000>, C4<0000>;
v000001b92698ebf0_0 .net *"_ivl_10", 3 0, L_000001b92698f410;  1 drivers
v000001b92698ef10_0 .net *"_ivl_12", 3 0, L_000001b92692b550;  1 drivers
v000001b92698f050_0 .net *"_ivl_2", 3 0, L_000001b92698e790;  1 drivers
v000001b92698ec90_0 .net *"_ivl_4", 3 0, L_000001b92698f230;  1 drivers
v000001b92698e330_0 .net *"_ivl_6", 3 0, L_000001b92698e8d0;  1 drivers
v000001b92698dcf0_0 .net *"_ivl_8", 3 0, L_000001b926931b60;  1 drivers
v000001b92698d7f0_0 .net "c", 0 0, v000001b92698e150_0;  1 drivers
v000001b92698e830_0 .var "clk", 0 0;
v000001b92698d750_0 .net "d", 0 0, v000001b92698e470_0;  1 drivers
v000001b92698e510_0 .net "mux_in_dut", 3 0, L_000001b92698de30;  1 drivers
v000001b92698d930_0 .net "mux_in_ref", 3 0, L_000001b92698ded0;  1 drivers
v000001b92698da70_0 .var/2u "stats1", 159 0;
v000001b92698f0f0_0 .var/2u "strobe", 0 0;
v000001b92698dc50_0 .net "tb_match", 0 0, L_000001b92698ea10;  1 drivers
v000001b92698f190_0 .net "tb_mismatch", 0 0, L_000001b9269241a0;  1 drivers
v000001b92698e650_0 .net "wavedrom_enable", 0 0, v000001b92698efb0_0;  1 drivers
v000001b92698dd90_0 .net "wavedrom_title", 511 0, v000001b92698f2d0_0;  1 drivers
L_000001b92698e790 .concat [ 4 0 0 0], L_000001b92698ded0;
L_000001b92698f230 .concat [ 4 0 0 0], L_000001b92698ded0;
L_000001b92698e8d0 .concat [ 4 0 0 0], L_000001b92698de30;
L_000001b92698f410 .concat [ 4 0 0 0], L_000001b92698ded0;
L_000001b92698ea10 .cmp/eeq 4, L_000001b92698e790, L_000001b92692b550;
S_000001b92692ac60 .scope module, "good1" "RefModule" 3 84, 4 2 0, S_000001b92692aad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_000001b926924130 .functor OR 1, v000001b92698e150_0, v000001b92698e470_0, C4<0>, C4<0>;
L_000001b926924210 .functor NOT 1, v000001b92698e470_0, C4<0>, C4<0>, C4<0>;
L_000001b926924280 .functor AND 1, v000001b92698e150_0, v000001b92698e470_0, C4<1>, C4<1>;
v000001b926919130_0 .net *"_ivl_10", 0 0, L_000001b926924210;  1 drivers
v000001b926919630_0 .net *"_ivl_15", 0 0, L_000001b926924280;  1 drivers
v000001b926919450_0 .net *"_ivl_2", 0 0, L_000001b926924130;  1 drivers
L_000001b9269905e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b9269196d0_0 .net/2s *"_ivl_6", 0 0, L_000001b9269905e8;  1 drivers
v000001b92698d9d0_0 .net "c", 0 0, v000001b92698e150_0;  alias, 1 drivers
v000001b92698e010_0 .net "d", 0 0, v000001b92698e470_0;  alias, 1 drivers
v000001b92698d6b0_0 .net "mux_in", 3 0, L_000001b92698ded0;  alias, 1 drivers
L_000001b92698ded0 .concat8 [ 1 1 1 1], L_000001b926924130, L_000001b9269905e8, L_000001b926924210, L_000001b926924280;
S_000001b926935190 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_000001b92692aad0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001b92698e150_0 .var "c", 0 0;
v000001b92698eab0_0 .net "clk", 0 0, v000001b92698e830_0;  1 drivers
v000001b92698e470_0 .var "d", 0 0;
v000001b92698efb0_0 .var "wavedrom_enable", 0 0;
v000001b92698f2d0_0 .var "wavedrom_title", 511 0;
E_000001b92691d4d0/0 .event negedge, v000001b92698eab0_0;
E_000001b92691d4d0/1 .event posedge, v000001b92698eab0_0;
E_000001b92691d4d0 .event/or E_000001b92691d4d0/0, E_000001b92691d4d0/1;
E_000001b92691d550 .event negedge, v000001b92698eab0_0;
E_000001b92691d490 .event posedge, v000001b92698eab0_0;
S_000001b926935320 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001b926935190;
 .timescale -12 -12;
v000001b92698e6f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001b9269354b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001b926935190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001b9268f2f30 .scope module, "top_module1" "TopModule" 3 89, 5 3 0, S_000001b92692aad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_000001b926923cd0 .functor AND 1, v000001b92698e150_0, v000001b92698e470_0, C4<1>, C4<1>;
L_000001b926924050 .functor NOT 1, v000001b92698e150_0, C4<0>, C4<0>, C4<0>;
L_000001b926923c60 .functor AND 1, L_000001b926924050, v000001b92698e470_0, C4<1>, C4<1>;
L_000001b926923bf0 .functor NOT 1, v000001b92698e150_0, C4<0>, C4<0>, C4<0>;
L_000001b926923f00 .functor NOT 1, v000001b92698e470_0, C4<0>, C4<0>, C4<0>;
L_000001b926923d40 .functor AND 1, L_000001b926923bf0, L_000001b926923f00, C4<1>, C4<1>;
L_000001b926923db0 .functor NOT 1, v000001b92698e470_0, C4<0>, C4<0>, C4<0>;
L_000001b926923e20 .functor AND 1, v000001b92698e150_0, L_000001b926923db0, C4<1>, C4<1>;
L_000001b926923e90 .functor NOT 1, L_000001b926923cd0, C4<0>, C4<0>, C4<0>;
L_000001b926923f70 .functor BUFZ 1, L_000001b926923c60, C4<0>, C4<0>, C4<0>;
L_000001b926923fe0 .functor BUFZ 1, L_000001b926923e20, C4<0>, C4<0>, C4<0>;
L_000001b926931a10 .functor OR 1, L_000001b926923cd0, L_000001b926923c60, C4<0>, C4<0>;
L_000001b926931cb0 .functor OR 1, L_000001b926931a10, L_000001b926923e20, C4<0>, C4<0>;
v000001b92698df70_0 .net *"_ivl_12", 0 0, L_000001b926923db0;  1 drivers
v000001b92698e970_0 .net *"_ivl_18", 0 0, L_000001b926923e90;  1 drivers
v000001b92698f370_0 .net *"_ivl_2", 0 0, L_000001b926924050;  1 drivers
v000001b92698d890_0 .net *"_ivl_23", 0 0, L_000001b926923f70;  1 drivers
v000001b92698db10_0 .net *"_ivl_27", 0 0, L_000001b926923fe0;  1 drivers
v000001b92698e3d0_0 .net *"_ivl_31", 0 0, L_000001b926931a10;  1 drivers
v000001b92698eb50_0 .net *"_ivl_33", 0 0, L_000001b926931cb0;  1 drivers
v000001b92698dbb0_0 .net *"_ivl_6", 0 0, L_000001b926923bf0;  1 drivers
v000001b92698e5b0_0 .net *"_ivl_8", 0 0, L_000001b926923f00;  1 drivers
v000001b92698ed30_0 .net "c", 0 0, v000001b92698e150_0;  alias, 1 drivers
v000001b92698f4b0_0 .net "d", 0 0, v000001b92698e470_0;  alias, 1 drivers
v000001b92698e0b0_0 .net "mux_in", 3 0, L_000001b92698de30;  alias, 1 drivers
v000001b92698e1f0_0 .net "w1", 0 0, L_000001b926923cd0;  1 drivers
v000001b92698e290_0 .net "w2", 0 0, L_000001b926923c60;  1 drivers
v000001b92698edd0_0 .net "w3", 0 0, L_000001b926923d40;  1 drivers
v000001b92698ee70_0 .net "w4", 0 0, L_000001b926923e20;  1 drivers
L_000001b92698de30 .concat8 [ 1 1 1 1], L_000001b926923e90, L_000001b926923f70, L_000001b926923fe0, L_000001b926931cb0;
S_000001b9268f30c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_000001b92692aad0;
 .timescale -12 -12;
E_000001b92691cd10 .event edge, v000001b92698f0f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001b92698f0f0_0;
    %nor/r;
    %assign/vec4 v000001b92698f0f0_0, 0;
    %wait E_000001b92691cd10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b926935190;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %wait E_000001b92691d550;
    %wait E_000001b92691d490;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %wait E_000001b92691d490;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %wait E_000001b92691d490;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %wait E_000001b92691d490;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %wait E_000001b92691d550;
    %fork TD_tb.stim1.wavedrom_stop, S_000001b9269354b0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001b92691d4d0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001b92698e470_0, 0;
    %assign/vec4 v000001b92698e150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001b92692aad0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b92698e830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b92698f0f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001b92692aad0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001b92698e830_0;
    %inv;
    %store/vec4 v000001b92698e830_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001b92692aad0;
T_6 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v000001b92698eab0_0, v000001b92698f190_0, v000001b92698d7f0_0, v000001b92698d750_0, v000001b92698d930_0, v000001b92698e510_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001b92692aad0;
T_7 ;
    %load/vec4 v000001b92698da70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", &PV<v000001b92698da70_0, 64, 32>, &PV<v000001b92698da70_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001b92698da70_0, 128, 32>, &PV<v000001b92698da70_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v000001b92698da70_0, 128, 32>, &PV<v000001b92698da70_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001b92692aad0;
T_8 ;
    %wait E_000001b92691d4d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b92698da70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b92698da70_0, 4, 32;
    %load/vec4 v000001b92698dc50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b92698da70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b92698da70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b92698da70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b92698da70_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001b92698d930_0;
    %load/vec4 v000001b92698d930_0;
    %load/vec4 v000001b92698e510_0;
    %xor;
    %load/vec4 v000001b92698d930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001b92698da70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b92698da70_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001b92698da70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b92698da70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b92692aad0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 133 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob093_ece241_2014_q3_test.sv";
    "dataset_code-complete-iccad2023/Prob093_ece241_2014_q3_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob093_ece241_2014_q3/Prob093_ece241_2014_q3_sample01.sv";
