  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.h' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/tb_GaussianFilter.cpp' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/tb_GaussianFilter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=GaussianFilter' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xc7z007sclg400-1' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'clock=8ns' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=12%' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=1' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.62 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.92 seconds; current allocated memory: 246.930 MB.
INFO: [HLS 200-10] Analyzing design file '/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.5 seconds. Elapsed time: 4.25 seconds; current allocated memory: 248.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 1,530 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/PBAWIZ/Gauss/HLS/gauss_filter/GaussianFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_79_9' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:79:19) in function 'GaussianFilter' completely with a factor of 2 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_8' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:70:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_7' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:63:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_5' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:53:19) in function 'GaussianFilter' completely with a factor of 2 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_6' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:55:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:42:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:44:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:24:19) in function 'GaussianFilter' completely with a factor of 5 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:26:19) in function 'GaussianFilter' completely with a factor of 4 (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:9:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array' dimension 1 completely based on constant index. (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:16:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array' dimension 2 completely based on constant index. (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'GaussianFilter(ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>)::data_in_array' due to pipeline pragma (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:16:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'GaussianFilter(ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>, ap_uint<8>)::data_in_array' due to pipeline pragma (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.41 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.5 seconds; current allocated memory: 250.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 250.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 251.188 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.250 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'GaussianFilter' (/home/szymon/Desktop/PBAWIZ/Gauss/Gaussian-Filter-Implementation-Using-Vitis-HLS/GaussianFilterVitisHLS/GaussianFilter.cpp:5)...24 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.613 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 266.609 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'GaussianFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GaussianFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln92) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 267.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GaussianFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianFilter/data_in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianFilter/data_in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianFilter/data_in_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianFilter/data_in_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'GaussianFilter/data_in_4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'GaussianFilter' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_in_1', 'data_in_2', 'data_in_3' and 'data_in_4' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_16ns_17_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_17ns_17_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'GaussianFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 267.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 272.324 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.61 seconds; current allocated memory: 277.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for GaussianFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for GaussianFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 155.04 MHz
INFO: [HLS 200-112] Total CPU user time: 9.89 seconds. Total CPU system time: 1.27 seconds. Total elapsed time: 15.9 seconds; peak allocated memory: 277.289 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 20s
