$date
	Sun Aug 10 22:09:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Reg_tb $end
$var wire 4 ! d_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ rst $end
$var reg 1 % we $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 & d_out [3:0] $end
$var wire 4 ' data [3:0] $end
$var wire 1 $ rst $end
$var wire 1 % we $end
$var parameter 32 ( WIDTH $end
$var reg 4 ) stored_data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 (
$end
#0
$dumpvars
bx )
b0 '
bx &
0%
1$
b0 #
0"
bx !
$end
#5
b0 !
b0 &
b0 )
1"
#10
0"
0$
#15
1"
#20
0"
1%
b1010 #
b1010 '
#25
b1010 !
b1010 &
b1010 )
1"
#30
0"
0%
#35
1"
#40
0"
#45
1"
#50
0"
1%
b1111 #
b1111 '
#55
b1111 !
b1111 &
b1111 )
1"
#60
0"
0%
#65
1"
#70
0"
1$
#75
b0 !
b0 &
b0 )
1"
#80
0"
0$
#85
1"
#90
0"
#95
1"
#100
0"
