$date
	Mon Feb 22 19:35:29 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dvs_cdma_v1 $end
$var wire 1 ! write_new_line $end
$var wire 1 " read_new_line $end
$var wire 1 # new_frame $end
$var wire 32 $ bram_wrdata [31:0] $end
$var wire 4 % bram_we [3:0] $end
$var wire 1 & bram_rst $end
$var wire 1 ' bram_en $end
$var wire 1 ( bram_clk $end
$var wire 17 ) bram_addr [16:0] $end
$var reg 32 * bram_rddata [31:0] $end
$var reg 1 + href $end
$var reg 4 , i [3:0] $end
$var reg 1 - pclk $end
$var reg 8 . pix_data [7:0] $end
$var reg 1 / reset $end
$var reg 8 0 threshold [7:0] $end
$var reg 1 1 vsync $end
$var reg 1 2 write_enable_in $end
$scope module dvs_cdma $end
$var wire 1 ( bram_clk $end
$var wire 32 3 bram_rddata [31:0] $end
$var wire 1 & bram_rst $end
$var wire 1 + href $end
$var wire 1 # new_frame $end
$var wire 1 - pclk $end
$var wire 8 4 pix_data [7:0] $end
$var wire 1 / reset $end
$var wire 8 5 threshold [7:0] $end
$var wire 1 1 vsync $end
$var wire 1 2 write_enable_in $end
$var wire 4 6 bram_we [3:0] $end
$var wire 1 ' bram_en $end
$var reg 17 7 bram_addr [16:0] $end
$var reg 32 8 bram_wrdata [31:0] $end
$var reg 9 9 column_counter [8:0] $end
$var reg 8 : line_counter [7:0] $end
$var reg 1 ; pix_per_pack_count $end
$var reg 1 " read_new_line $end
$var reg 1 < write_enable_out $end
$var reg 1 ! write_new_line $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
x;
b0 :
b0 9
b0 8
b0 7
b0 6
b1100 5
b0 4
b0 3
02
01
b1100 0
1/
b0 .
1-
bx ,
0+
b0 *
b0 )
1(
0'
1&
b0 %
b0 $
0#
0"
0!
$end
#5
0(
0-
#10
0;
1(
1-
0&
1'
0/
#11
b1010 .
b1010 4
#15
0(
0-
#20
1"
1(
1-
1#
11
#25
0(
0-
#30
0"
1(
1-
0#
01
#35
0(
0-
#40
1(
1-
1+
#45
0(
0-
b0 ,
#50
1(
1-
#55
0(
0-
12
#60
b100000000000000000 $
b100000000000000000 8
1(
1-
#65
b1 9
0(
0-
02
#70
1(
1-
b10100 .
b10100 4
#75
1;
0(
0-
12
#80
b100001010001000101 $
b100001010001000101 8
1(
1-
#85
b10 9
0(
0-
b10100000000000 *
b10100000000000 3
02
#90
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#95
0;
0(
0-
12
#100
b0 %
b0 6
0<
b1 )
b1 7
1(
1-
#105
b11 9
0(
0-
02
#110
1(
1-
b10100 .
b10100 4
#115
1;
0(
0-
12
#120
b100001010010000101 $
b100001010010000101 8
1(
1-
#125
b100 9
0(
0-
b0 *
b0 3
b1 ,
02
#130
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#135
0;
0(
0-
12
#140
b0 %
b0 6
0<
b10 )
b10 7
1(
1-
#145
b101 9
0(
0-
02
#150
1(
1-
b10100 .
b10100 4
#155
1;
0(
0-
12
#160
b100001010001000101 $
b100001010001000101 8
1(
1-
#165
b110 9
0(
0-
b10100000000000 *
b10100000000000 3
02
#170
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#175
0;
0(
0-
12
#180
b0 %
b0 6
0<
b11 )
b11 7
1(
1-
#185
b111 9
0(
0-
02
#190
1(
1-
b10100 .
b10100 4
#195
1;
0(
0-
12
#200
b100001010010000101 $
b100001010010000101 8
1(
1-
#205
b1000 9
0(
0-
b0 *
b0 3
b10 ,
02
#210
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#215
0;
0(
0-
12
#220
b0 %
b0 6
0<
b100 )
b100 7
1(
1-
#225
b1001 9
0(
0-
02
#230
1(
1-
b10100 .
b10100 4
#235
1;
0(
0-
12
#240
b100001010001000101 $
b100001010001000101 8
1(
1-
#245
b1010 9
0(
0-
b10100000000000 *
b10100000000000 3
02
#250
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#255
0;
0(
0-
12
#260
b0 %
b0 6
0<
b101 )
b101 7
1(
1-
#265
b1011 9
0(
0-
02
#270
1(
1-
b10100 .
b10100 4
#275
1;
0(
0-
12
#280
b100001010010000101 $
b100001010010000101 8
1(
1-
#285
b1100 9
0(
0-
b0 *
b0 3
b11 ,
02
#290
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#295
0;
0(
0-
12
#300
b0 %
b0 6
0<
b110 )
b110 7
1(
1-
#305
b1101 9
0(
0-
02
#310
1(
1-
b10100 .
b10100 4
#315
1;
0(
0-
12
#320
b100001010001000101 $
b100001010001000101 8
1(
1-
#325
b1110 9
0(
0-
b10100000000000 *
b10100000000000 3
02
#330
b111 %
b111 6
1<
1(
1-
b1010 .
b1010 4
#335
0;
0(
0-
12
#340
b0 %
b0 6
0<
b111 )
b111 7
1(
1-
#345
b1111 9
0(
0-
02
#350
1(
1-
b10100 .
b10100 4
#355
1;
0(
0-
12
#360
b100001010010000101 $
b100001010010000101 8
1(
1-
#365
b10000 9
0(
0-
b100 ,
02
#370
b111 %
b111 6
1<
1(
1-
#375
0(
0-
#380
b1000 )
b1000 7
1(
1-
#385
0(
0-
#390
b1001 )
b1001 7
1(
1-
#395
0(
0-
#400
b1010 )
b1010 7
1(
1-
#405
0(
0-
