{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590924814137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590924814137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 13:33:34 2020 " "Processing started: Sun May 31 13:33:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590924814137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590924814137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off z8ty-fpga -c z8ty-fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590924814137 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590924814434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mapper/mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mapper/mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mapper64k-rtl " "Found design unit 1: mapper64k-rtl" {  } { { "Components/mapper/mapper.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/mapper/mapper.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mapper64k " "Found entity 1: mapper64k" {  } { { "Components/mapper/mapper.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/mapper/mapper.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freetimer-rtl " "Found design unit 1: freetimer-rtl" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 freetimer " "Found entity 1: freetimer" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/z8ty-fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/z8ty-fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z8ty_fpga_core-rtl " "Found design unit 1: z8ty_fpga_core-rtl" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 z8ty_fpga_core " "Found entity 1: z8ty_fpga_core" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/leds/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/leds/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds-rtl " "Found design unit 1: leds-rtl" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds " "Found entity 1: leds" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sdcard/sd_controller_hi_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sdcard/sd_controller_hi_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1590924814793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z8ty_fpga_core " "Elaborating entity \"z8ty_fpga_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1590924814840 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fAddr_dir z8ty-fpga.vhd(59) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(59): used explicit default value for signal \"fAddr_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fCtrlout_dir z8ty-fpga.vhd(67) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(67): used explicit default value for signal \"fCtrlout_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fCtrlin_dir z8ty-fpga.vhd(77) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(77): used explicit default value for signal \"fCtrlin_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fClkrst_dir z8ty-fpga.vhd(86) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(86): used explicit default value for signal \"fClkrst_dir\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 86 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fPS2_clk z8ty-fpga.vhd(125) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(125): used implicit default value for signal \"fPS2_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fMA14_18 z8ty-fpga.vhd(129) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(129): used implicit default value for signal \"fMA14_18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fMem_CE0 z8ty-fpga.vhd(130) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(130): used explicit default value for signal \"fMem_CE0\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fMem_CE1 z8ty-fpga.vhd(131) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(131): used explicit default value for signal \"fMem_CE1\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nSerialInt z8ty-fpga.vhd(158) " "Verilog HDL or VHDL warning at z8ty-fpga.vhd(158): object \"nSerialInt\" assigned a value but never read" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nMsxMapperCs z8ty-fpga.vhd(160) " "VHDL Signal Declaration warning at z8ty-fpga.vhd(160): used explicit default value for signal \"nMsxMapperCs\" because signal was never assigned a value" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1590924814840 "|z8ty_fpga_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds leds:io2 " "Elaborating entity \"leds\" for hierarchy \"leds:io2\"" {  } { { "Core/z8ty-fpga.vhd" "io2" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590924814872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(35) " "VHDL Process Statement warning at leds.vhd(35): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(36) " "VHDL Process Statement warning at leds.vhd(36): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(37) " "VHDL Process Statement warning at leds.vhd(37): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn leds.vhd(39) " "VHDL Process Statement warning at leds.vhd(39): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"dataOut\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds_status leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"leds_status\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDreturn leds.vhd(29) " "VHDL Process Statement warning at leds.vhd(29): inferring latch(es) for signal or variable \"LEDreturn\", which holds its previous value in one or more paths through the process" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[0\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[1\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDreturn\[2\] leds.vhd(29) " "Inferred latch for \"LEDreturn\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[0\] leds.vhd(29) " "Inferred latch for \"leds_status\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[1\] leds.vhd(29) " "Inferred latch for \"leds_status\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds_status\[2\] leds.vhd(29) " "Inferred latch for \"leds_status\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] leds.vhd(29) " "Inferred latch for \"dataOut\[0\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] leds.vhd(29) " "Inferred latch for \"dataOut\[1\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] leds.vhd(29) " "Inferred latch for \"dataOut\[2\]\" at leds.vhd(29)" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814872 "|z8ty_fpga_core|leds:io2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:io3 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:io3\"" {  } { { "Core/z8ty-fpga.vhd" "io3" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590924814872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller sd_controller:io4 " "Elaborating entity \"sd_controller\" for hierarchy \"sd_controller:io4\"" {  } { { "Core/z8ty-fpga.vhd" "io4" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590924814872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freetimer freetimer:timer1 " "Elaborating entity \"freetimer\" for hierarchy \"freetimer:timer1\"" {  } { { "Core/z8ty-fpga.vhd" "timer1" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1590924814872 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nReset timer.vhd(30) " "VHDL Process Statement warning at timer.vhd(30): signal \"nReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nCs timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"nCs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nWr timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"nWr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(32) " "VHDL Process Statement warning at timer.vhd(32): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nCs timer.vhd(35) " "VHDL Process Statement warning at timer.vhd(35): signal \"nCs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRd timer.vhd(35) " "VHDL Process Statement warning at timer.vhd(35): signal \"nRd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(37) " "VHDL Process Statement warning at timer.vhd(37): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer timer.vhd(38) " "VHDL Process Statement warning at timer.vhd(38): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Address timer.vhd(40) " "VHDL Process Statement warning at timer.vhd(40): signal \"Address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer timer.vhd(41) " "VHDL Process Statement warning at timer.vhd(41): signal \"timer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TimerOut timer.vhd(24) " "VHDL Process Statement warning at timer.vhd(24): inferring latch(es) for signal or variable \"TimerOut\", which holds its previous value in one or more paths through the process" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[0\] timer.vhd(24) " "Inferred latch for \"TimerOut\[0\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[1\] timer.vhd(24) " "Inferred latch for \"TimerOut\[1\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[2\] timer.vhd(24) " "Inferred latch for \"TimerOut\[2\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[3\] timer.vhd(24) " "Inferred latch for \"TimerOut\[3\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[4\] timer.vhd(24) " "Inferred latch for \"TimerOut\[4\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[5\] timer.vhd(24) " "Inferred latch for \"TimerOut\[5\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[6\] timer.vhd(24) " "Inferred latch for \"TimerOut\[6\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TimerOut\[7\] timer.vhd(24) " "Inferred latch for \"TimerOut\[7\]\" at timer.vhd(24)" {  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1590924814887 "|z8ty_fpga_core|freetimer:timer1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:io3\|rxBuffer " "RAM logic \"bufferedUART:io3\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "Components/uart/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1590924815309 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1590924815309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[0\] " "Latch freetimer:timer1\|TimerOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[1\] " "Latch freetimer:timer1\|TimerOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[2\] " "Latch freetimer:timer1\|TimerOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[3\] " "Latch freetimer:timer1\|TimerOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[4\] " "Latch freetimer:timer1\|TimerOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[5\] " "Latch freetimer:timer1\|TimerOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[6\] " "Latch freetimer:timer1\|TimerOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "freetimer:timer1\|TimerOut\[7\] " "Latch freetimer:timer1\|TimerOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fAddress\[0\] " "Ports D and ENA on the latch are fed by the same signal fAddress\[0\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1590924815965 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1590924815965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fAddr_dir GND " "Pin \"fAddr_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fAddr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fCtrlout_dir GND " "Pin \"fCtrlout_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fCtrlout_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fCtrlin_dir GND " "Pin \"fCtrlin_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fCtrlin_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fClkrst_dir GND " "Pin \"fClkrst_dir\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fClkrst_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "fPS2_clk GND " "Pin \"fPS2_clk\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fPS2_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[0\] GND " "Pin \"fMA14_18\[0\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMA14_18[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[1\] GND " "Pin \"fMA14_18\[1\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMA14_18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[2\] GND " "Pin \"fMA14_18\[2\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMA14_18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[3\] GND " "Pin \"fMA14_18\[3\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMA14_18[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMA14_18\[4\] GND " "Pin \"fMA14_18\[4\]\" is stuck at GND" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMA14_18[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMem_CE0 VCC " "Pin \"fMem_CE0\" is stuck at VCC" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMem_CE0"} { "Warning" "WMLS_MLS_STUCK_PIN" "fMem_CE1 VCC " "Pin \"fMem_CE1\" is stuck at VCC" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 "|z8ty_fpga_core|fMem_CE1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1590924816293 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|driveLED Low " "Register sd_controller:io4\|driveLED will power up to Low" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[7\] High " "Register sd_controller:io4\|led_on_count\[7\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[6\] High " "Register sd_controller:io4\|led_on_count\[6\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sd_controller:io4\|led_on_count\[3\] High " "Register sd_controller:io4\|led_on_count\[3\] will power up to High" {  } { { "Components/sdcard/sd_controller_hi_speed.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/sdcard/sd_controller_hi_speed.vhd" 577 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1590924816293 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1590924816293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1590924816418 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1590924817153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1590924817387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817387 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[8\] " "No output dependent on input pin \"fAddress\[8\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[9\] " "No output dependent on input pin \"fAddress\[9\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[10\] " "No output dependent on input pin \"fAddress\[10\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[11\] " "No output dependent on input pin \"fAddress\[11\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[12\] " "No output dependent on input pin \"fAddress\[12\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[13\] " "No output dependent on input pin \"fAddress\[13\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[14\] " "No output dependent on input pin \"fAddress\[14\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAddress\[15\] " "No output dependent on input pin \"fAddress\[15\]\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAddress[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnRfsh " "No output dependent on input pin \"fnRfsh\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnRfsh"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnHalt " "No output dependent on input pin \"fnHalt\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnHalt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnM1 " "No output dependent on input pin \"fnM1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnM1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnMemrq " "No output dependent on input pin \"fnMemrq\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnMemrq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnBusack " "No output dependent on input pin \"fnBusack\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnBusack"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnWait " "No output dependent on input pin \"fnWait\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnWait"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnInt " "No output dependent on input pin \"fnInt\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnInt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnNmi " "No output dependent on input pin \"fnNmi\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnNmi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnBusreq " "No output dependent on input pin \"fnBusreq\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnBusreq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare1 " "No output dependent on input pin \"fSpare1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare2 " "No output dependent on input pin \"fSpare2\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare3 " "No output dependent on input pin \"fSpare3\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fnClk " "No output dependent on input pin \"fnClk\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fnClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare4 " "No output dependent on input pin \"fSpare4\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare5 " "No output dependent on input pin \"fSpare5\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare6 " "No output dependent on input pin \"fSpare6\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 91 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fSpare7 " "No output dependent on input pin \"fSpare7\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fSpare7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn1 " "No output dependent on input pin \"fIn1\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn2 " "No output dependent on input pin \"fIn2\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn3 " "No output dependent on input pin \"fIn3\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn4 " "No output dependent on input pin \"fIn4\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn5 " "No output dependent on input pin \"fIn5\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn6 " "No output dependent on input pin \"fIn6\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn7 " "No output dependent on input pin \"fIn7\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fIn8 " "No output dependent on input pin \"fIn8\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fIn8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fAltclk " "No output dependent on input pin \"fAltclk\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fAltclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fPS2_dat " "No output dependent on input pin \"fPS2_dat\"" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1590924817559 "|z8ty_fpga_core|fPS2_dat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1590924817559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1036 " "Implemented 1036 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1590924817559 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1590924817559 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1590924817559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "955 " "Implemented 955 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1590924817559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1590924817559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590924817606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 13:33:37 2020 " "Processing ended: Sun May 31 13:33:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590924817606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590924817606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590924817606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590924817606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590924819153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590924819153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 13:33:38 2020 " "Processing started: Sun May 31 13:33:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590924819153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590924819153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590924819153 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590924819231 ""}
{ "Info" "0" "" "Project  = z8ty-fpga" {  } {  } 0 0 "Project  = z8ty-fpga" 0 0 "Fitter" 0 0 1590924819231 ""}
{ "Info" "0" "" "Revision = z8ty-fpga" {  } {  } 0 0 "Revision = z8ty-fpga" 0 0 "Fitter" 0 0 1590924819231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1590924819293 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "z8ty-fpga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"z8ty-fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590924819309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590924819356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590924819356 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590924819449 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590924819465 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590924819637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590924819637 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1590924819637 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590924819637 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1871 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590924819637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1873 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590924819637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1875 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590924819637 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1877 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1590924819637 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590924819637 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590924819653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Info" "ISTA_SDC_FOUND" "z8ty-fpga.sdc " "Reading SDC File: 'z8ty-fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fAddress\[3\] " "Node: fAddress\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590924820137 "|z8ty_fpga_core|fAddress[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serialClkCount\[15\] " "Node: serialClkCount\[15\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590924820137 "|z8ty_fpga_core|serialClkCount[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemTimerOut " "Node: systemTimerOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1590924820137 "|z8ty_fpga_core|systemTimerOut"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590924820137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590924820137 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   fClk_50MHz " "  20.000   fClk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1590924820137 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590924820137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fClk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node fClk_50MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\] " "Destination node serialClkCount\[15\]" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemTimerOut " "Destination node systemTimerOut" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 137 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fClk_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1860 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClkCount\[15\]  " "Automatically promoted node serialClkCount\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serialClkCount\[15\]~33 " "Destination node serialClkCount\[15\]~33" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15]~33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1062 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClkCount[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 640 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "systemTimerOut  " "Automatically promoted node systemTimerOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "systemTimerOut~0 " "Destination node systemTimerOut~0" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1560 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 299 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { systemTimerOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~2  " "Automatically promoted node comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[0\]~26 " "Destination node fData\[0\]~26" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[0]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1244 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[1\]~36 " "Destination node fData\[1\]~36" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[1]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1255 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[2\]~39 " "Destination node fData\[2\]~39" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[2]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1258 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[3\]~42 " "Destination node fData\[3\]~42" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[3]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1261 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[6\]~44 " "Destination node fData\[6\]~44" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1263 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fData\[6\]~45 " "Destination node fData\[6\]~45" {  } { { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6]~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1264 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~3  " "Automatically promoted node comb~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|reset~0 " "Destination node bufferedUART:io3\|reset~0" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freetimer:timer1\|TimerOut\[7\]~2  " "Automatically promoted node freetimer:timer1\|TimerOut\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "Components/timer/timer.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/timer/timer.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { freetimer:timer1|TimerOut[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1326 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leds:io2\|process_0~0  " "Automatically promoted node leds:io2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "leds:io2\|LEDreturn\[2\]~0 " "Destination node leds:io2\|LEDreturn\[2\]~0" {  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|LEDreturn[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820168 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1012 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "leds:io2\|LEDreturn\[2\]~0  " "Automatically promoted node leds:io2\|LEDreturn\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""}  } { { "Components/leds/leds.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/leds/leds.vhd" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds:io2|LEDreturn[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1305 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bufferedUART:io3\|reset~0  " "Automatically promoted node bufferedUART:io3\|reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|txd~2 " "Destination node bufferedUART:io3\|txd~2" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 35 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|txd~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 973 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|txBuffer\[0\]~0 " "Destination node bufferedUART:io3\|txBuffer\[0\]~0" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 241 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1031 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~222 " "Destination node bufferedUART:io3\|rxBuffer~222" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~222 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1426 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~224 " "Destination node bufferedUART:io3\|rxBuffer~224" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~224 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1435 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~226 " "Destination node bufferedUART:io3\|rxBuffer~226" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~226 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1437 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~228 " "Destination node bufferedUART:io3\|rxBuffer~228" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~228 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1439 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~230 " "Destination node bufferedUART:io3\|rxBuffer~230" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~230 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1445 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~232 " "Destination node bufferedUART:io3\|rxBuffer~232" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~232 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1447 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~234 " "Destination node bufferedUART:io3\|rxBuffer~234" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~234 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1449 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:io3\|rxBuffer~236 " "Destination node bufferedUART:io3\|rxBuffer~236" {  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 74 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|rxBuffer~236 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 1451 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1590924820184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1590924820184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1590924820184 ""}  } { { "Components/uart/bufferedUART.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Components/uart/bufferedUART.vhd" 71 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:io3|reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590924820184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590924820512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590924820512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590924820512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590924820512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590924820528 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590924820528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590924820528 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590924820528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590924820856 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1590924820856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590924820856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590924820934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590924821731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590924822044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590924822059 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590924822465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590924822465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590924822824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1590924823449 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590924823449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590924823574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1590924823590 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1590924823590 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590924823590 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1590924823606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590924823668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590924823934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590924823981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590924824324 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590924824746 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "60 Cyclone IV E " "60 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[8\] 3.3-V LVTTL 83 " "Pin fAddress\[8\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[8\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[9\] 3.3-V LVTTL 80 " "Pin fAddress\[9\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[9\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[10\] 3.3-V LVTTL 34 " "Pin fAddress\[10\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[10\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[11\] 3.3-V LVTTL 33 " "Pin fAddress\[11\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[11\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[12\] 3.3-V LVTTL 38 " "Pin fAddress\[12\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[12\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[13\] 3.3-V LVTTL 39 " "Pin fAddress\[13\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[13\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[14\] 3.3-V LVTTL 31 " "Pin fAddress\[14\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[14\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[15\] 3.3-V LVTTL 32 " "Pin fAddress\[15\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[15\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnRfsh 3.3-V LVTTL 30 " "Pin fnRfsh uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnRfsh } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnRfsh" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 68 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnRfsh } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnHalt 3.3-V LVTTL 28 " "Pin fnHalt uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnHalt } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnHalt" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 69 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnHalt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnM1 3.3-V LVTTL 144 " "Pin fnM1 uses I/O standard 3.3-V LVTTL at 144" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnM1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnM1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 70 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnMemrq 3.3-V LVTTL 1 " "Pin fnMemrq uses I/O standard 3.3-V LVTTL at 1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnMemrq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnMemrq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 71 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnMemrq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnBusack 3.3-V LVTTL 142 " "Pin fnBusack uses I/O standard 3.3-V LVTTL at 142" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnBusack } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnBusack" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 74 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnBusack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnWait 3.3-V LVTTL 138 " "Pin fnWait uses I/O standard 3.3-V LVTTL at 138" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnWait } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnWait" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 78 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnWait } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnInt 3.3-V LVTTL 141 " "Pin fnInt uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnInt } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnInt" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 79 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnInt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnNmi 3.3-V LVTTL 136 " "Pin fnNmi uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnNmi } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnNmi" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 80 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnNmi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnBusreq 3.3-V LVTTL 137 " "Pin fnBusreq uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnBusreq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnBusreq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 81 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnBusreq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare1 3.3-V LVTTL 113 " "Pin fSpare1 uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 82 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare2 3.3-V LVTTL 115 " "Pin fSpare2 uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare2" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 83 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare3 3.3-V LVTTL 120 " "Pin fSpare3 uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare3" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 84 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnClk 3.3-V LVTTL 133 " "Pin fnClk uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnClk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnClk" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 87 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare4 3.3-V LVTTL 124 " "Pin fSpare4 uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare4" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 89 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare5 3.3-V LVTTL 132 " "Pin fSpare5 uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare5" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 90 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare6 3.3-V LVTTL 128 " "Pin fSpare6 uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare6 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare6" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 91 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSpare7 3.3-V LVTTL 126 " "Pin fSpare7 uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSpare7 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSpare7" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 92 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSpare7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn1 3.3-V LVTTL 100 " "Pin fIn1 uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn1" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 98 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn2 3.3-V LVTTL 103 " "Pin fIn2 uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn2" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 99 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn3 3.3-V LVTTL 105 " "Pin fIn3 uses I/O standard 3.3-V LVTTL at 105" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn3" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 100 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn4 3.3-V LVTTL 110 " "Pin fIn4 uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn4" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 101 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn5 3.3-V LVTTL 112 " "Pin fIn5 uses I/O standard 3.3-V LVTTL at 112" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn5" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 102 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn6 3.3-V LVTTL 114 " "Pin fIn6 uses I/O standard 3.3-V LVTTL at 114" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn6 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn6" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 103 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn7 3.3-V LVTTL 119 " "Pin fIn7 uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn7 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn7" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 104 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fIn8 3.3-V LVTTL 121 " "Pin fIn8 uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fIn8 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fIn8" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 105 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fIn8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAltclk 3.3-V LVTTL 59 " "Pin fAltclk uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAltclk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAltclk" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 112 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAltclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fPS2_dat 3.3-V LVTTL 85 " "Pin fPS2_dat uses I/O standard 3.3-V LVTTL at 85" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fPS2_dat } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fPS2_dat" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 126 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fPS2_dat } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[0\] 3.3-V LVTTL 71 " "Pin fData\[0\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[0\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[1\] 3.3-V LVTTL 70 " "Pin fData\[1\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[1\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[2\] 3.3-V LVTTL 73 " "Pin fData\[2\] uses I/O standard 3.3-V LVTTL at 73" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[2\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[3\] 3.3-V LVTTL 72 " "Pin fData\[3\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[3\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[4\] 3.3-V LVTTL 43 " "Pin fData\[4\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[4\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[5\] 3.3-V LVTTL 44 " "Pin fData\[5\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[5\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[6\] 3.3-V LVTTL 46 " "Pin fData\[6\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[6\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fData\[7\] 3.3-V LVTTL 49 " "Pin fData\[7\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fData[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fData\[7\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 64 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnRd 3.3-V LVTTL 50 " "Pin fnRd uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnRd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnRd" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 73 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnRd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnIorq 3.3-V LVTTL 143 " "Pin fnIorq uses I/O standard 3.3-V LVTTL at 143" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnIorq } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnIorq" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 75 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnIorq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[3\] 3.3-V LVTTL 66 " "Pin fAddress\[3\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[3\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[4\] 3.3-V LVTTL 69 " "Pin fAddress\[4\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[4\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[6\] 3.3-V LVTTL 77 " "Pin fAddress\[6\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[6\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[7\] 3.3-V LVTTL 76 " "Pin fAddress\[7\] uses I/O standard 3.3-V LVTTL at 76" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[7\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[1\] 3.3-V LVTTL 64 " "Pin fAddress\[1\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[1\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[2\] 3.3-V LVTTL 67 " "Pin fAddress\[2\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[2\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[5\] 3.3-V LVTTL 74 " "Pin fAddress\[5\] uses I/O standard 3.3-V LVTTL at 74" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[5\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fAddress\[0\] 3.3-V LVTTL 65 " "Pin fAddress\[0\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fAddress[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fAddress\[0\]" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 60 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fClk_50MHz 2.5 V 23 " "Pin fClk_50MHz uses I/O standard 2.5 V at 23" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fClk_50MHz } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fClk_50MHz" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 137 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fClk_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnReset 3.3-V LVTTL 127 " "Pin fnReset uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnReset } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnReset" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 88 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnReset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fnWr 3.3-V LVTTL 75 " "Pin fnWr uses I/O standard 3.3-V LVTTL at 75" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fnWr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fnWr" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 72 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fnWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fSD_DO 3.3-V LVTTL 87 " "Pin fSD_DO uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fSD_DO } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fSD_DO" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 120 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fSD_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nBtn_reset 3.3-V LVTTL 86 " "Pin nBtn_reset uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nBtn_reset } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nBtn_reset" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 115 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nBtn_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nBtn_usr 3.3-V LVTTL 104 " "Pin nBtn_usr uses I/O standard 3.3-V LVTTL at 104" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { nBtn_usr } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nBtn_usr" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 116 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nBtn_usr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fRxd 3.3-V LVTTL 111 " "Pin fRxd uses I/O standard 3.3-V LVTTL at 111" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fRxd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fRxd" } } } } { "Core/z8ty-fpga.vhd" "" { Text "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/Core/z8ty-fpga.vhd" 109 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fRxd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1590924825012 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1590924825012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/output_files/z8ty-fpga.fit.smsg " "Generated suppressed messages file C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/output_files/z8ty-fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590924825137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590924825715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 13:33:45 2020 " "Processing ended: Sun May 31 13:33:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590924825715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590924825715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590924825715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590924825715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590924827168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590924827168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 13:33:47 2020 " "Processing started: Sun May 31 13:33:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590924827168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590924827168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590924827168 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590924827778 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590924827809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590924828090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 13:33:48 2020 " "Processing ended: Sun May 31 13:33:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590924828090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590924828090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590924828090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590924828090 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590924828700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590924829668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590924829668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 13:33:49 2020 " "Processing started: Sun May 31 13:33:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590924829668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590924829668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta z8ty-fpga -c z8ty-fpga " "Command: quartus_sta z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590924829668 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1590924829731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1590924829918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590924829965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1590924829965 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1590924830168 ""}
{ "Info" "ISTA_SDC_FOUND" "z8ty-fpga.sdc " "Reading SDC File: 'z8ty-fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1590924830231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1590924830231 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fAddress\[3\] " "Node: fAddress\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924830246 "|z8ty_fpga_core|fAddress[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serialClkCount\[15\] " "Node: serialClkCount\[15\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924830246 "|z8ty_fpga_core|serialClkCount[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemTimerOut " "Node: systemTimerOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924830246 "|z8ty_fpga_core|systemTimerOut"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830324 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1590924830324 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1590924830340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.732 " "Worst-case setup slack is 12.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.732               0.000 fClk_50MHz  " "   12.732               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 fClk_50MHz  " "    0.452               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924830371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.413 " "Worst-case recovery slack is 17.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.413               0.000 fClk_50MHz  " "   17.413               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.573 " "Worst-case removal slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 fClk_50MHz  " "    1.573               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924830387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 fClk_50MHz  " "    9.681               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924830403 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 154 synchronizer chains. " "Report Metastability: Found 154 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 154 " "Number of Synchronizer Chains Found: 154" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.732 ns " "Worst Case Available Settling Time: 12.732 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924830481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1590924830497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1590924830528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1590924830918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fAddress\[3\] " "Node: fAddress\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831059 "|z8ty_fpga_core|fAddress[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serialClkCount\[15\] " "Node: serialClkCount\[15\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831059 "|z8ty_fpga_core|serialClkCount[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemTimerOut " "Node: systemTimerOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831059 "|z8ty_fpga_core|systemTimerOut"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.242 " "Worst-case setup slack is 13.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.242               0.000 fClk_50MHz  " "   13.242               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 fClk_50MHz  " "    0.401               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.643 " "Worst-case recovery slack is 17.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.643               0.000 fClk_50MHz  " "   17.643               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.434 " "Worst-case removal slack is 1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.434               0.000 fClk_50MHz  " "    1.434               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 fClk_50MHz  " "    9.628               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 154 synchronizer chains. " "Report Metastability: Found 154 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 154 " "Number of Synchronizer Chains Found: 154" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.242 ns " "Worst Case Available Settling Time: 13.242 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831246 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1590924831262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fAddress\[3\] " "Node: fAddress\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831465 "|z8ty_fpga_core|fAddress[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "serialClkCount\[15\] " "Node: serialClkCount\[15\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831465 "|z8ty_fpga_core|serialClkCount[15]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemTimerOut " "Node: systemTimerOut was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1590924831465 "|z8ty_fpga_core|systemTimerOut"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.908 " "Worst-case setup slack is 16.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.908               0.000 fClk_50MHz  " "   16.908               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 fClk_50MHz  " "    0.186               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.835 " "Worst-case recovery slack is 18.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.835               0.000 fClk_50MHz  " "   18.835               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.686 " "Worst-case removal slack is 0.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 fClk_50MHz  " "    0.686               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.395 " "Worst-case minimum pulse width slack is 9.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.395               0.000 fClk_50MHz  " "    9.395               0.000 fClk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1590924831590 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 154 synchronizer chains. " "Report Metastability: Found 154 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 154 " "Number of Synchronizer Chains Found: 154" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.013" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.908 ns " "Worst Case Available Settling Time: 16.908 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1590924831731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590924832153 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1590924832168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590924832418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 13:33:52 2020 " "Processing ended: Sun May 31 13:33:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590924832418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590924832418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590924832418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590924832418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1590924834075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1590924834075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 31 13:33:53 2020 " "Processing started: Sun May 31 13:33:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1590924834075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1590924834075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off z8ty-fpga -c z8ty-fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1590924834075 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_8_1200mv_85c_slow.vho C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_8_1200mv_85c_slow.vho in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924834621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_8_1200mv_0c_slow.vho C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_8_1200mv_0c_slow.vho in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924834746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_min_1200mv_0c_fast.vho C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_min_1200mv_0c_fast.vho in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924834871 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga.vho C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga.vho in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924835028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_8_1200mv_85c_vhd_slow.sdo C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924835293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_8_1200mv_0c_vhd_slow.sdo C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924835559 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_min_1200mv_0c_vhd_fast.sdo C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924835809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "z8ty-fpga_vhd.sdo C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/ simulation " "Generated file z8ty-fpga_vhd.sdo in folder \"C:/Users/kramer/fpga/fpga/z8ty-coreep4ce6-board/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1590924836088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1590924836173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 31 13:33:56 2020 " "Processing ended: Sun May 31 13:33:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1590924836173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1590924836173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1590924836173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590924836173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 118 s " "Quartus II Full Compilation was successful. 0 errors, 118 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1590924836888 ""}
