
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003631                       # Number of seconds simulated
sim_ticks                                  3630605913                       # Number of ticks simulated
final_tick                               533194985850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56086                       # Simulator instruction rate (inst/s)
host_op_rate                                    71097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 100648                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888956                       # Number of bytes of host memory used
host_seconds                                 36072.31                       # Real time elapsed on the host
sim_insts                                  2023138056                       # Number of instructions simulated
sim_ops                                    2564642248                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       302976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       116480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               422528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       136576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            136576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2367                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          910                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3301                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1067                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1067                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       352558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     83450533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       493582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32082799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               116379472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       352558                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       493582                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             846140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37617963                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37617963                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37617963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       352558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     83450533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       493582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32082799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              153997436                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8706490                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112554                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556274                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202785                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268007                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204649                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314970                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8864                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17052805                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112554                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519619                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085101                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        767382                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564881                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8508313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.329157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4847394     56.97%     56.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364979      4.29%     61.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318557      3.74%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342444      4.02%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300345      3.53%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156044      1.83%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101660      1.19%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269405      3.17%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807485     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8508313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357498                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.958631                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370749                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       723234                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479366                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56517                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        878438                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506760                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1012                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20227538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        878438                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3538242                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         365848                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79633                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364391                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281753                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19538489                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          521                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177531                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76615                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            8                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27121786                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91082142                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91082142                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10314799                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3294                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1697                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           746237                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25608                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       276531                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18422183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14773150                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28963                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6145379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18792418                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8508313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736320                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909688                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3090854     36.33%     36.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797709     21.13%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1175779     13.82%     71.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760949      8.94%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       761354      8.95%     89.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442082      5.20%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337770      3.97%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75938      0.89%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65878      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8508313                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108013     69.01%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21299     13.61%     82.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27201     17.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139317     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200334      1.36%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578624     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853278      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14773150                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696797                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156518                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010595                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38240092                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24570980                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14356400                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14929668                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26019                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711887                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228110                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        878438                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         288474                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16586                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18425472                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941090                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008010                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122355                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237413                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14513465                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485766                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259683                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313664                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057061                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827898                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666971                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14370830                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14356400                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9358069                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26120683                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.648931                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358263                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6186683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204875                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7629875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.604132                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3103229     40.67%     40.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2044477     26.80%     67.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836998     10.97%     78.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428370      5.61%     84.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       365692      4.79%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179087      2.35%     91.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198760      2.61%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101115      1.33%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372147      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7629875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372147                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25683738                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37731417                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4117                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 198177                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870649                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870649                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65537141                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19677250                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18979836                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8706490                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3178948                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2593071                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214001                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1346263                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1240773                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          342172                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9638                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3181019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17472329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3178948                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1582945                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3879946                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134837                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        570603                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1570195                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       103511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8549813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.534181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4669867     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          255955      2.99%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          479792      5.61%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          475236      5.56%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          295711      3.46%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          235367      2.75%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          149586      1.75%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          138060      1.61%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1850239     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8549813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365124                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006817                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3319713                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       564029                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3725083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22977                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        918004                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535801                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20961159                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        918004                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3562501                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102812                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       131041                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3500663                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       334786                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20198329                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        138803                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       103270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28352066                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94232468                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94232468                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17487634                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10864371                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3582                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1724                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           937789                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1874682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       952080                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12014                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       412824                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19038493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3448                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15135829                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29060                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6471815                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19827704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8549813                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.890802                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2952670     34.53%     34.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1826515     21.36%     55.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1267199     14.82%     70.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       798516      9.34%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       831618      9.73%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       408198      4.77%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       317937      3.72%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        72996      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74164      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8549813                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          94514     72.52%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18360     14.09%     86.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17450     13.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12665498     83.68%     83.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203204      1.34%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1723      0.01%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463802      9.67%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       801602      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15135829                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.738454                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130324                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008610                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38980853                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25513792                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14792050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15266153                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47648                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       734244                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          169                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229546                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        918004                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53244                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9084                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19041944                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38176                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1874682                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       952080                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1724                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7051                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133035                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119857                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       252892                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14936490                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1397119                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       199337                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2181228                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2116629                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            784109                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715558                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14796870                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14792050                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9429384                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27066141                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698968                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348383                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10185829                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12542141                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6499838                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216366                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7631809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643403                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.142752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2922395     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2124711     27.84%     66.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       882758     11.57%     77.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       439088      5.75%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       441871      5.79%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       179409      2.35%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183088      2.40%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96319      1.26%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       362170      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7631809                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10185829                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12542141                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1862969                       # Number of memory references committed
system.switch_cpus1.commit.loads              1140435                       # Number of loads committed
system.switch_cpus1.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1810349                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11299561                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       258700                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       362170                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26311618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39002594                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 156677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10185829                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12542141                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10185829                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854765                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854765                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169912                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169912                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67100096                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20550308                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19250845                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3448                       # number of misc regfile writes
system.l20.replacements                          2377                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471750                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6473                       # Sample count of references to valid blocks.
system.l20.avg_refs                         72.879654                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.917607                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.896042                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1202.668208                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2877.518144                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001445                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002416                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.293620                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.702519                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7541                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7541                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1580                       # number of Writeback hits
system.l20.Writeback_hits::total                 1580                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7541                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7541                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7541                       # number of overall hits
system.l20.overall_hits::total                   7541                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2367                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2377                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2367                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2377                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2367                       # number of overall misses
system.l20.overall_misses::total                 2377                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       646923                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    221516213                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      222163136                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       646923                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    221516213                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       222163136                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       646923                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    221516213                       # number of overall miss cycles
system.l20.overall_miss_latency::total      222163136                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9908                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9918                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1580                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1580                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9908                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9918                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9908                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9918                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.238898                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.239665                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.238898                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.239665                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.238898                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.239665                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93585.218842                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93463.666807                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93585.218842                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93463.666807                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 64692.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93585.218842                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93463.666807                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 558                       # number of writebacks
system.l20.writebacks::total                      558                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2367                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2377                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2367                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2377                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2367                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2377                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       572920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    203970974                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    204543894                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       572920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    203970974                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    204543894                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       572920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    203970974                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    204543894                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.239665                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.239665                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.238898                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.239665                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86172.781580                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86051.280606                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86172.781580                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86051.280606                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        57292                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86172.781580                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86051.280606                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           924                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          255750                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5020                       # Sample count of references to valid blocks.
system.l21.avg_refs                         50.946215                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           86.567309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.977554                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   460.935734                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3534.519403                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021135                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003412                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.112533                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.862920                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3135                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3135                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1001                       # number of Writeback hits
system.l21.Writeback_hits::total                 1001                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3135                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3135                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3135                       # number of overall hits
system.l21.overall_hits::total                   3135                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          910                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  924                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          910                       # number of demand (read+write) misses
system.l21.demand_misses::total                   924                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          910                       # number of overall misses
system.l21.overall_misses::total                  924                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1158210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     82478084                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       83636294                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1158210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     82478084                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        83636294                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1158210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     82478084                       # number of overall miss cycles
system.l21.overall_miss_latency::total       83636294                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4045                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4059                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1001                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1001                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4045                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4059                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4045                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4059                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.224969                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.227642                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.224969                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.227642                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.224969                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.227642                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90635.257143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90515.469697                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90635.257143                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90515.469697                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 82729.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90635.257143                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90515.469697                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 509                       # number of writebacks
system.l21.writebacks::total                      509                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          910                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             924                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          910                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              924                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          910                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             924                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     75404686                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     76455716                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     75404686                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     76455716                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1051030                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     75404686                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     76455716                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.224969                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.227642                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.224969                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.227642                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.224969                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.227642                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82862.292308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82744.281385                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82862.292308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82744.281385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 75073.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82862.292308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82744.281385                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975898                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572531                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821040.965455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975898                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015987                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881372                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564870                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564870                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564870                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       760395                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       760395                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       760395                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       760395                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       760395                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564881                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564881                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564881                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564881                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564881                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69126.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 69126.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69126.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       656923                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       656923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       656923                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65692.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65692.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9908                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469370                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10164                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17165.424046                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.886430                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.113570                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897994                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102006                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167638                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1630                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944320                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944320                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944320                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944320                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38465                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38475                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38475                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38475                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38475                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1500384404                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1500384404                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       348202                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       348202                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1500732606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1500732606                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1500732606                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1500732606                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031892                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031892                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019404                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019404                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019404                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019404                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39006.483920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39006.483920                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34820.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34820.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 39005.395867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39005.395867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 39005.395867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39005.395867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1580                       # number of writebacks
system.cpu0.dcache.writebacks::total             1580                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28557                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28557                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28567                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28567                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28567                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9908                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9908                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9908                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    283809366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    283809366                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    283809366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    283809366                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    283809366                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    283809366                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008215                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004997                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004997                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004997                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004997                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28644.465684                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28644.465684                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28644.465684                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28644.465684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28644.465684                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28644.465684                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977519                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004530052                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169611.343413                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977519                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022400                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1570178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1570178                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1570178                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1570178                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1570178                       # number of overall hits
system.cpu1.icache.overall_hits::total        1570178                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1524990                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1524990                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1524990                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1524990                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1570195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1570195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1570195                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1570195                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1570195                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1570195                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 89705.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 89705.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 89705.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1189880                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1189880                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1189880                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84991.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84991.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4045                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153887997                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4301                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35779.585445                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.065904                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.934096                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863539                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136461                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1065635                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1065635                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       719150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        719150                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1724                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1724                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1724                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1784785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1784785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1784785                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1784785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10454                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10454                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10454                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10454                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10454                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    469749507                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    469749507                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    469749507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    469749507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    469749507                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    469749507                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1076089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1076089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       719150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       719150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1795239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1795239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1795239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1795239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009715                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005823                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44934.905969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44934.905969                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44934.905969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44934.905969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44934.905969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44934.905969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1001                       # number of writebacks
system.cpu1.dcache.writebacks::total             1001                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6409                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6409                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4045                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4045                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    103233786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    103233786                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    103233786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    103233786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    103233786                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    103233786                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25521.331520                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25521.331520                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25521.331520                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25521.331520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25521.331520                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25521.331520                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
