// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TopPL_TopPL,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvc1902-vsva2197-2MP-e-S,HLS_INPUT_CLOCK=2.222000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.232000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=198,HLS_SYN_DSP=0,HLS_SYN_FF=25022,HLS_SYN_LUT=21782,HLS_VERSION=2023_2}" *)

module TopPL (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        sweep_tx0_0_TDATA,
        sweep_tx0_0_TKEEP,
        sweep_tx0_0_TSTRB,
        sweep_tx0_0_TLAST,
        sweep_rx0_0_TDATA,
        sweep_rx0_0_TKEEP,
        sweep_rx0_0_TSTRB,
        sweep_rx0_0_TLAST,
        sweep_tx0_1_TDATA,
        sweep_tx0_1_TKEEP,
        sweep_tx0_1_TSTRB,
        sweep_tx0_1_TLAST,
        sweep_rx0_1_TDATA,
        sweep_rx0_1_TKEEP,
        sweep_rx0_1_TSTRB,
        sweep_rx0_1_TLAST,
        norm_tx0_TDATA,
        norm_tx0_TKEEP,
        norm_tx0_TSTRB,
        norm_tx0_TLAST,
        norm_rx0_TDATA,
        norm_rx0_TKEEP,
        norm_rx0_TSTRB,
        norm_rx0_TLAST,
        sweep_tx0_0_TVALID,
        sweep_tx0_0_TREADY,
        sweep_tx0_1_TVALID,
        sweep_tx0_1_TREADY,
        norm_tx0_TVALID,
        norm_tx0_TREADY,
        sweep_rx0_0_TVALID,
        sweep_rx0_0_TREADY,
        sweep_rx0_1_TVALID,
        sweep_rx0_1_TREADY,
        norm_rx0_TVALID,
        norm_rx0_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output  [127:0] sweep_tx0_0_TDATA;
output  [15:0] sweep_tx0_0_TKEEP;
output  [15:0] sweep_tx0_0_TSTRB;
output  [0:0] sweep_tx0_0_TLAST;
input  [127:0] sweep_rx0_0_TDATA;
input  [15:0] sweep_rx0_0_TKEEP;
input  [15:0] sweep_rx0_0_TSTRB;
input  [0:0] sweep_rx0_0_TLAST;
output  [127:0] sweep_tx0_1_TDATA;
output  [15:0] sweep_tx0_1_TKEEP;
output  [15:0] sweep_tx0_1_TSTRB;
output  [0:0] sweep_tx0_1_TLAST;
input  [127:0] sweep_rx0_1_TDATA;
input  [15:0] sweep_rx0_1_TKEEP;
input  [15:0] sweep_rx0_1_TSTRB;
input  [0:0] sweep_rx0_1_TLAST;
output  [127:0] norm_tx0_TDATA;
output  [15:0] norm_tx0_TKEEP;
output  [15:0] norm_tx0_TSTRB;
output  [0:0] norm_tx0_TLAST;
input  [127:0] norm_rx0_TDATA;
input  [15:0] norm_rx0_TKEEP;
input  [15:0] norm_rx0_TSTRB;
input  [0:0] norm_rx0_TLAST;
output   sweep_tx0_0_TVALID;
input   sweep_tx0_0_TREADY;
output   sweep_tx0_1_TVALID;
input   sweep_tx0_1_TREADY;
output   norm_tx0_TVALID;
input   norm_tx0_TREADY;
input   sweep_rx0_0_TVALID;
output   sweep_rx0_0_TREADY;
input   sweep_rx0_1_TVALID;
output   sweep_rx0_1_TREADY;
input   norm_rx0_TVALID;
output   norm_rx0_TREADY;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire   [63:0] dataIn;
wire   [63:0] U;
wire   [63:0] S;
wire   [63:0] ConvArray;
wire   [31:0] ITER;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_continue;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [10:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire   [10:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [511:0] gmem2_RDATA;
wire   [10:0] gmem2_RFIFONUM;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [31:0] gmem3_RDATA;
wire   [10:0] gmem3_RFIFONUM;
wire    gmem3_BVALID;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
wire    SystemControl_U0_ap_start;
wire    SystemControl_U0_start_full_n;
wire    SystemControl_U0_ap_done;
wire    SystemControl_U0_ap_continue;
wire    SystemControl_U0_ap_idle;
wire    SystemControl_U0_ap_ready;
wire    SystemControl_U0_start_out;
wire    SystemControl_U0_start_write;
wire    SystemControl_U0_m_axi_gmem3_AWVALID;
wire   [63:0] SystemControl_U0_m_axi_gmem3_AWADDR;
wire   [0:0] SystemControl_U0_m_axi_gmem3_AWID;
wire   [31:0] SystemControl_U0_m_axi_gmem3_AWLEN;
wire   [2:0] SystemControl_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] SystemControl_U0_m_axi_gmem3_AWBURST;
wire   [1:0] SystemControl_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] SystemControl_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] SystemControl_U0_m_axi_gmem3_AWPROT;
wire   [3:0] SystemControl_U0_m_axi_gmem3_AWQOS;
wire   [3:0] SystemControl_U0_m_axi_gmem3_AWREGION;
wire   [0:0] SystemControl_U0_m_axi_gmem3_AWUSER;
wire    SystemControl_U0_m_axi_gmem3_WVALID;
wire   [31:0] SystemControl_U0_m_axi_gmem3_WDATA;
wire   [3:0] SystemControl_U0_m_axi_gmem3_WSTRB;
wire    SystemControl_U0_m_axi_gmem3_WLAST;
wire   [0:0] SystemControl_U0_m_axi_gmem3_WID;
wire   [0:0] SystemControl_U0_m_axi_gmem3_WUSER;
wire    SystemControl_U0_m_axi_gmem3_ARVALID;
wire   [63:0] SystemControl_U0_m_axi_gmem3_ARADDR;
wire   [0:0] SystemControl_U0_m_axi_gmem3_ARID;
wire   [31:0] SystemControl_U0_m_axi_gmem3_ARLEN;
wire   [2:0] SystemControl_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] SystemControl_U0_m_axi_gmem3_ARBURST;
wire   [1:0] SystemControl_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] SystemControl_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] SystemControl_U0_m_axi_gmem3_ARPROT;
wire   [3:0] SystemControl_U0_m_axi_gmem3_ARQOS;
wire   [3:0] SystemControl_U0_m_axi_gmem3_ARREGION;
wire   [0:0] SystemControl_U0_m_axi_gmem3_ARUSER;
wire    SystemControl_U0_m_axi_gmem3_RREADY;
wire    SystemControl_U0_m_axi_gmem3_BREADY;
wire   [0:0] SystemControl_U0_syscontrol_0_din;
wire    SystemControl_U0_syscontrol_0_write;
wire   [0:0] SystemControl_U0_syscontrol_1_din;
wire    SystemControl_U0_syscontrol_1_write;
wire   [0:0] SystemControl_U0_syscontrol_2_din;
wire    SystemControl_U0_syscontrol_2_write;
wire    SystemControl_U0_convSet_0_read;
wire    SystemControl_U0_convSet_1_read;
wire    ap_sync_continue;
wire    Send_U0_ap_start;
wire    Send_U0_ap_done;
wire    Send_U0_ap_continue;
wire    Send_U0_ap_idle;
wire    Send_U0_ap_ready;
wire    Send_U0_syscontrol_0_read;
wire    Send_U0_send_fifo_0_read;
wire    Send_U0_send_fifo_1_read;
wire   [127:0] Send_U0_sweep_tx0_0_TDATA;
wire    Send_U0_sweep_tx0_0_TVALID;
wire   [15:0] Send_U0_sweep_tx0_0_TKEEP;
wire   [15:0] Send_U0_sweep_tx0_0_TSTRB;
wire   [0:0] Send_U0_sweep_tx0_0_TLAST;
wire   [127:0] Send_U0_sweep_tx0_1_TDATA;
wire    Send_U0_sweep_tx0_1_TVALID;
wire   [15:0] Send_U0_sweep_tx0_1_TKEEP;
wire   [15:0] Send_U0_sweep_tx0_1_TSTRB;
wire   [0:0] Send_U0_sweep_tx0_1_TLAST;
wire   [127:0] Send_U0_norm_tx0_TDATA;
wire    Send_U0_norm_tx0_TVALID;
wire   [15:0] Send_U0_norm_tx0_TKEEP;
wire   [15:0] Send_U0_norm_tx0_TSTRB;
wire   [0:0] Send_U0_norm_tx0_TLAST;
wire    RoundRobin_U0_ap_start;
wire    RoundRobin_U0_ap_done;
wire    RoundRobin_U0_ap_continue;
wire    RoundRobin_U0_ap_idle;
wire    RoundRobin_U0_ap_ready;
wire    RoundRobin_U0_syscontrol_1_read;
wire    RoundRobin_U0_m_axi_gmem0_AWVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem0_AWADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_AWID;
wire   [31:0] RoundRobin_U0_m_axi_gmem0_AWLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem0_AWBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem0_AWPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_AWQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_AWREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_AWUSER;
wire    RoundRobin_U0_m_axi_gmem0_WVALID;
wire   [511:0] RoundRobin_U0_m_axi_gmem0_WDATA;
wire   [63:0] RoundRobin_U0_m_axi_gmem0_WSTRB;
wire    RoundRobin_U0_m_axi_gmem0_WLAST;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_WID;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_WUSER;
wire    RoundRobin_U0_m_axi_gmem0_ARVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem0_ARADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_ARID;
wire   [31:0] RoundRobin_U0_m_axi_gmem0_ARLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem0_ARBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem0_ARPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_ARQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem0_ARREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem0_ARUSER;
wire    RoundRobin_U0_m_axi_gmem0_RREADY;
wire    RoundRobin_U0_m_axi_gmem0_BREADY;
wire    RoundRobin_U0_m_axi_gmem1_AWVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem1_AWADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_AWID;
wire   [31:0] RoundRobin_U0_m_axi_gmem1_AWLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem1_AWBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem1_AWPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_AWQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_AWREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_AWUSER;
wire    RoundRobin_U0_m_axi_gmem1_WVALID;
wire   [511:0] RoundRobin_U0_m_axi_gmem1_WDATA;
wire   [63:0] RoundRobin_U0_m_axi_gmem1_WSTRB;
wire    RoundRobin_U0_m_axi_gmem1_WLAST;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_WID;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_WUSER;
wire    RoundRobin_U0_m_axi_gmem1_ARVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem1_ARADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_ARID;
wire   [31:0] RoundRobin_U0_m_axi_gmem1_ARLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem1_ARBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem1_ARPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_ARQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem1_ARREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem1_ARUSER;
wire    RoundRobin_U0_m_axi_gmem1_RREADY;
wire    RoundRobin_U0_m_axi_gmem1_BREADY;
wire    RoundRobin_U0_m_axi_gmem2_AWVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem2_AWADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_AWID;
wire   [31:0] RoundRobin_U0_m_axi_gmem2_AWLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem2_AWBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem2_AWPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_AWQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_AWREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_AWUSER;
wire    RoundRobin_U0_m_axi_gmem2_WVALID;
wire   [511:0] RoundRobin_U0_m_axi_gmem2_WDATA;
wire   [63:0] RoundRobin_U0_m_axi_gmem2_WSTRB;
wire    RoundRobin_U0_m_axi_gmem2_WLAST;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_WID;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_WUSER;
wire    RoundRobin_U0_m_axi_gmem2_ARVALID;
wire   [63:0] RoundRobin_U0_m_axi_gmem2_ARADDR;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_ARID;
wire   [31:0] RoundRobin_U0_m_axi_gmem2_ARLEN;
wire   [2:0] RoundRobin_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] RoundRobin_U0_m_axi_gmem2_ARBURST;
wire   [1:0] RoundRobin_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] RoundRobin_U0_m_axi_gmem2_ARPROT;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_ARQOS;
wire   [3:0] RoundRobin_U0_m_axi_gmem2_ARREGION;
wire   [0:0] RoundRobin_U0_m_axi_gmem2_ARUSER;
wire    RoundRobin_U0_m_axi_gmem2_RREADY;
wire    RoundRobin_U0_m_axi_gmem2_BREADY;
wire   [127:0] RoundRobin_U0_send_fifo_0_din;
wire    RoundRobin_U0_send_fifo_0_write;
wire   [127:0] RoundRobin_U0_send_fifo_1_din;
wire    RoundRobin_U0_send_fifo_1_write;
wire    RoundRobin_U0_receive_fifo_0_read;
wire    RoundRobin_U0_receive_fifo_1_read;
wire    Receive_U0_ap_start;
wire    Receive_U0_ap_done;
wire    Receive_U0_ap_continue;
wire    Receive_U0_ap_idle;
wire    Receive_U0_ap_ready;
wire    Receive_U0_syscontrol_2_read;
wire   [31:0] Receive_U0_convSet_0_din;
wire    Receive_U0_convSet_0_write;
wire   [31:0] Receive_U0_convSet_1_din;
wire    Receive_U0_convSet_1_write;
wire   [127:0] Receive_U0_receive_fifo_0_din;
wire    Receive_U0_receive_fifo_0_write;
wire   [127:0] Receive_U0_receive_fifo_1_din;
wire    Receive_U0_receive_fifo_1_write;
wire    Receive_U0_sweep_rx0_0_TREADY;
wire    Receive_U0_sweep_rx0_1_TREADY;
wire    Receive_U0_norm_rx0_TREADY;
wire    syscontrol_full_n;
wire   [0:0] syscontrol_dout;
wire   [2:0] syscontrol_num_data_valid;
wire   [2:0] syscontrol_fifo_cap;
wire    syscontrol_empty_n;
wire    syscontrol_1_full_n;
wire   [0:0] syscontrol_1_dout;
wire   [2:0] syscontrol_1_num_data_valid;
wire   [2:0] syscontrol_1_fifo_cap;
wire    syscontrol_1_empty_n;
wire    syscontrol_2_full_n;
wire   [0:0] syscontrol_2_dout;
wire   [2:0] syscontrol_2_num_data_valid;
wire   [2:0] syscontrol_2_fifo_cap;
wire    syscontrol_2_empty_n;
wire    convSet_full_n;
wire   [31:0] convSet_dout;
wire   [2:0] convSet_num_data_valid;
wire   [2:0] convSet_fifo_cap;
wire    convSet_empty_n;
wire    convSet_1_full_n;
wire   [31:0] convSet_1_dout;
wire   [2:0] convSet_1_num_data_valid;
wire   [2:0] convSet_1_fifo_cap;
wire    convSet_1_empty_n;
wire    send_fifo_full_n;
wire   [127:0] send_fifo_dout;
wire   [9:0] send_fifo_num_data_valid;
wire   [9:0] send_fifo_fifo_cap;
wire    send_fifo_empty_n;
wire    send_fifo_1_full_n;
wire   [127:0] send_fifo_1_dout;
wire   [9:0] send_fifo_1_num_data_valid;
wire   [9:0] send_fifo_1_fifo_cap;
wire    send_fifo_1_empty_n;
wire    receive_fifo_full_n;
wire   [127:0] receive_fifo_dout;
wire   [12:0] receive_fifo_num_data_valid;
wire   [12:0] receive_fifo_fifo_cap;
wire    receive_fifo_empty_n;
wire    receive_fifo_1_full_n;
wire   [127:0] receive_fifo_1_dout;
wire   [12:0] receive_fifo_1_num_data_valid;
wire   [12:0] receive_fifo_1_fifo_cap;
wire    receive_fifo_1_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_SystemControl_U0_ap_ready;
wire    ap_sync_SystemControl_U0_ap_ready;
reg    ap_sync_reg_RoundRobin_U0_ap_ready;
wire    ap_sync_RoundRobin_U0_ap_ready;
wire   [0:0] start_for_Send_U0_din;
wire    start_for_Send_U0_full_n;
wire   [0:0] start_for_Send_U0_dout;
wire    start_for_Send_U0_empty_n;
wire   [0:0] start_for_Receive_U0_din;
wire    start_for_Receive_U0_full_n;
wire   [0:0] start_for_Receive_U0_dout;
wire    start_for_Receive_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_sync_reg_SystemControl_U0_ap_ready = 1'b0;
#0 ap_sync_reg_RoundRobin_U0_ap_ready = 1'b0;
end

TopPL_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .dataIn(dataIn),
    .U(U),
    .S(S),
    .ConvArray(ConvArray),
    .ITER(ITER),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

TopPL_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 70 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 64 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(RoundRobin_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(RoundRobin_U0_m_axi_gmem0_ARADDR),
    .I_ARLEN(RoundRobin_U0_m_axi_gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(RoundRobin_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

TopPL_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 67 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 64 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(RoundRobin_U0_m_axi_gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(RoundRobin_U0_m_axi_gmem1_AWADDR),
    .I_AWLEN(RoundRobin_U0_m_axi_gmem1_AWLEN),
    .I_WVALID(RoundRobin_U0_m_axi_gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(RoundRobin_U0_m_axi_gmem1_WDATA),
    .I_WSTRB(RoundRobin_U0_m_axi_gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(RoundRobin_U0_m_axi_gmem1_BREADY)
);

TopPL_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 67 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 64 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem2_RDATA),
    .I_RFIFONUM(gmem2_RFIFONUM),
    .I_AWVALID(RoundRobin_U0_m_axi_gmem2_AWVALID),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(RoundRobin_U0_m_axi_gmem2_AWADDR),
    .I_AWLEN(RoundRobin_U0_m_axi_gmem2_AWLEN),
    .I_WVALID(RoundRobin_U0_m_axi_gmem2_WVALID),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(RoundRobin_U0_m_axi_gmem2_WDATA),
    .I_WSTRB(RoundRobin_U0_m_axi_gmem2_WSTRB),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(RoundRobin_U0_m_axi_gmem2_BREADY)
);

TopPL_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 67 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 64 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem3_RDATA),
    .I_RFIFONUM(gmem3_RFIFONUM),
    .I_AWVALID(SystemControl_U0_m_axi_gmem3_AWVALID),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(SystemControl_U0_m_axi_gmem3_AWADDR),
    .I_AWLEN(SystemControl_U0_m_axi_gmem3_AWLEN),
    .I_WVALID(SystemControl_U0_m_axi_gmem3_WVALID),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(SystemControl_U0_m_axi_gmem3_WDATA),
    .I_WSTRB(SystemControl_U0_m_axi_gmem3_WSTRB),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(SystemControl_U0_m_axi_gmem3_BREADY)
);

TopPL_SystemControl SystemControl_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(SystemControl_U0_ap_start),
    .start_full_n(SystemControl_U0_start_full_n),
    .ap_done(SystemControl_U0_ap_done),
    .ap_continue(SystemControl_U0_ap_continue),
    .ap_idle(SystemControl_U0_ap_idle),
    .ap_ready(SystemControl_U0_ap_ready),
    .start_out(SystemControl_U0_start_out),
    .start_write(SystemControl_U0_start_write),
    .ITER(ITER),
    .m_axi_gmem3_AWVALID(SystemControl_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(SystemControl_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(SystemControl_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(SystemControl_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(SystemControl_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(SystemControl_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(SystemControl_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(SystemControl_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(SystemControl_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(SystemControl_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(SystemControl_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(SystemControl_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(SystemControl_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(gmem3_WREADY),
    .m_axi_gmem3_WDATA(SystemControl_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(SystemControl_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(SystemControl_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(SystemControl_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(SystemControl_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(SystemControl_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(SystemControl_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(SystemControl_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(SystemControl_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(SystemControl_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(SystemControl_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(SystemControl_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(SystemControl_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(SystemControl_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(SystemControl_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(SystemControl_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(SystemControl_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(SystemControl_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(32'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RFIFONUM(11'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(gmem3_BVALID),
    .m_axi_gmem3_BREADY(SystemControl_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(gmem3_BRESP),
    .m_axi_gmem3_BID(gmem3_BID),
    .m_axi_gmem3_BUSER(gmem3_BUSER),
    .ConvArray(ConvArray),
    .syscontrol_0_din(SystemControl_U0_syscontrol_0_din),
    .syscontrol_0_num_data_valid(syscontrol_num_data_valid),
    .syscontrol_0_fifo_cap(syscontrol_fifo_cap),
    .syscontrol_0_full_n(syscontrol_full_n),
    .syscontrol_0_write(SystemControl_U0_syscontrol_0_write),
    .syscontrol_1_din(SystemControl_U0_syscontrol_1_din),
    .syscontrol_1_num_data_valid(syscontrol_1_num_data_valid),
    .syscontrol_1_fifo_cap(syscontrol_1_fifo_cap),
    .syscontrol_1_full_n(syscontrol_1_full_n),
    .syscontrol_1_write(SystemControl_U0_syscontrol_1_write),
    .syscontrol_2_din(SystemControl_U0_syscontrol_2_din),
    .syscontrol_2_num_data_valid(syscontrol_2_num_data_valid),
    .syscontrol_2_fifo_cap(syscontrol_2_fifo_cap),
    .syscontrol_2_full_n(syscontrol_2_full_n),
    .syscontrol_2_write(SystemControl_U0_syscontrol_2_write),
    .convSet_0_dout(convSet_dout),
    .convSet_0_num_data_valid(convSet_num_data_valid),
    .convSet_0_fifo_cap(convSet_fifo_cap),
    .convSet_0_empty_n(convSet_empty_n),
    .convSet_0_read(SystemControl_U0_convSet_0_read),
    .convSet_1_dout(convSet_1_dout),
    .convSet_1_num_data_valid(convSet_1_num_data_valid),
    .convSet_1_fifo_cap(convSet_1_fifo_cap),
    .convSet_1_empty_n(convSet_1_empty_n),
    .convSet_1_read(SystemControl_U0_convSet_1_read)
);

TopPL_Send Send_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Send_U0_ap_start),
    .ap_done(Send_U0_ap_done),
    .ap_continue(Send_U0_ap_continue),
    .ap_idle(Send_U0_ap_idle),
    .ap_ready(Send_U0_ap_ready),
    .syscontrol_0_dout(syscontrol_dout),
    .syscontrol_0_num_data_valid(syscontrol_num_data_valid),
    .syscontrol_0_fifo_cap(syscontrol_fifo_cap),
    .syscontrol_0_empty_n(syscontrol_empty_n),
    .syscontrol_0_read(Send_U0_syscontrol_0_read),
    .send_fifo_0_dout(send_fifo_dout),
    .send_fifo_0_num_data_valid(send_fifo_num_data_valid),
    .send_fifo_0_fifo_cap(send_fifo_fifo_cap),
    .send_fifo_0_empty_n(send_fifo_empty_n),
    .send_fifo_0_read(Send_U0_send_fifo_0_read),
    .send_fifo_1_dout(send_fifo_1_dout),
    .send_fifo_1_num_data_valid(send_fifo_1_num_data_valid),
    .send_fifo_1_fifo_cap(send_fifo_1_fifo_cap),
    .send_fifo_1_empty_n(send_fifo_1_empty_n),
    .send_fifo_1_read(Send_U0_send_fifo_1_read),
    .sweep_tx0_0_TDATA(Send_U0_sweep_tx0_0_TDATA),
    .sweep_tx0_0_TVALID(Send_U0_sweep_tx0_0_TVALID),
    .sweep_tx0_0_TREADY(sweep_tx0_0_TREADY),
    .sweep_tx0_0_TKEEP(Send_U0_sweep_tx0_0_TKEEP),
    .sweep_tx0_0_TSTRB(Send_U0_sweep_tx0_0_TSTRB),
    .sweep_tx0_0_TLAST(Send_U0_sweep_tx0_0_TLAST),
    .sweep_tx0_1_TDATA(Send_U0_sweep_tx0_1_TDATA),
    .sweep_tx0_1_TVALID(Send_U0_sweep_tx0_1_TVALID),
    .sweep_tx0_1_TREADY(sweep_tx0_1_TREADY),
    .sweep_tx0_1_TKEEP(Send_U0_sweep_tx0_1_TKEEP),
    .sweep_tx0_1_TSTRB(Send_U0_sweep_tx0_1_TSTRB),
    .sweep_tx0_1_TLAST(Send_U0_sweep_tx0_1_TLAST),
    .norm_tx0_TDATA(Send_U0_norm_tx0_TDATA),
    .norm_tx0_TVALID(Send_U0_norm_tx0_TVALID),
    .norm_tx0_TREADY(norm_tx0_TREADY),
    .norm_tx0_TKEEP(Send_U0_norm_tx0_TKEEP),
    .norm_tx0_TSTRB(Send_U0_norm_tx0_TSTRB),
    .norm_tx0_TLAST(Send_U0_norm_tx0_TLAST)
);

TopPL_RoundRobin RoundRobin_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(RoundRobin_U0_ap_start),
    .ap_done(RoundRobin_U0_ap_done),
    .ap_continue(RoundRobin_U0_ap_continue),
    .ap_idle(RoundRobin_U0_ap_idle),
    .ap_ready(RoundRobin_U0_ap_ready),
    .syscontrol_1_dout(syscontrol_1_dout),
    .syscontrol_1_num_data_valid(syscontrol_1_num_data_valid),
    .syscontrol_1_fifo_cap(syscontrol_1_fifo_cap),
    .syscontrol_1_empty_n(syscontrol_1_empty_n),
    .syscontrol_1_read(RoundRobin_U0_syscontrol_1_read),
    .m_axi_gmem0_AWVALID(RoundRobin_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(RoundRobin_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(RoundRobin_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(RoundRobin_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(RoundRobin_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(RoundRobin_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(RoundRobin_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(RoundRobin_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(RoundRobin_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(RoundRobin_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(RoundRobin_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(RoundRobin_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(RoundRobin_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(RoundRobin_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(RoundRobin_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(RoundRobin_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(RoundRobin_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(RoundRobin_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(RoundRobin_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(RoundRobin_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(RoundRobin_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(RoundRobin_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(RoundRobin_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(RoundRobin_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(RoundRobin_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(RoundRobin_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(RoundRobin_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(RoundRobin_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(RoundRobin_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(RoundRobin_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(RoundRobin_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(RoundRobin_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .dataIn(dataIn),
    .m_axi_gmem1_AWVALID(RoundRobin_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(RoundRobin_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(RoundRobin_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(RoundRobin_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(RoundRobin_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(RoundRobin_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(RoundRobin_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(RoundRobin_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(RoundRobin_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(RoundRobin_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(RoundRobin_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(RoundRobin_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(RoundRobin_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(RoundRobin_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(RoundRobin_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(RoundRobin_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(RoundRobin_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(RoundRobin_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(RoundRobin_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(RoundRobin_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(RoundRobin_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(RoundRobin_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(RoundRobin_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(RoundRobin_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(RoundRobin_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(RoundRobin_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(RoundRobin_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(RoundRobin_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(RoundRobin_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(RoundRobin_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(RoundRobin_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(512'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(11'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(RoundRobin_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(gmem1_BRESP),
    .m_axi_gmem1_BID(gmem1_BID),
    .m_axi_gmem1_BUSER(gmem1_BUSER),
    .U(U),
    .m_axi_gmem2_AWVALID(RoundRobin_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(RoundRobin_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(RoundRobin_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(RoundRobin_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(RoundRobin_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(RoundRobin_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(RoundRobin_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(RoundRobin_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(RoundRobin_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(RoundRobin_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(RoundRobin_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(RoundRobin_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(RoundRobin_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(gmem2_WREADY),
    .m_axi_gmem2_WDATA(RoundRobin_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(RoundRobin_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(RoundRobin_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(RoundRobin_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(RoundRobin_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(RoundRobin_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(RoundRobin_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(RoundRobin_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(RoundRobin_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(RoundRobin_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(RoundRobin_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(RoundRobin_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(RoundRobin_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(RoundRobin_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(RoundRobin_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(RoundRobin_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(RoundRobin_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(RoundRobin_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(512'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RFIFONUM(11'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(gmem2_BVALID),
    .m_axi_gmem2_BREADY(RoundRobin_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(gmem2_BRESP),
    .m_axi_gmem2_BID(gmem2_BID),
    .m_axi_gmem2_BUSER(gmem2_BUSER),
    .S(S),
    .send_fifo_0_din(RoundRobin_U0_send_fifo_0_din),
    .send_fifo_0_num_data_valid(send_fifo_num_data_valid),
    .send_fifo_0_fifo_cap(send_fifo_fifo_cap),
    .send_fifo_0_full_n(send_fifo_full_n),
    .send_fifo_0_write(RoundRobin_U0_send_fifo_0_write),
    .send_fifo_1_din(RoundRobin_U0_send_fifo_1_din),
    .send_fifo_1_num_data_valid(send_fifo_1_num_data_valid),
    .send_fifo_1_fifo_cap(send_fifo_1_fifo_cap),
    .send_fifo_1_full_n(send_fifo_1_full_n),
    .send_fifo_1_write(RoundRobin_U0_send_fifo_1_write),
    .receive_fifo_0_dout(receive_fifo_dout),
    .receive_fifo_0_num_data_valid(receive_fifo_num_data_valid),
    .receive_fifo_0_fifo_cap(receive_fifo_fifo_cap),
    .receive_fifo_0_empty_n(receive_fifo_empty_n),
    .receive_fifo_0_read(RoundRobin_U0_receive_fifo_0_read),
    .receive_fifo_1_dout(receive_fifo_1_dout),
    .receive_fifo_1_num_data_valid(receive_fifo_1_num_data_valid),
    .receive_fifo_1_fifo_cap(receive_fifo_1_fifo_cap),
    .receive_fifo_1_empty_n(receive_fifo_1_empty_n),
    .receive_fifo_1_read(RoundRobin_U0_receive_fifo_1_read)
);

TopPL_Receive Receive_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Receive_U0_ap_start),
    .ap_done(Receive_U0_ap_done),
    .ap_continue(Receive_U0_ap_continue),
    .ap_idle(Receive_U0_ap_idle),
    .ap_ready(Receive_U0_ap_ready),
    .syscontrol_2_dout(syscontrol_2_dout),
    .syscontrol_2_num_data_valid(syscontrol_2_num_data_valid),
    .syscontrol_2_fifo_cap(syscontrol_2_fifo_cap),
    .syscontrol_2_empty_n(syscontrol_2_empty_n),
    .syscontrol_2_read(Receive_U0_syscontrol_2_read),
    .convSet_0_din(Receive_U0_convSet_0_din),
    .convSet_0_num_data_valid(convSet_num_data_valid),
    .convSet_0_fifo_cap(convSet_fifo_cap),
    .convSet_0_full_n(convSet_full_n),
    .convSet_0_write(Receive_U0_convSet_0_write),
    .convSet_1_din(Receive_U0_convSet_1_din),
    .convSet_1_num_data_valid(convSet_1_num_data_valid),
    .convSet_1_fifo_cap(convSet_1_fifo_cap),
    .convSet_1_full_n(convSet_1_full_n),
    .convSet_1_write(Receive_U0_convSet_1_write),
    .receive_fifo_0_din(Receive_U0_receive_fifo_0_din),
    .receive_fifo_0_num_data_valid(receive_fifo_num_data_valid),
    .receive_fifo_0_fifo_cap(receive_fifo_fifo_cap),
    .receive_fifo_0_full_n(receive_fifo_full_n),
    .receive_fifo_0_write(Receive_U0_receive_fifo_0_write),
    .receive_fifo_1_din(Receive_U0_receive_fifo_1_din),
    .receive_fifo_1_num_data_valid(receive_fifo_1_num_data_valid),
    .receive_fifo_1_fifo_cap(receive_fifo_1_fifo_cap),
    .receive_fifo_1_full_n(receive_fifo_1_full_n),
    .receive_fifo_1_write(Receive_U0_receive_fifo_1_write),
    .sweep_rx0_0_TDATA(sweep_rx0_0_TDATA),
    .sweep_rx0_0_TVALID(sweep_rx0_0_TVALID),
    .sweep_rx0_0_TREADY(Receive_U0_sweep_rx0_0_TREADY),
    .sweep_rx0_0_TKEEP(sweep_rx0_0_TKEEP),
    .sweep_rx0_0_TSTRB(sweep_rx0_0_TSTRB),
    .sweep_rx0_0_TLAST(sweep_rx0_0_TLAST),
    .sweep_rx0_1_TDATA(sweep_rx0_1_TDATA),
    .sweep_rx0_1_TVALID(sweep_rx0_1_TVALID),
    .sweep_rx0_1_TREADY(Receive_U0_sweep_rx0_1_TREADY),
    .sweep_rx0_1_TKEEP(sweep_rx0_1_TKEEP),
    .sweep_rx0_1_TSTRB(sweep_rx0_1_TSTRB),
    .sweep_rx0_1_TLAST(sweep_rx0_1_TLAST),
    .norm_rx0_TDATA(norm_rx0_TDATA),
    .norm_rx0_TVALID(norm_rx0_TVALID),
    .norm_rx0_TREADY(Receive_U0_norm_rx0_TREADY),
    .norm_rx0_TKEEP(norm_rx0_TKEEP),
    .norm_rx0_TSTRB(norm_rx0_TSTRB),
    .norm_rx0_TLAST(norm_rx0_TLAST)
);

TopPL_fifo_w1_d4_S syscontrol_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SystemControl_U0_syscontrol_0_din),
    .if_full_n(syscontrol_full_n),
    .if_write(SystemControl_U0_syscontrol_0_write),
    .if_dout(syscontrol_dout),
    .if_num_data_valid(syscontrol_num_data_valid),
    .if_fifo_cap(syscontrol_fifo_cap),
    .if_empty_n(syscontrol_empty_n),
    .if_read(Send_U0_syscontrol_0_read)
);

TopPL_fifo_w1_d4_S syscontrol_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SystemControl_U0_syscontrol_1_din),
    .if_full_n(syscontrol_1_full_n),
    .if_write(SystemControl_U0_syscontrol_1_write),
    .if_dout(syscontrol_1_dout),
    .if_num_data_valid(syscontrol_1_num_data_valid),
    .if_fifo_cap(syscontrol_1_fifo_cap),
    .if_empty_n(syscontrol_1_empty_n),
    .if_read(RoundRobin_U0_syscontrol_1_read)
);

TopPL_fifo_w1_d4_S syscontrol_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(SystemControl_U0_syscontrol_2_din),
    .if_full_n(syscontrol_2_full_n),
    .if_write(SystemControl_U0_syscontrol_2_write),
    .if_dout(syscontrol_2_dout),
    .if_num_data_valid(syscontrol_2_num_data_valid),
    .if_fifo_cap(syscontrol_2_fifo_cap),
    .if_empty_n(syscontrol_2_empty_n),
    .if_read(Receive_U0_syscontrol_2_read)
);

TopPL_fifo_w32_d4_S convSet_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Receive_U0_convSet_0_din),
    .if_full_n(convSet_full_n),
    .if_write(Receive_U0_convSet_0_write),
    .if_dout(convSet_dout),
    .if_num_data_valid(convSet_num_data_valid),
    .if_fifo_cap(convSet_fifo_cap),
    .if_empty_n(convSet_empty_n),
    .if_read(SystemControl_U0_convSet_0_read)
);

TopPL_fifo_w32_d4_S convSet_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Receive_U0_convSet_1_din),
    .if_full_n(convSet_1_full_n),
    .if_write(Receive_U0_convSet_1_write),
    .if_dout(convSet_1_dout),
    .if_num_data_valid(convSet_1_num_data_valid),
    .if_fifo_cap(convSet_1_fifo_cap),
    .if_empty_n(convSet_1_empty_n),
    .if_read(SystemControl_U0_convSet_1_read)
);

TopPL_fifo_w128_d512_B send_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(RoundRobin_U0_send_fifo_0_din),
    .if_full_n(send_fifo_full_n),
    .if_write(RoundRobin_U0_send_fifo_0_write),
    .if_dout(send_fifo_dout),
    .if_num_data_valid(send_fifo_num_data_valid),
    .if_fifo_cap(send_fifo_fifo_cap),
    .if_empty_n(send_fifo_empty_n),
    .if_read(Send_U0_send_fifo_0_read)
);

TopPL_fifo_w128_d512_B send_fifo_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(RoundRobin_U0_send_fifo_1_din),
    .if_full_n(send_fifo_1_full_n),
    .if_write(RoundRobin_U0_send_fifo_1_write),
    .if_dout(send_fifo_1_dout),
    .if_num_data_valid(send_fifo_1_num_data_valid),
    .if_fifo_cap(send_fifo_1_fifo_cap),
    .if_empty_n(send_fifo_1_empty_n),
    .if_read(Send_U0_send_fifo_1_read)
);

TopPL_fifo_w128_d4096_U receive_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Receive_U0_receive_fifo_0_din),
    .if_full_n(receive_fifo_full_n),
    .if_write(Receive_U0_receive_fifo_0_write),
    .if_dout(receive_fifo_dout),
    .if_num_data_valid(receive_fifo_num_data_valid),
    .if_fifo_cap(receive_fifo_fifo_cap),
    .if_empty_n(receive_fifo_empty_n),
    .if_read(RoundRobin_U0_receive_fifo_0_read)
);

TopPL_fifo_w128_d4096_U receive_fifo_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Receive_U0_receive_fifo_1_din),
    .if_full_n(receive_fifo_1_full_n),
    .if_write(Receive_U0_receive_fifo_1_write),
    .if_dout(receive_fifo_1_dout),
    .if_num_data_valid(receive_fifo_1_num_data_valid),
    .if_fifo_cap(receive_fifo_1_fifo_cap),
    .if_empty_n(receive_fifo_1_empty_n),
    .if_read(RoundRobin_U0_receive_fifo_1_read)
);

TopPL_start_for_Send_U0 start_for_Send_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Send_U0_din),
    .if_full_n(start_for_Send_U0_full_n),
    .if_write(SystemControl_U0_start_write),
    .if_dout(start_for_Send_U0_dout),
    .if_empty_n(start_for_Send_U0_empty_n),
    .if_read(Send_U0_ap_ready)
);

TopPL_start_for_Receive_U0 start_for_Receive_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Receive_U0_din),
    .if_full_n(start_for_Receive_U0_full_n),
    .if_write(SystemControl_U0_start_write),
    .if_dout(start_for_Receive_U0_dout),
    .if_empty_n(start_for_Receive_U0_empty_n),
    .if_read(Receive_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_RoundRobin_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_RoundRobin_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_RoundRobin_U0_ap_ready <= ap_sync_RoundRobin_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_SystemControl_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_SystemControl_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_SystemControl_U0_ap_ready <= ap_sync_SystemControl_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

assign Receive_U0_ap_continue = ap_sync_continue;

assign Receive_U0_ap_start = start_for_Receive_U0_empty_n;

assign RoundRobin_U0_ap_continue = ap_sync_continue;

assign RoundRobin_U0_ap_start = ((ap_sync_reg_RoundRobin_U0_ap_ready ^ 1'b1) & ap_start);

assign Send_U0_ap_continue = ap_sync_continue;

assign Send_U0_ap_start = start_for_Send_U0_empty_n;

assign SystemControl_U0_ap_continue = ap_sync_continue;

assign SystemControl_U0_ap_start = ((ap_sync_reg_SystemControl_U0_ap_ready ^ 1'b1) & ap_start);

assign SystemControl_U0_start_full_n = (start_for_Send_U0_full_n & start_for_Receive_U0_full_n);

assign ap_done = ap_sync_done;

assign ap_idle = (SystemControl_U0_ap_idle & Send_U0_ap_idle & RoundRobin_U0_ap_idle & Receive_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_RoundRobin_U0_ap_ready = (ap_sync_reg_RoundRobin_U0_ap_ready | RoundRobin_U0_ap_ready);

assign ap_sync_SystemControl_U0_ap_ready = (ap_sync_reg_SystemControl_U0_ap_ready | SystemControl_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (SystemControl_U0_ap_done & Send_U0_ap_done & RoundRobin_U0_ap_done & Receive_U0_ap_done);

assign ap_sync_ready = (ap_sync_SystemControl_U0_ap_ready & ap_sync_RoundRobin_U0_ap_ready);

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;

assign gmem1_BID = 1'd0;

assign gmem1_BRESP = 2'd0;

assign gmem1_BUSER = 1'd0;

assign gmem2_BID = 1'd0;

assign gmem2_BRESP = 2'd0;

assign gmem2_BUSER = 1'd0;

assign gmem3_BID = 1'd0;

assign gmem3_BRESP = 2'd0;

assign gmem3_BUSER = 1'd0;

assign norm_rx0_TREADY = Receive_U0_norm_rx0_TREADY;

assign norm_tx0_TDATA = Send_U0_norm_tx0_TDATA;

assign norm_tx0_TKEEP = Send_U0_norm_tx0_TKEEP;

assign norm_tx0_TLAST = Send_U0_norm_tx0_TLAST;

assign norm_tx0_TSTRB = Send_U0_norm_tx0_TSTRB;

assign norm_tx0_TVALID = Send_U0_norm_tx0_TVALID;

assign start_for_Receive_U0_din = 1'b1;

assign start_for_Send_U0_din = 1'b1;

assign sweep_rx0_0_TREADY = Receive_U0_sweep_rx0_0_TREADY;

assign sweep_rx0_1_TREADY = Receive_U0_sweep_rx0_1_TREADY;

assign sweep_tx0_0_TDATA = Send_U0_sweep_tx0_0_TDATA;

assign sweep_tx0_0_TKEEP = Send_U0_sweep_tx0_0_TKEEP;

assign sweep_tx0_0_TLAST = Send_U0_sweep_tx0_0_TLAST;

assign sweep_tx0_0_TSTRB = Send_U0_sweep_tx0_0_TSTRB;

assign sweep_tx0_0_TVALID = Send_U0_sweep_tx0_0_TVALID;

assign sweep_tx0_1_TDATA = Send_U0_sweep_tx0_1_TDATA;

assign sweep_tx0_1_TKEEP = Send_U0_sweep_tx0_1_TKEEP;

assign sweep_tx0_1_TLAST = Send_U0_sweep_tx0_1_TLAST;

assign sweep_tx0_1_TSTRB = Send_U0_sweep_tx0_1_TSTRB;

assign sweep_tx0_1_TVALID = Send_U0_sweep_tx0_1_TVALID;

endmodule //TopPL
