\hypertarget{struct_s_p_i___init_type_def}{}\section{Dokumentacja struktury S\+P\+I\+\_\+\+Init\+Type\+Def}
\label{struct_s_p_i___init_type_def}\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}


S\+PI Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+spi.\+h$>$}

\subsection*{Atrybuty publiczne}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}{Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}{Direction}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}{Data\+Size}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}{C\+L\+K\+Polarity}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}{C\+L\+K\+Phase}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}{N\+SS}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}{Baud\+Rate\+Prescaler}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}{First\+Bit}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}{T\+I\+Mode}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}{C\+R\+C\+Calculation}
\item 
uint32\+\_\+t \hyperlink{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}{C\+R\+C\+Polynomial}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}
S\+PI Configuration Structure definition. 

Definicja w linii 47 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.



\subsection{Dokumentacja atrybutów składowych}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}\label{struct_s_p_i___init_type_def_a1d553f90738cb633a9298d2b4d306fde}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Baud\+Rate\+Prescaler@{Baud\+Rate\+Prescaler}}
\index{Baud\+Rate\+Prescaler@{Baud\+Rate\+Prescaler}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Baud\+Rate\+Prescaler}{BaudRatePrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Baud\+Rate\+Prescaler}

Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \hyperlink{group___s_p_i___baud_rate___prescaler}{S\+PI Baud\+Rate Prescaler} \begin{DoxyNote}{Nota}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}


Definicja w linii 68 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}\label{struct_s_p_i___init_type_def_ab21a458209f2588f49a2353c56f62625}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Phase@{C\+L\+K\+Phase}}
\index{C\+L\+K\+Phase@{C\+L\+K\+Phase}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+Phase}{CLKPhase}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+L\+K\+Phase}

Specifies the clock active edge for the bit capture. This parameter can be a value of \hyperlink{group___s_p_i___clock___phase}{S\+PI Clock Phase} 

Definicja w linii 61 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}\label{struct_s_p_i___init_type_def_a96922c7ff9e589ebd9611fc4ab730454}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+L\+K\+Polarity@{C\+L\+K\+Polarity}}
\index{C\+L\+K\+Polarity@{C\+L\+K\+Polarity}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+L\+K\+Polarity}{CLKPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+L\+K\+Polarity}

Specifies the serial clock steady state. This parameter can be a value of \hyperlink{group___s_p_i___clock___polarity}{S\+PI Clock Polarity} 

Definicja w linii 58 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}\label{struct_s_p_i___init_type_def_a3472de9bd9247c1d97312aff7e58e385}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+R\+C\+Calculation@{C\+R\+C\+Calculation}}
\index{C\+R\+C\+Calculation@{C\+R\+C\+Calculation}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R\+C\+Calculation}{CRCCalculation}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+R\+C\+Calculation}

Specifies if the C\+RC calculation is enabled or not. This parameter can be a value of \hyperlink{group___s_p_i___c_r_c___calculation}{S\+PI C\+RC Calculation} 

Definicja w linii 80 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}\label{struct_s_p_i___init_type_def_abdaf3ccbfa4ef68cc81fd32f29baa678}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!C\+R\+C\+Polynomial@{C\+R\+C\+Polynomial}}
\index{C\+R\+C\+Polynomial@{C\+R\+C\+Polynomial}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R\+C\+Polynomial}{CRCPolynomial}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+C\+R\+C\+Polynomial}

Specifies the polynomial used for the C\+RC calculation. This parameter must be an odd number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 65535 

Definicja w linii 83 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}\label{struct_s_p_i___init_type_def_a24b7835dd877e1c4e55236303fa3387f}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Data\+Size@{Data\+Size}}
\index{Data\+Size@{Data\+Size}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Data\+Size}{DataSize}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Data\+Size}

Specifies the S\+PI data size. This parameter can be a value of \hyperlink{group___s_p_i___data___size}{S\+PI Data Size} 

Definicja w linii 55 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}\label{struct_s_p_i___init_type_def_ae5c132f597c806d7a1fe316023b36867}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Direction@{Direction}}
\index{Direction@{Direction}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Direction}{Direction}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Direction}

Specifies the S\+PI bidirectional mode state. This parameter can be a value of \hyperlink{group___s_p_i___direction}{S\+PI Direction Mode} 

Definicja w linii 52 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}\label{struct_s_p_i___init_type_def_a8c541d8863cb62a3212b9381b5cba447}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!First\+Bit@{First\+Bit}}
\index{First\+Bit@{First\+Bit}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{First\+Bit}{FirstBit}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+First\+Bit}

Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+PI M\+SB L\+SB Transmission} 

Definicja w linii 74 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}\label{struct_s_p_i___init_type_def_a5247eb0463437c9980a9d4a5300b50a5}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!Mode@{Mode}}
\index{Mode@{Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+Mode}

Specifies the S\+PI operating mode. This parameter can be a value of \hyperlink{group___s_p_i___mode}{S\+PI Mode} 

Definicja w linii 49 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}\label{struct_s_p_i___init_type_def_aed541d17808213ac6f90ac7deb2bec5f}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!N\+SS@{N\+SS}}
\index{N\+SS@{N\+SS}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{N\+SS}{NSS}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+N\+SS}

Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \hyperlink{group___s_p_i___slave___select__management}{S\+PI Slave Select Management} 

Definicja w linii 64 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}\label{struct_s_p_i___init_type_def_a60db7e87bb66775df6213e4006dfd876}} 
\index{S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}!T\+I\+Mode@{T\+I\+Mode}}
\index{T\+I\+Mode@{T\+I\+Mode}!S\+P\+I\+\_\+\+Init\+Type\+Def@{S\+P\+I\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+I\+Mode}{TIMode}}
{\footnotesize\ttfamily uint32\+\_\+t S\+P\+I\+\_\+\+Init\+Type\+Def\+::\+T\+I\+Mode}

Specifies if the TI mode is enabled or not. This parameter can be a value of \hyperlink{group___s_p_i___t_i__mode}{S\+PI TI Mode} 

Definicja w linii 77 pliku stm32f4xx\+\_\+hal\+\_\+spi.\+h.



Dokumentacja dla tej struktury została wygenerowana z pliku\+:\begin{DoxyCompactItemize}
\item 
S\+T\+M/\+W\+D\+S\+\_\+\+Kosc\+\_\+\+Linux/\+Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\hyperlink{stm32f4xx__hal__spi_8h}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}\end{DoxyCompactItemize}
