#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xad0880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xad0a10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xac32d0 .functor NOT 1, L_0xb1f500, C4<0>, C4<0>, C4<0>;
L_0xb1f2e0 .functor XOR 2, L_0xb1f1a0, L_0xb1f240, C4<00>, C4<00>;
L_0xb1f3f0 .functor XOR 2, L_0xb1f2e0, L_0xb1f350, C4<00>, C4<00>;
v0xb1ab30_0 .net *"_ivl_10", 1 0, L_0xb1f350;  1 drivers
v0xb1ac30_0 .net *"_ivl_12", 1 0, L_0xb1f3f0;  1 drivers
v0xb1ad10_0 .net *"_ivl_2", 1 0, L_0xb1e9f0;  1 drivers
v0xb1add0_0 .net *"_ivl_4", 1 0, L_0xb1f1a0;  1 drivers
v0xb1aeb0_0 .net *"_ivl_6", 1 0, L_0xb1f240;  1 drivers
v0xb1afe0_0 .net *"_ivl_8", 1 0, L_0xb1f2e0;  1 drivers
v0xb1b0c0_0 .net "a", 0 0, v0xb17a80_0;  1 drivers
v0xb1b160_0 .net "b", 0 0, v0xb17b20_0;  1 drivers
v0xb1b200_0 .net "c", 0 0, v0xb17bc0_0;  1 drivers
v0xb1b2a0_0 .var "clk", 0 0;
v0xb1b340_0 .net "d", 0 0, v0xb17d00_0;  1 drivers
v0xb1b3e0_0 .net "out_pos_dut", 0 0, L_0xb1ef80;  1 drivers
v0xb1b480_0 .net "out_pos_ref", 0 0, L_0xb1c9b0;  1 drivers
v0xb1b520_0 .net "out_sop_dut", 0 0, L_0xb1e0f0;  1 drivers
v0xb1b5c0_0 .net "out_sop_ref", 0 0, L_0xaf2230;  1 drivers
v0xb1b660_0 .var/2u "stats1", 223 0;
v0xb1b700_0 .var/2u "strobe", 0 0;
v0xb1b7a0_0 .net "tb_match", 0 0, L_0xb1f500;  1 drivers
v0xb1b870_0 .net "tb_mismatch", 0 0, L_0xac32d0;  1 drivers
v0xb1b910_0 .net "wavedrom_enable", 0 0, v0xb17fd0_0;  1 drivers
v0xb1b9e0_0 .net "wavedrom_title", 511 0, v0xb18070_0;  1 drivers
L_0xb1e9f0 .concat [ 1 1 0 0], L_0xb1c9b0, L_0xaf2230;
L_0xb1f1a0 .concat [ 1 1 0 0], L_0xb1c9b0, L_0xaf2230;
L_0xb1f240 .concat [ 1 1 0 0], L_0xb1ef80, L_0xb1e0f0;
L_0xb1f350 .concat [ 1 1 0 0], L_0xb1c9b0, L_0xaf2230;
L_0xb1f500 .cmp/eeq 2, L_0xb1e9f0, L_0xb1f3f0;
S_0xad0ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xad0a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xac36b0 .functor AND 1, v0xb17bc0_0, v0xb17d00_0, C4<1>, C4<1>;
L_0xac3a90 .functor NOT 1, v0xb17a80_0, C4<0>, C4<0>, C4<0>;
L_0xac3e70 .functor NOT 1, v0xb17b20_0, C4<0>, C4<0>, C4<0>;
L_0xac40f0 .functor AND 1, L_0xac3a90, L_0xac3e70, C4<1>, C4<1>;
L_0xadb4a0 .functor AND 1, L_0xac40f0, v0xb17bc0_0, C4<1>, C4<1>;
L_0xaf2230 .functor OR 1, L_0xac36b0, L_0xadb4a0, C4<0>, C4<0>;
L_0xb1be30 .functor NOT 1, v0xb17b20_0, C4<0>, C4<0>, C4<0>;
L_0xb1bea0 .functor OR 1, L_0xb1be30, v0xb17d00_0, C4<0>, C4<0>;
L_0xb1bfb0 .functor AND 1, v0xb17bc0_0, L_0xb1bea0, C4<1>, C4<1>;
L_0xb1c070 .functor NOT 1, v0xb17a80_0, C4<0>, C4<0>, C4<0>;
L_0xb1c140 .functor OR 1, L_0xb1c070, v0xb17b20_0, C4<0>, C4<0>;
L_0xb1c1b0 .functor AND 1, L_0xb1bfb0, L_0xb1c140, C4<1>, C4<1>;
L_0xb1c330 .functor NOT 1, v0xb17b20_0, C4<0>, C4<0>, C4<0>;
L_0xb1c3a0 .functor OR 1, L_0xb1c330, v0xb17d00_0, C4<0>, C4<0>;
L_0xb1c2c0 .functor AND 1, v0xb17bc0_0, L_0xb1c3a0, C4<1>, C4<1>;
L_0xb1c530 .functor NOT 1, v0xb17a80_0, C4<0>, C4<0>, C4<0>;
L_0xb1c630 .functor OR 1, L_0xb1c530, v0xb17d00_0, C4<0>, C4<0>;
L_0xb1c6f0 .functor AND 1, L_0xb1c2c0, L_0xb1c630, C4<1>, C4<1>;
L_0xb1c8a0 .functor XNOR 1, L_0xb1c1b0, L_0xb1c6f0, C4<0>, C4<0>;
v0xac2c00_0 .net *"_ivl_0", 0 0, L_0xac36b0;  1 drivers
v0xac3000_0 .net *"_ivl_12", 0 0, L_0xb1be30;  1 drivers
v0xac33e0_0 .net *"_ivl_14", 0 0, L_0xb1bea0;  1 drivers
v0xac37c0_0 .net *"_ivl_16", 0 0, L_0xb1bfb0;  1 drivers
v0xac3ba0_0 .net *"_ivl_18", 0 0, L_0xb1c070;  1 drivers
v0xac3f80_0 .net *"_ivl_2", 0 0, L_0xac3a90;  1 drivers
v0xac4200_0 .net *"_ivl_20", 0 0, L_0xb1c140;  1 drivers
v0xb15ff0_0 .net *"_ivl_24", 0 0, L_0xb1c330;  1 drivers
v0xb160d0_0 .net *"_ivl_26", 0 0, L_0xb1c3a0;  1 drivers
v0xb161b0_0 .net *"_ivl_28", 0 0, L_0xb1c2c0;  1 drivers
v0xb16290_0 .net *"_ivl_30", 0 0, L_0xb1c530;  1 drivers
v0xb16370_0 .net *"_ivl_32", 0 0, L_0xb1c630;  1 drivers
v0xb16450_0 .net *"_ivl_36", 0 0, L_0xb1c8a0;  1 drivers
L_0x7f92ccfe9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb16510_0 .net *"_ivl_38", 0 0, L_0x7f92ccfe9018;  1 drivers
v0xb165f0_0 .net *"_ivl_4", 0 0, L_0xac3e70;  1 drivers
v0xb166d0_0 .net *"_ivl_6", 0 0, L_0xac40f0;  1 drivers
v0xb167b0_0 .net *"_ivl_8", 0 0, L_0xadb4a0;  1 drivers
v0xb16890_0 .net "a", 0 0, v0xb17a80_0;  alias, 1 drivers
v0xb16950_0 .net "b", 0 0, v0xb17b20_0;  alias, 1 drivers
v0xb16a10_0 .net "c", 0 0, v0xb17bc0_0;  alias, 1 drivers
v0xb16ad0_0 .net "d", 0 0, v0xb17d00_0;  alias, 1 drivers
v0xb16b90_0 .net "out_pos", 0 0, L_0xb1c9b0;  alias, 1 drivers
v0xb16c50_0 .net "out_sop", 0 0, L_0xaf2230;  alias, 1 drivers
v0xb16d10_0 .net "pos0", 0 0, L_0xb1c1b0;  1 drivers
v0xb16dd0_0 .net "pos1", 0 0, L_0xb1c6f0;  1 drivers
L_0xb1c9b0 .functor MUXZ 1, L_0x7f92ccfe9018, L_0xb1c1b0, L_0xb1c8a0, C4<>;
S_0xb16f50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xad0a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb17a80_0 .var "a", 0 0;
v0xb17b20_0 .var "b", 0 0;
v0xb17bc0_0 .var "c", 0 0;
v0xb17c60_0 .net "clk", 0 0, v0xb1b2a0_0;  1 drivers
v0xb17d00_0 .var "d", 0 0;
v0xb17df0_0 .var/2u "fail", 0 0;
v0xb17e90_0 .var/2u "fail1", 0 0;
v0xb17f30_0 .net "tb_match", 0 0, L_0xb1f500;  alias, 1 drivers
v0xb17fd0_0 .var "wavedrom_enable", 0 0;
v0xb18070_0 .var "wavedrom_title", 511 0;
E_0xacf1f0/0 .event negedge, v0xb17c60_0;
E_0xacf1f0/1 .event posedge, v0xb17c60_0;
E_0xacf1f0 .event/or E_0xacf1f0/0, E_0xacf1f0/1;
S_0xb17280 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb16f50;
 .timescale -12 -12;
v0xb174c0_0 .var/2s "i", 31 0;
E_0xacf090 .event posedge, v0xb17c60_0;
S_0xb175c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb16f50;
 .timescale -12 -12;
v0xb177c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb178a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb16f50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb18250 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xad0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb1cd10 .functor AND 1, v0xb17a80_0, L_0xb1cb60, C4<1>, C4<1>;
L_0xb1cfa0 .functor AND 1, L_0xb1cd10, L_0xb1cdf0, C4<1>, C4<1>;
L_0xb1d260 .functor AND 1, L_0xb1cfa0, L_0xb1d0b0, C4<1>, C4<1>;
L_0xb1d550 .functor AND 1, L_0xb1d370, v0xb17b20_0, C4<1>, C4<1>;
L_0xb1d6e0 .functor AND 1, L_0xb1d550, L_0xb1d640, C4<1>, C4<1>;
L_0xb1d8d0 .functor AND 1, L_0xb1d6e0, L_0xb1d7f0, C4<1>, C4<1>;
L_0xb1da20 .functor OR 1, L_0xb1d260, L_0xb1d8d0, C4<0>, C4<0>;
L_0xb1dcc0 .functor AND 1, L_0xb1db30, L_0xb1dbd0, C4<1>, C4<1>;
L_0xb1dec0 .functor AND 1, L_0xb1dcc0, L_0xb1de20, C4<1>, C4<1>;
L_0xb1dfd0 .functor AND 1, L_0xb1dec0, v0xb17d00_0, C4<1>, C4<1>;
L_0xb1e0f0 .functor OR 1, L_0xb1da20, L_0xb1dfd0, C4<0>, C4<0>;
L_0xb1e200 .functor OR 1, v0xb17a80_0, v0xb17b20_0, C4<0>, C4<0>;
L_0xb1e2e0 .functor OR 1, L_0xb1e200, v0xb17bc0_0, C4<0>, C4<0>;
L_0xb1e4a0 .functor OR 1, L_0xb1e2e0, L_0xb1e3a0, C4<0>, C4<0>;
L_0xb1e270 .functor OR 1, L_0xb1e5e0, v0xb17b20_0, C4<0>, C4<0>;
L_0xb1e6d0 .functor OR 1, L_0xb1e270, v0xb17bc0_0, C4<0>, C4<0>;
L_0xb1e820 .functor OR 1, L_0xb1e6d0, v0xb17d00_0, C4<0>, C4<0>;
L_0xb1e8e0 .functor AND 1, L_0xb1e4a0, L_0xb1e820, C4<1>, C4<1>;
L_0xb1ec40 .functor OR 1, L_0xb1ea90, L_0xb1eba0, C4<0>, C4<0>;
L_0xb1ed50 .functor OR 1, L_0xb1ec40, v0xb17bc0_0, C4<0>, C4<0>;
L_0xb1eec0 .functor OR 1, L_0xb1ed50, v0xb17d00_0, C4<0>, C4<0>;
L_0xb1ef80 .functor AND 1, L_0xb1e8e0, L_0xb1eec0, C4<1>, C4<1>;
v0xb18410_0 .net *"_ivl_1", 0 0, L_0xb1cb60;  1 drivers
v0xb184d0_0 .net *"_ivl_10", 0 0, L_0xb1d260;  1 drivers
v0xb185b0_0 .net *"_ivl_13", 0 0, L_0xb1d370;  1 drivers
v0xb18680_0 .net *"_ivl_14", 0 0, L_0xb1d550;  1 drivers
v0xb18760_0 .net *"_ivl_17", 0 0, L_0xb1d640;  1 drivers
v0xb18870_0 .net *"_ivl_18", 0 0, L_0xb1d6e0;  1 drivers
v0xb18950_0 .net *"_ivl_2", 0 0, L_0xb1cd10;  1 drivers
v0xb18a30_0 .net *"_ivl_21", 0 0, L_0xb1d7f0;  1 drivers
v0xb18af0_0 .net *"_ivl_22", 0 0, L_0xb1d8d0;  1 drivers
v0xb18c60_0 .net *"_ivl_24", 0 0, L_0xb1da20;  1 drivers
v0xb18d40_0 .net *"_ivl_27", 0 0, L_0xb1db30;  1 drivers
v0xb18e00_0 .net *"_ivl_29", 0 0, L_0xb1dbd0;  1 drivers
v0xb18ec0_0 .net *"_ivl_30", 0 0, L_0xb1dcc0;  1 drivers
v0xb18fa0_0 .net *"_ivl_33", 0 0, L_0xb1de20;  1 drivers
v0xb19060_0 .net *"_ivl_34", 0 0, L_0xb1dec0;  1 drivers
v0xb19140_0 .net *"_ivl_36", 0 0, L_0xb1dfd0;  1 drivers
v0xb19220_0 .net *"_ivl_40", 0 0, L_0xb1e200;  1 drivers
v0xb19410_0 .net *"_ivl_42", 0 0, L_0xb1e2e0;  1 drivers
v0xb194f0_0 .net *"_ivl_45", 0 0, L_0xb1e3a0;  1 drivers
v0xb195b0_0 .net *"_ivl_46", 0 0, L_0xb1e4a0;  1 drivers
v0xb19690_0 .net *"_ivl_49", 0 0, L_0xb1e5e0;  1 drivers
v0xb19750_0 .net *"_ivl_5", 0 0, L_0xb1cdf0;  1 drivers
v0xb19810_0 .net *"_ivl_50", 0 0, L_0xb1e270;  1 drivers
v0xb198f0_0 .net *"_ivl_52", 0 0, L_0xb1e6d0;  1 drivers
v0xb199d0_0 .net *"_ivl_54", 0 0, L_0xb1e820;  1 drivers
v0xb19ab0_0 .net *"_ivl_56", 0 0, L_0xb1e8e0;  1 drivers
v0xb19b90_0 .net *"_ivl_59", 0 0, L_0xb1ea90;  1 drivers
v0xb19c50_0 .net *"_ivl_6", 0 0, L_0xb1cfa0;  1 drivers
v0xb19d30_0 .net *"_ivl_61", 0 0, L_0xb1eba0;  1 drivers
v0xb19df0_0 .net *"_ivl_62", 0 0, L_0xb1ec40;  1 drivers
v0xb19ed0_0 .net *"_ivl_64", 0 0, L_0xb1ed50;  1 drivers
v0xb19fb0_0 .net *"_ivl_66", 0 0, L_0xb1eec0;  1 drivers
v0xb1a090_0 .net *"_ivl_9", 0 0, L_0xb1d0b0;  1 drivers
v0xb1a360_0 .net "a", 0 0, v0xb17a80_0;  alias, 1 drivers
v0xb1a400_0 .net "b", 0 0, v0xb17b20_0;  alias, 1 drivers
v0xb1a4f0_0 .net "c", 0 0, v0xb17bc0_0;  alias, 1 drivers
v0xb1a5e0_0 .net "d", 0 0, v0xb17d00_0;  alias, 1 drivers
v0xb1a6d0_0 .net "out_pos", 0 0, L_0xb1ef80;  alias, 1 drivers
v0xb1a790_0 .net "out_sop", 0 0, L_0xb1e0f0;  alias, 1 drivers
L_0xb1cb60 .reduce/nor v0xb17b20_0;
L_0xb1cdf0 .reduce/nor v0xb17bc0_0;
L_0xb1d0b0 .reduce/nor v0xb17d00_0;
L_0xb1d370 .reduce/nor v0xb17a80_0;
L_0xb1d640 .reduce/nor v0xb17bc0_0;
L_0xb1d7f0 .reduce/nor v0xb17d00_0;
L_0xb1db30 .reduce/nor v0xb17a80_0;
L_0xb1dbd0 .reduce/nor v0xb17b20_0;
L_0xb1de20 .reduce/nor v0xb17bc0_0;
L_0xb1e3a0 .reduce/nor v0xb17d00_0;
L_0xb1e5e0 .reduce/nor v0xb17a80_0;
L_0xb1ea90 .reduce/nor v0xb17a80_0;
L_0xb1eba0 .reduce/nor v0xb17b20_0;
S_0xb1a910 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xad0a10;
 .timescale -12 -12;
E_0xab89f0 .event anyedge, v0xb1b700_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb1b700_0;
    %nor/r;
    %assign/vec4 v0xb1b700_0, 0;
    %wait E_0xab89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb16f50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb17df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb17e90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb16f50;
T_4 ;
    %wait E_0xacf1f0;
    %load/vec4 v0xb17f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb17df0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb16f50;
T_5 ;
    %wait E_0xacf090;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %wait E_0xacf090;
    %load/vec4 v0xb17df0_0;
    %store/vec4 v0xb17e90_0, 0, 1;
    %fork t_1, S_0xb17280;
    %jmp t_0;
    .scope S_0xb17280;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb174c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb174c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xacf090;
    %load/vec4 v0xb174c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb174c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb174c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb16f50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xacf1f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb17d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb17b20_0, 0;
    %assign/vec4 v0xb17a80_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb17df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb17e90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xad0a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb1b700_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xad0a10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb1b2a0_0;
    %inv;
    %store/vec4 v0xb1b2a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xad0a10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb17c60_0, v0xb1b870_0, v0xb1b0c0_0, v0xb1b160_0, v0xb1b200_0, v0xb1b340_0, v0xb1b5c0_0, v0xb1b520_0, v0xb1b480_0, v0xb1b3e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xad0a10;
T_9 ;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xad0a10;
T_10 ;
    %wait E_0xacf1f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb1b660_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
    %load/vec4 v0xb1b7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb1b660_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb1b5c0_0;
    %load/vec4 v0xb1b5c0_0;
    %load/vec4 v0xb1b520_0;
    %xor;
    %load/vec4 v0xb1b5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb1b480_0;
    %load/vec4 v0xb1b480_0;
    %load/vec4 v0xb1b3e0_0;
    %xor;
    %load/vec4 v0xb1b480_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb1b660_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb1b660_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response21/top_module.sv";
