/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  reg [14:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = !(celloutsig_0_32z ? celloutsig_0_15z[0] : celloutsig_0_37z);
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_5z[7] : celloutsig_0_4z);
  assign celloutsig_1_18z = !(celloutsig_1_7z[0] ? celloutsig_1_16z[3] : celloutsig_1_2z[1]);
  assign celloutsig_0_7z = !(celloutsig_0_5z[10] ? celloutsig_0_2z[0] : in_data[20]);
  assign celloutsig_0_13z = !(celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_7z);
  assign celloutsig_0_18z = !(celloutsig_0_6z ? celloutsig_0_2z[6] : celloutsig_0_0z);
  assign celloutsig_0_52z = ~(celloutsig_0_10z[3] | celloutsig_0_14z[0]);
  assign celloutsig_1_3z = ~(in_data[102] | celloutsig_1_0z[10]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[2] | in_data[153]);
  assign celloutsig_0_25z = ~(celloutsig_0_19z[0] | celloutsig_0_24z);
  assign celloutsig_0_0z = ~((in_data[35] | in_data[45]) & in_data[83]);
  assign celloutsig_0_27z = ~((celloutsig_0_6z | celloutsig_0_8z) & celloutsig_0_3z);
  assign celloutsig_0_31z = ~((celloutsig_0_19z[0] | celloutsig_0_6z) & celloutsig_0_29z[2]);
  assign celloutsig_0_32z = ~((celloutsig_0_5z[2] | celloutsig_0_29z[0]) & celloutsig_0_31z);
  assign celloutsig_0_37z = ~((celloutsig_0_23z | celloutsig_0_0z) & celloutsig_0_17z[5]);
  assign celloutsig_1_15z = ~((celloutsig_1_5z | celloutsig_1_6z[1]) & celloutsig_1_12z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[2] | celloutsig_0_5z[1]) & celloutsig_0_7z);
  assign celloutsig_0_24z = ~((_01_ | celloutsig_0_23z) & _02_);
  reg [6:0] _23_;
  always_ff @(negedge clkin_data[192], posedge clkin_data[128])
    if (clkin_data[128]) _23_ <= 7'h00;
    else _23_ <= celloutsig_1_7z;
  assign { _03_[6], _00_, _03_[4:0] } = _23_;
  reg [4:0] _24_;
  always_ff @(posedge clkin_data[160], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _24_ <= 5'h00;
    else _24_ <= celloutsig_0_20z[5:1];
  assign { _01_, _04_[3:1], _02_ } = _24_;
  assign celloutsig_1_6z = { celloutsig_1_1z[17], celloutsig_1_5z, celloutsig_1_4z } * in_data[123:121];
  assign celloutsig_0_14z = { celloutsig_0_5z[15:14], celloutsig_0_4z, celloutsig_0_6z } * { celloutsig_0_2z[4:2], celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_2z[5:3] * celloutsig_0_2z[6:4];
  assign celloutsig_0_19z = { celloutsig_0_9z[4:1], celloutsig_0_18z } * { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_20z = { celloutsig_0_14z[1:0], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_11z } * celloutsig_0_5z[9:4];
  assign celloutsig_0_29z = { celloutsig_0_5z[16:15], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_27z } | { celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[191:166] | in_data[170:145];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } | { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_6z } | { celloutsig_1_2z[0], celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_12z = { celloutsig_0_5z[2:0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z } | { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:4] >> in_data[118:115];
  assign celloutsig_1_16z = celloutsig_1_13z[9:6] >> { celloutsig_1_13z[4:3], celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_2z = { in_data[94], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[53:46];
  assign celloutsig_0_5z = { in_data[68:48], celloutsig_0_0z } << { in_data[77:57], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_13z[5:2], _03_[6], _00_, _03_[4:0] } << celloutsig_1_1z[23:13];
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << { in_data[85:83], celloutsig_0_0z };
  assign celloutsig_0_3z = ~((in_data[58] & in_data[86]) | in_data[64]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_2z[1]) | celloutsig_1_4z);
  assign celloutsig_1_10z = ~((celloutsig_1_1z[15] & celloutsig_1_4z) | celloutsig_1_5z);
  assign celloutsig_1_12z = ~((celloutsig_1_10z & celloutsig_1_6z[0]) | celloutsig_1_0z[6]);
  assign celloutsig_0_11z = ~((celloutsig_0_1z[1] & celloutsig_0_5z[0]) | celloutsig_0_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_3z & celloutsig_0_0z) | celloutsig_0_6z);
  assign celloutsig_0_21z = ~((celloutsig_0_5z[20] & celloutsig_0_13z) | celloutsig_0_4z);
  assign celloutsig_0_23z = ~((celloutsig_0_21z & celloutsig_0_2z[5]) | celloutsig_0_20z[2]);
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[162:148];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_2z[1:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_10z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_12z[6:2], celloutsig_0_14z };
  assign _03_[5] = _00_;
  assign { _04_[4], _04_[0] } = { _01_, _02_ };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
