==39212== Cachegrind, a cache and branch-prediction profiler
==39212== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39212== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39212== Command: ./sift .
==39212== 
--39212-- warning: L3 cache found, using its data for the LL simulation.
--39212-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39212-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39212== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39212== (see section Limitations in user manual)
==39212== NOTE: further instances of this message will not be shown
==39212== 
==39212== I   refs:      3,167,698,658
==39212== I1  misses:            1,822
==39212== LLi misses:            1,817
==39212== I1  miss rate:          0.00%
==39212== LLi miss rate:          0.00%
==39212== 
==39212== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39212== D1  misses:        5,368,888  (  3,206,615 rd   +   2,162,273 wr)
==39212== LLd misses:        4,250,697  (  2,260,344 rd   +   1,990,353 wr)
==39212== D1  miss rate:           0.6% (        0.5%     +         0.7%  )
==39212== LLd miss rate:           0.4% (        0.3%     +         0.7%  )
==39212== 
==39212== LL refs:           5,370,710  (  3,208,437 rd   +   2,162,273 wr)
==39212== LL misses:         4,252,514  (  2,262,161 rd   +   1,990,353 wr)
==39212== LL miss rate:            0.1% (        0.1%     +         0.7%  )
