# Reading pref.tcl
# do SegmentD_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FTN_S3/LPRS1/02 Minimizacija/SegmentD/SegmentD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:04:37 on Oct 30,2021
# vcom -reportprogress 300 -93 -work work D:/FTN_S3/LPRS1/02 Minimizacija/SegmentD/SegmentD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity segmentD
# -- Compiling architecture Behavioral of segmentD
# End time: 21:04:37 on Oct 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/FTN_S3/LPRS1/02 Minimizacija/SegmentD/simulation/modelsim/SegmentD_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:04:37 on Oct 30,2021
# vcom -reportprogress 300 -93 -work work D:/FTN_S3/LPRS1/02 Minimizacija/SegmentD/simulation/modelsim/SegmentD_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity segmentD_tb
# -- Compiling architecture Test of segmentD_tb
# End time: 21:04:37 on Oct 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  SegmentD_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" SegmentD_tb 
# Start time: 21:04:37 on Oct 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.segmentd_tb(test)
# Loading work.segmentd(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
restart -f
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 21:13:14 on Oct 30,2021, Elapsed time: 0:08:37
# Errors: 0, Warnings: 0
