

================================================================
== Vitis HLS Report for 'ellipse_solver_Pipeline_second_loop'
================================================================
* Date:           Mon Nov 20 13:30:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ellipse_solver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.569 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- second_loop  |       13|       13|         1|          1|          1|    13|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%outData = alloca i32 1"   --->   Operation 5 'alloca' 'outData' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outData_1 = alloca i32 1"   --->   Operation 6 'alloca' 'outData_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outData_2 = alloca i32 1"   --->   Operation 7 'alloca' 'outData_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outData_3 = alloca i32 1"   --->   Operation 8 'alloca' 'outData_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outData_4 = alloca i32 1"   --->   Operation 9 'alloca' 'outData_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outData_5 = alloca i32 1"   --->   Operation 10 'alloca' 'outData_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%outData_6 = alloca i32 1"   --->   Operation 11 'alloca' 'outData_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outData_7 = alloca i32 1"   --->   Operation 12 'alloca' 'outData_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outData_8 = alloca i32 1"   --->   Operation 13 'alloca' 'outData_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%outData_9 = alloca i32 1"   --->   Operation 14 'alloca' 'outData_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outData_10 = alloca i32 1"   --->   Operation 15 'alloca' 'outData_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%outData_11 = alloca i32 1"   --->   Operation 16 'alloca' 'outData_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outData_12 = alloca i32 1"   --->   Operation 17 'alloca' 'outData_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dataHard_V_103_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_103_reload"   --->   Operation 18 'read' 'dataHard_V_103_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dataHard_V_102_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_102_reload"   --->   Operation 19 'read' 'dataHard_V_102_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dataHard_V_101_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_101_reload"   --->   Operation 20 'read' 'dataHard_V_101_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dataHard_V_100_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_100_reload"   --->   Operation 21 'read' 'dataHard_V_100_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dataHard_V_99_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_99_reload"   --->   Operation 22 'read' 'dataHard_V_99_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dataHard_V_98_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_98_reload"   --->   Operation 23 'read' 'dataHard_V_98_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dataHard_V_97_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_97_reload"   --->   Operation 24 'read' 'dataHard_V_97_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dataHard_V_96_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_96_reload"   --->   Operation 25 'read' 'dataHard_V_96_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dataHard_V_95_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_95_reload"   --->   Operation 26 'read' 'dataHard_V_95_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dataHard_V_94_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_94_reload"   --->   Operation 27 'read' 'dataHard_V_94_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dataHard_V_93_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_93_reload"   --->   Operation 28 'read' 'dataHard_V_93_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dataHard_V_92_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_92_reload"   --->   Operation 29 'read' 'dataHard_V_92_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dataHard_V_91_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_91_reload"   --->   Operation 30 'read' 'dataHard_V_91_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dataHard_V_90_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_90_reload"   --->   Operation 31 'read' 'dataHard_V_90_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dataHard_V_89_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_89_reload"   --->   Operation 32 'read' 'dataHard_V_89_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dataHard_V_88_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_88_reload"   --->   Operation 33 'read' 'dataHard_V_88_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dataHard_V_87_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_87_reload"   --->   Operation 34 'read' 'dataHard_V_87_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dataHard_V_86_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_86_reload"   --->   Operation 35 'read' 'dataHard_V_86_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dataHard_V_85_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_85_reload"   --->   Operation 36 'read' 'dataHard_V_85_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dataHard_V_84_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_84_reload"   --->   Operation 37 'read' 'dataHard_V_84_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dataHard_V_83_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_83_reload"   --->   Operation 38 'read' 'dataHard_V_83_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dataHard_V_82_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_82_reload"   --->   Operation 39 'read' 'dataHard_V_82_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dataHard_V_81_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_81_reload"   --->   Operation 40 'read' 'dataHard_V_81_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dataHard_V_80_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_80_reload"   --->   Operation 41 'read' 'dataHard_V_80_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dataHard_V_79_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_79_reload"   --->   Operation 42 'read' 'dataHard_V_79_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dataHard_V_78_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_78_reload"   --->   Operation 43 'read' 'dataHard_V_78_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dataHard_V_77_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_77_reload"   --->   Operation 44 'read' 'dataHard_V_77_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dataHard_V_76_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_76_reload"   --->   Operation 45 'read' 'dataHard_V_76_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dataHard_V_75_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_75_reload"   --->   Operation 46 'read' 'dataHard_V_75_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dataHard_V_74_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_74_reload"   --->   Operation 47 'read' 'dataHard_V_74_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dataHard_V_73_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_73_reload"   --->   Operation 48 'read' 'dataHard_V_73_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dataHard_V_72_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_72_reload"   --->   Operation 49 'read' 'dataHard_V_72_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dataHard_V_71_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_71_reload"   --->   Operation 50 'read' 'dataHard_V_71_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dataHard_V_70_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_70_reload"   --->   Operation 51 'read' 'dataHard_V_70_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dataHard_V_69_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_69_reload"   --->   Operation 52 'read' 'dataHard_V_69_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dataHard_V_68_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_68_reload"   --->   Operation 53 'read' 'dataHard_V_68_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dataHard_V_67_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_67_reload"   --->   Operation 54 'read' 'dataHard_V_67_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dataHard_V_66_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_66_reload"   --->   Operation 55 'read' 'dataHard_V_66_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%dataHard_V_65_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_65_reload"   --->   Operation 56 'read' 'dataHard_V_65_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dataHard_V_64_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_64_reload"   --->   Operation 57 'read' 'dataHard_V_64_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dataHard_V_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_63_reload"   --->   Operation 58 'read' 'dataHard_V_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dataHard_V_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_62_reload"   --->   Operation 59 'read' 'dataHard_V_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dataHard_V_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_61_reload"   --->   Operation 60 'read' 'dataHard_V_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dataHard_V_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_60_reload"   --->   Operation 61 'read' 'dataHard_V_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%dataHard_V_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_59_reload"   --->   Operation 62 'read' 'dataHard_V_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dataHard_V_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_58_reload"   --->   Operation 63 'read' 'dataHard_V_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dataHard_V_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_57_reload"   --->   Operation 64 'read' 'dataHard_V_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dataHard_V_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_56_reload"   --->   Operation 65 'read' 'dataHard_V_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dataHard_V_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_55_reload"   --->   Operation 66 'read' 'dataHard_V_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%dataHard_V_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_54_reload"   --->   Operation 67 'read' 'dataHard_V_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dataHard_V_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_53_reload"   --->   Operation 68 'read' 'dataHard_V_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%dataHard_V_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_52_reload"   --->   Operation 69 'read' 'dataHard_V_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%dataHard_V_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_51_reload"   --->   Operation 70 'read' 'dataHard_V_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%dataHard_V_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_50_reload"   --->   Operation 71 'read' 'dataHard_V_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%dataHard_V_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_49_reload"   --->   Operation 72 'read' 'dataHard_V_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%dataHard_V_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_48_reload"   --->   Operation 73 'read' 'dataHard_V_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%dataHard_V_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_47_reload"   --->   Operation 74 'read' 'dataHard_V_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%dataHard_V_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_46_reload"   --->   Operation 75 'read' 'dataHard_V_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%dataHard_V_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_45_reload"   --->   Operation 76 'read' 'dataHard_V_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%dataHard_V_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_44_reload"   --->   Operation 77 'read' 'dataHard_V_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%dataHard_V_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_43_reload"   --->   Operation 78 'read' 'dataHard_V_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dataHard_V_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_42_reload"   --->   Operation 79 'read' 'dataHard_V_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dataHard_V_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_41_reload"   --->   Operation 80 'read' 'dataHard_V_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dataHard_V_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_40_reload"   --->   Operation 81 'read' 'dataHard_V_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%dataHard_V_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_39_reload"   --->   Operation 82 'read' 'dataHard_V_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%dataHard_V_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_38_reload"   --->   Operation 83 'read' 'dataHard_V_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dataHard_V_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_37_reload"   --->   Operation 84 'read' 'dataHard_V_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dataHard_V_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_36_reload"   --->   Operation 85 'read' 'dataHard_V_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dataHard_V_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_35_reload"   --->   Operation 86 'read' 'dataHard_V_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%dataHard_V_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_34_reload"   --->   Operation 87 'read' 'dataHard_V_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dataHard_V_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_33_reload"   --->   Operation 88 'read' 'dataHard_V_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%dataHard_V_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_32_reload"   --->   Operation 89 'read' 'dataHard_V_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%dataHard_V_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_31_reload"   --->   Operation 90 'read' 'dataHard_V_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dataHard_V_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_30_reload"   --->   Operation 91 'read' 'dataHard_V_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%dataHard_V_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_29_reload"   --->   Operation 92 'read' 'dataHard_V_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dataHard_V_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_28_reload"   --->   Operation 93 'read' 'dataHard_V_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dataHard_V_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_27_reload"   --->   Operation 94 'read' 'dataHard_V_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dataHard_V_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_26_reload"   --->   Operation 95 'read' 'dataHard_V_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dataHard_V_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_25_reload"   --->   Operation 96 'read' 'dataHard_V_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dataHard_V_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_24_reload"   --->   Operation 97 'read' 'dataHard_V_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dataHard_V_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_23_reload"   --->   Operation 98 'read' 'dataHard_V_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dataHard_V_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_22_reload"   --->   Operation 99 'read' 'dataHard_V_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dataHard_V_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_21_reload"   --->   Operation 100 'read' 'dataHard_V_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%dataHard_V_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_20_reload"   --->   Operation 101 'read' 'dataHard_V_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%dataHard_V_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_19_reload"   --->   Operation 102 'read' 'dataHard_V_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%dataHard_V_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_18_reload"   --->   Operation 103 'read' 'dataHard_V_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%dataHard_V_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_17_reload"   --->   Operation 104 'read' 'dataHard_V_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%dataHard_V_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_16_reload"   --->   Operation 105 'read' 'dataHard_V_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%dataHard_V_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_15_reload"   --->   Operation 106 'read' 'dataHard_V_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%dataHard_V_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_14_reload"   --->   Operation 107 'read' 'dataHard_V_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%dataHard_V_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_13_reload"   --->   Operation 108 'read' 'dataHard_V_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%dataHard_V_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_12_reload"   --->   Operation 109 'read' 'dataHard_V_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%dataHard_V_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_11_reload"   --->   Operation 110 'read' 'dataHard_V_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%dataHard_V_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_10_reload"   --->   Operation 111 'read' 'dataHard_V_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%dataHard_V_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_9_reload"   --->   Operation 112 'read' 'dataHard_V_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%dataHard_V_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_8_reload"   --->   Operation 113 'read' 'dataHard_V_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%dataHard_V_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_7_reload"   --->   Operation 114 'read' 'dataHard_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%dataHard_V_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_6_reload"   --->   Operation 115 'read' 'dataHard_V_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%dataHard_V_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_5_reload"   --->   Operation 116 'read' 'dataHard_V_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%dataHard_V_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_4_reload"   --->   Operation 117 'read' 'dataHard_V_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%dataHard_V_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_3_reload"   --->   Operation 118 'read' 'dataHard_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%dataHard_V_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_2_reload"   --->   Operation 119 'read' 'dataHard_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%dataHard_V_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_1_reload"   --->   Operation 120 'read' 'dataHard_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%dataHard_V_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dataHard_V_reload"   --->   Operation 121 'read' 'dataHard_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%outData_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_reload"   --->   Operation 122 'read' 'outData_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%outData_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_1_reload"   --->   Operation 123 'read' 'outData_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%outData_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_2_reload"   --->   Operation 124 'read' 'outData_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%outData_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_3_reload"   --->   Operation 125 'read' 'outData_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%outData_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_4_reload"   --->   Operation 126 'read' 'outData_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%outData_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_5_reload"   --->   Operation 127 'read' 'outData_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%outData_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_6_reload"   --->   Operation 128 'read' 'outData_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%outData_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_7_reload"   --->   Operation 129 'read' 'outData_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%outData_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_8_reload"   --->   Operation 130 'read' 'outData_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%outData_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_9_reload"   --->   Operation 131 'read' 'outData_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%outData_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_10_reload"   --->   Operation 132 'read' 'outData_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%outData_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_11_reload"   --->   Operation 133 'read' 'outData_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%outData_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %outData_12_reload"   --->   Operation 134 'read' 'outData_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_12_reload_read, i32 %outData_12"   --->   Operation 135 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_11_reload_read, i32 %outData_11"   --->   Operation 136 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_10_reload_read, i32 %outData_10"   --->   Operation 137 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_9_reload_read, i32 %outData_9"   --->   Operation 138 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 139 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_8_reload_read, i32 %outData_8"   --->   Operation 139 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_7_reload_read, i32 %outData_7"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_6_reload_read, i32 %outData_6"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 142 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_5_reload_read, i32 %outData_5"   --->   Operation 142 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_4_reload_read, i32 %outData_4"   --->   Operation 143 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_3_reload_read, i32 %outData_3"   --->   Operation 144 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_2_reload_read, i32 %outData_2"   --->   Operation 145 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_1_reload_read, i32 %outData_1"   --->   Operation 146 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %outData_reload_read, i32 %outData"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc163"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [ellipse_solver.cpp:37]   --->   Operation 150 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.72ns)   --->   "%icmp_ln37 = icmp_eq  i4 %i_1, i4 13" [ellipse_solver.cpp:37]   --->   Operation 151 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 152 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.79ns)   --->   "%add_ln37 = add i4 %i_1, i4 1" [ellipse_solver.cpp:37]   --->   Operation 153 'add' 'add_ln37' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc163.split, void %for.end168.exitStub" [ellipse_solver.cpp:37]   --->   Operation 154 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%outData_load_1 = load i32 %outData" [ellipse_solver.cpp:40]   --->   Operation 155 'load' 'outData_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%outData_1_load_1 = load i32 %outData_1" [ellipse_solver.cpp:40]   --->   Operation 156 'load' 'outData_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%outData_2_load_1 = load i32 %outData_2" [ellipse_solver.cpp:40]   --->   Operation 157 'load' 'outData_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%outData_3_load_1 = load i32 %outData_3" [ellipse_solver.cpp:40]   --->   Operation 158 'load' 'outData_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%outData_4_load_1 = load i32 %outData_4" [ellipse_solver.cpp:40]   --->   Operation 159 'load' 'outData_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%outData_5_load_1 = load i32 %outData_5" [ellipse_solver.cpp:40]   --->   Operation 160 'load' 'outData_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%outData_6_load_1 = load i32 %outData_6" [ellipse_solver.cpp:40]   --->   Operation 161 'load' 'outData_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%outData_7_load_1 = load i32 %outData_7" [ellipse_solver.cpp:40]   --->   Operation 162 'load' 'outData_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%outData_8_load_1 = load i32 %outData_8" [ellipse_solver.cpp:40]   --->   Operation 163 'load' 'outData_8_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%outData_9_load_1 = load i32 %outData_9" [ellipse_solver.cpp:40]   --->   Operation 164 'load' 'outData_9_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%outData_10_load_1 = load i32 %outData_10" [ellipse_solver.cpp:40]   --->   Operation 165 'load' 'outData_10_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%outData_11_load_1 = load i32 %outData_11" [ellipse_solver.cpp:40]   --->   Operation 166 'load' 'outData_11_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%outData_12_load_1 = load i32 %outData_12" [ellipse_solver.cpp:40]   --->   Operation 167 'load' 'outData_12_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [ellipse_solver.cpp:38]   --->   Operation 168 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ellipse_solver.cpp:17]   --->   Operation 169 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.66ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_reload_read, i32 %dataHard_V_1_reload_read, i32 %dataHard_V_2_reload_read, i32 %dataHard_V_3_reload_read, i32 %dataHard_V_4_reload_read, i32 %dataHard_V_5_reload_read, i32 %dataHard_V_6_reload_read, i32 %dataHard_V_7_reload_read, i32 %dataHard_V_8_reload_read, i32 %dataHard_V_9_reload_read, i32 %dataHard_V_10_reload_read, i32 %dataHard_V_11_reload_read, i32 %dataHard_V_12_reload_read, i4 %i_1"   --->   Operation 170 'mux' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.66ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %outData_load_1, i32 %outData_1_load_1, i32 %outData_2_load_1, i32 %outData_3_load_1, i32 %outData_4_load_1, i32 %outData_5_load_1, i32 %outData_6_load_1, i32 %outData_7_load_1, i32 %outData_8_load_1, i32 %outData_9_load_1, i32 %outData_10_load_1, i32 %outData_11_load_1, i32 %outData_12_load_1, i4 %i_1" [ellipse_solver.cpp:40]   --->   Operation 171 'mux' 'tmp_2' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.66ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_13_reload_read, i32 %dataHard_V_14_reload_read, i32 %dataHard_V_15_reload_read, i32 %dataHard_V_16_reload_read, i32 %dataHard_V_17_reload_read, i32 %dataHard_V_18_reload_read, i32 %dataHard_V_19_reload_read, i32 %dataHard_V_20_reload_read, i32 %dataHard_V_21_reload_read, i32 %dataHard_V_22_reload_read, i32 %dataHard_V_23_reload_read, i32 %dataHard_V_24_reload_read, i32 %dataHard_V_25_reload_read, i4 %i_1"   --->   Operation 172 'mux' 'tmp_3' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.66ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_26_reload_read, i32 %dataHard_V_27_reload_read, i32 %dataHard_V_28_reload_read, i32 %dataHard_V_29_reload_read, i32 %dataHard_V_30_reload_read, i32 %dataHard_V_31_reload_read, i32 %dataHard_V_32_reload_read, i32 %dataHard_V_33_reload_read, i32 %dataHard_V_34_reload_read, i32 %dataHard_V_35_reload_read, i32 %dataHard_V_36_reload_read, i32 %dataHard_V_37_reload_read, i32 %dataHard_V_38_reload_read, i4 %i_1"   --->   Operation 173 'mux' 'tmp_4' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.66ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_39_reload_read, i32 %dataHard_V_40_reload_read, i32 %dataHard_V_41_reload_read, i32 %dataHard_V_42_reload_read, i32 %dataHard_V_43_reload_read, i32 %dataHard_V_44_reload_read, i32 %dataHard_V_45_reload_read, i32 %dataHard_V_46_reload_read, i32 %dataHard_V_47_reload_read, i32 %dataHard_V_48_reload_read, i32 %dataHard_V_49_reload_read, i32 %dataHard_V_50_reload_read, i32 %dataHard_V_51_reload_read, i4 %i_1"   --->   Operation 174 'mux' 'tmp_5' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.66ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_52_reload_read, i32 %dataHard_V_53_reload_read, i32 %dataHard_V_54_reload_read, i32 %dataHard_V_55_reload_read, i32 %dataHard_V_56_reload_read, i32 %dataHard_V_57_reload_read, i32 %dataHard_V_58_reload_read, i32 %dataHard_V_59_reload_read, i32 %dataHard_V_60_reload_read, i32 %dataHard_V_61_reload_read, i32 %dataHard_V_62_reload_read, i32 %dataHard_V_63_reload_read, i32 %dataHard_V_64_reload_read, i4 %i_1"   --->   Operation 175 'mux' 'tmp_6' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.66ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_65_reload_read, i32 %dataHard_V_66_reload_read, i32 %dataHard_V_67_reload_read, i32 %dataHard_V_68_reload_read, i32 %dataHard_V_69_reload_read, i32 %dataHard_V_70_reload_read, i32 %dataHard_V_71_reload_read, i32 %dataHard_V_72_reload_read, i32 %dataHard_V_73_reload_read, i32 %dataHard_V_74_reload_read, i32 %dataHard_V_75_reload_read, i32 %dataHard_V_76_reload_read, i32 %dataHard_V_77_reload_read, i4 %i_1"   --->   Operation 176 'mux' 'tmp_7' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.66ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_78_reload_read, i32 %dataHard_V_79_reload_read, i32 %dataHard_V_80_reload_read, i32 %dataHard_V_81_reload_read, i32 %dataHard_V_82_reload_read, i32 %dataHard_V_83_reload_read, i32 %dataHard_V_84_reload_read, i32 %dataHard_V_85_reload_read, i32 %dataHard_V_86_reload_read, i32 %dataHard_V_87_reload_read, i32 %dataHard_V_88_reload_read, i32 %dataHard_V_89_reload_read, i32 %dataHard_V_90_reload_read, i4 %i_1"   --->   Operation 177 'mux' 'tmp_8' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.66ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.13i32.i4, i32 %dataHard_V_91_reload_read, i32 %dataHard_V_92_reload_read, i32 %dataHard_V_93_reload_read, i32 %dataHard_V_94_reload_read, i32 %dataHard_V_95_reload_read, i32 %dataHard_V_96_reload_read, i32 %dataHard_V_97_reload_read, i32 %dataHard_V_98_reload_read, i32 %dataHard_V_99_reload_read, i32 %dataHard_V_100_reload_read, i32 %dataHard_V_101_reload_read, i32 %dataHard_V_102_reload_read, i32 %dataHard_V_103_reload_read, i4 %i_1"   --->   Operation 178 'mux' 'tmp_9' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (1.01ns)   --->   "%add_ln40 = add i32 %tmp_7, i32 %tmp_8" [ellipse_solver.cpp:40]   --->   Operation 179 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (1.01ns)   --->   "%add_ln40_1 = add i32 %tmp_5, i32 %tmp_6" [ellipse_solver.cpp:40]   --->   Operation 180 'add' 'add_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (1.01ns)   --->   "%add_ln40_4 = add i32 %tmp_4, i32 %tmp_9" [ellipse_solver.cpp:40]   --->   Operation 181 'add' 'add_ln40_4' <Predicate = (!icmp_ln37)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (1.01ns)   --->   "%add_ln40_5 = add i32 %tmp, i32 %tmp_3" [ellipse_solver.cpp:40]   --->   Operation 182 'add' 'add_ln40_5' <Predicate = (!icmp_ln37)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_3 = add i32 %add_ln40_5, i32 %add_ln40_4" [ellipse_solver.cpp:40]   --->   Operation 183 'add' 'add_ln40_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_2 = add i32 %add_ln40_1, i32 %add_ln40" [ellipse_solver.cpp:40]   --->   Operation 184 'add' 'add_ln40_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln40_6 = add i32 %add_ln40_2, i32 %tmp_2" [ellipse_solver.cpp:40]   --->   Operation 185 'add' 'add_ln40_6' <Predicate = (!icmp_ln37)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%outData_13 = add i32 %add_ln40_6, i32 %add_ln40_3" [ellipse_solver.cpp:40]   --->   Operation 186 'add' 'outData_13' <Predicate = (!icmp_ln37)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.44ns)   --->   "%switch_ln40 = switch i4 %i_1, void %arrayidx161.case.12, i4 0, void %for.inc163.split.arrayidx161.exit_crit_edge130, i4 1, void %arrayidx161.case.1, i4 2, void %arrayidx161.case.2, i4 3, void %arrayidx161.case.3, i4 4, void %arrayidx161.case.4, i4 5, void %arrayidx161.case.5, i4 6, void %arrayidx161.case.6, i4 7, void %arrayidx161.case.7, i4 8, void %arrayidx161.case.8, i4 9, void %arrayidx161.case.9, i4 10, void %arrayidx161.case.10, i4 11, void %for.inc163.split.arrayidx161.exit_crit_edge" [ellipse_solver.cpp:40]   --->   Operation 187 'switch' 'switch_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.44>
ST_2 : Operation 188 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_11" [ellipse_solver.cpp:40]   --->   Operation 188 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 11)> <Delay = 0.42>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 189 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_10" [ellipse_solver.cpp:40]   --->   Operation 190 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 10)> <Delay = 0.42>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 191 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_9" [ellipse_solver.cpp:40]   --->   Operation 192 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 9)> <Delay = 0.42>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 193 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_8" [ellipse_solver.cpp:40]   --->   Operation 194 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 8)> <Delay = 0.42>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 195 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_7" [ellipse_solver.cpp:40]   --->   Operation 196 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 7)> <Delay = 0.42>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 197 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_6" [ellipse_solver.cpp:40]   --->   Operation 198 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 6)> <Delay = 0.42>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 199 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_5" [ellipse_solver.cpp:40]   --->   Operation 200 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 5)> <Delay = 0.42>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 201 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_4" [ellipse_solver.cpp:40]   --->   Operation 202 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 203 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_3" [ellipse_solver.cpp:40]   --->   Operation 204 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 205 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_2" [ellipse_solver.cpp:40]   --->   Operation 206 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 207 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_1" [ellipse_solver.cpp:40]   --->   Operation 208 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 1)> <Delay = 0.42>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 209 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData" [ellipse_solver.cpp:40]   --->   Operation 210 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 0)> <Delay = 0.42>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 211 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.42ns)   --->   "%store_ln40 = store i32 %outData_13, i32 %outData_12" [ellipse_solver.cpp:40]   --->   Operation 212 'store' 'store_ln40' <Predicate = (!icmp_ln37 & i_1 == 15) | (!icmp_ln37 & i_1 == 14) | (!icmp_ln37 & i_1 == 13) | (!icmp_ln37 & i_1 == 12)> <Delay = 0.42>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx161.exit" [ellipse_solver.cpp:40]   --->   Operation 213 'br' 'br_ln40' <Predicate = (!icmp_ln37 & i_1 == 15) | (!icmp_ln37 & i_1 == 14) | (!icmp_ln37 & i_1 == 13) | (!icmp_ln37 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.42ns)   --->   "%store_ln37 = store i4 %add_ln37, i4 %i" [ellipse_solver.cpp:37]   --->   Operation 214 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.42>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc163" [ellipse_solver.cpp:37]   --->   Operation 215 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%outData_load = load i32 %outData"   --->   Operation 216 'load' 'outData_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%outData_1_load = load i32 %outData_1"   --->   Operation 217 'load' 'outData_1_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%outData_2_load = load i32 %outData_2"   --->   Operation 218 'load' 'outData_2_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%outData_3_load = load i32 %outData_3"   --->   Operation 219 'load' 'outData_3_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%outData_4_load = load i32 %outData_4"   --->   Operation 220 'load' 'outData_4_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%outData_5_load = load i32 %outData_5"   --->   Operation 221 'load' 'outData_5_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%outData_6_load = load i32 %outData_6"   --->   Operation 222 'load' 'outData_6_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%outData_7_load = load i32 %outData_7"   --->   Operation 223 'load' 'outData_7_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%outData_8_load = load i32 %outData_8"   --->   Operation 224 'load' 'outData_8_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%outData_9_load = load i32 %outData_9"   --->   Operation 225 'load' 'outData_9_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%outData_10_load = load i32 %outData_10"   --->   Operation 226 'load' 'outData_10_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%outData_11_load = load i32 %outData_11"   --->   Operation 227 'load' 'outData_11_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%outData_12_load = load i32 %outData_12"   --->   Operation 228 'load' 'outData_12_load' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_38_out, i32 %outData_12_load"   --->   Operation 229 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_37_out, i32 %outData_11_load"   --->   Operation 230 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_36_out, i32 %outData_10_load"   --->   Operation 231 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_35_out, i32 %outData_9_load"   --->   Operation 232 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_34_out, i32 %outData_8_load"   --->   Operation 233 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_33_out, i32 %outData_7_load"   --->   Operation 234 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_32_out, i32 %outData_6_load"   --->   Operation 235 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_31_out, i32 %outData_5_load"   --->   Operation 236 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_30_out, i32 %outData_4_load"   --->   Operation 237 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_29_out, i32 %outData_3_load"   --->   Operation 238 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_28_out, i32 %outData_2_load"   --->   Operation 239 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_27_out, i32 %outData_1_load"   --->   Operation 240 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outData_26_out, i32 %outData_load"   --->   Operation 241 'write' 'write_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('outData') [144]  (0 ns)
	'store' operation ('store_ln0') of variable 'outData_12_reload_read' on local variable 'outData' [262]  (0.427 ns)

 <State 2>: 3.57ns
The critical path consists of the following:
	'load' operation ('i', ellipse_solver.cpp:37) on local variable 'i' [278]  (0 ns)
	'mux' operation ('tmp_7') [305]  (0.664 ns)
	'add' operation ('add_ln40', ellipse_solver.cpp:40) [308]  (1.02 ns)
	'add' operation ('add_ln40_2', ellipse_solver.cpp:40) [313]  (0 ns)
	'add' operation ('add_ln40_6', ellipse_solver.cpp:40) [314]  (0.731 ns)
	'add' operation ('outData', ellipse_solver.cpp:40) [315]  (0.731 ns)
	'store' operation ('store_ln40', ellipse_solver.cpp:40) of variable 'outData', ellipse_solver.cpp:40 on local variable 'outData' [318]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
