Warning (10268): Verilog HDL information at reginc.v(14): always construct contains both blocking and non-blocking assignments File: F:/Single_Core/Single_Core/reginc.v Line: 14
Warning (10268): Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments File: F:/Single_Core/Single_Core/alu.v Line: 11
Warning (10268): Verilog HDL information at acc.v(14): always construct contains both blocking and non-blocking assignments File: F:/Single_Core/Single_Core/acc.v Line: 14
