[
    {
        "dcterms:creator": [
            "Rajarshi Roy",
            "Jonathan Raiman",
            "Neel Kant",
            "Ilyas Elkin",
            "Robert Kirby",
            "Michael Siu",
            "Stuart Oberman",
            "Saad Godil",
            "Bryan Catanzaro"
        ],
        "dcterms:description": "Dataset used for optimizing parallel prefix circuits through deep reinforcement learning, demonstrating improvements in computational delay and hardware size.",
        "dcterms:title": "PrefixRL",
        "dcterms:issued": "2021",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Reinforcement Learning",
            "Circuit Design"
        ],
        "dcat:keyword": [
            "Parallel Prefix Circuits",
            "Deep Reinforcement Learning",
            "Optimization"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Circuit Optimization"
        ]
    },
    {
        "dcterms:creator": [
            "Dongsheng Zuo",
            "Yikang Ouyang",
            "Yuzhe Ma"
        ],
        "dcterms:description": "Dataset for optimizing multiplier designs using deep reinforcement learning, focusing on enhancing speed and reducing size.",
        "dcterms:title": "RL-MUL",
        "dcterms:issued": "2023",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Reinforcement Learning",
            "Multiplier Design"
        ],
        "dcat:keyword": [
            "Multiplier Optimization",
            "Deep Reinforcement Learning",
            "Design Efficiency"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Multiplier Design Optimization"
        ]
    },
    {
        "dcterms:creator": [
            "Jack Sklansky"
        ],
        "dcterms:description": "A dataset containing the design of a conditional-sum addition logic, which serves as a foundational structure for various adder designs.",
        "dcterms:title": "Sklansky adder",
        "dcterms:issued": "1960",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Adder Design"
        ],
        "dcat:keyword": [
            "Conditional-Sum Logic",
            "Adder Design"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Adder Design"
        ]
    },
    {
        "dcterms:creator": [
            "Christopher S Wallace"
        ],
        "dcterms:description": "A dataset detailing a fast multiplier design, which is a significant reference for developing efficient multiplier circuits.",
        "dcterms:title": "Wallace multiplier",
        "dcterms:issued": "1964",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Multiplier Design"
        ],
        "dcat:keyword": [
            "Fast Multiplier",
            "Multiplier Design"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Multiplier Design"
        ]
    },
    {
        "dcterms:creator": [
            "Weihua Xiao",
            "Weikang Qian",
            "Weiqiang Liu"
        ],
        "dcterms:description": "Dataset for global optimization of multipliers using integer linear programming, focusing on enhancing design efficiency.",
        "dcterms:title": "GOMIL",
        "dcterms:issued": "2021",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Multiplier Design",
            "Optimization"
        ],
        "dcat:keyword": [
            "Global Optimization",
            "Multiplier Design",
            "Integer Linear Programming"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": [
            "Multiplier Design Optimization"
        ]
    },
    {
        "dcterms:creator": [
            "Lawrence T Clark",
            "Vinay Vashishtha",
            "Lucian Shifren",
            "Aditya Gujja",
            "Saurabh Sinha",
            "Brian Cline",
            "Chandarasekaran Ramamurthy",
            "Greg Yeric"
        ],
        "dcterms:description": "A predictive process design kit for 7-nm FinFET technology, providing essential parameters for hardware design.",
        "dcterms:title": "ASAP7",
        "dcterms:issued": "2016",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Technology Design Kit"
        ],
        "dcat:keyword": [
            "7nm Technology",
            "Predictive Process Design"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    },
    {
        "dcterms:creator": [
            "Inc NanGate"
        ],
        "dcterms:description": "An open cell library for 45nm technology, providing a resource for designing integrated circuits.",
        "dcterms:title": "Nangate45",
        "dcterms:issued": "2008",
        "dcterms:language": "",
        "dcterms:identifier": "",
        "dcat:theme": [
            "Technology Design Kit"
        ],
        "dcat:keyword": [
            "45nm Technology",
            "Open Cell Library"
        ],
        "dcat:landingPage": "",
        "dcterms:hasVersion": "",
        "dcterms:format": "",
        "mls:task": []
    }
]