/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [30:0] celloutsig_0_26z;
  wire [52:0] celloutsig_0_27z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~in_data[169];
  assign celloutsig_1_11z = ~celloutsig_1_9z;
  assign celloutsig_0_11z = ~celloutsig_0_5z;
  assign celloutsig_0_19z = ~celloutsig_0_18z;
  assign celloutsig_1_6z = in_data[156] | celloutsig_1_4z;
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_6z;
  assign celloutsig_0_13z = celloutsig_0_5z | celloutsig_0_12z;
  assign celloutsig_0_14z = celloutsig_0_5z | celloutsig_0_1z[3];
  assign celloutsig_0_24z = celloutsig_0_0z | celloutsig_0_19z;
  assign celloutsig_0_38z = ~(celloutsig_0_1z[13] ^ celloutsig_0_31z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ in_data[102]);
  assign celloutsig_1_9z = ~(in_data[120] ^ celloutsig_1_8z);
  assign celloutsig_1_14z = ~(celloutsig_1_8z ^ celloutsig_1_11z);
  assign celloutsig_1_15z = ~(celloutsig_1_4z ^ celloutsig_1_14z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[8] ^ celloutsig_0_4z);
  assign celloutsig_0_9z = ~(in_data[87] ^ celloutsig_0_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_5z ^ in_data[57]);
  assign celloutsig_0_20z = ~(celloutsig_0_3z ^ celloutsig_0_13z);
  assign celloutsig_0_21z = ~(celloutsig_0_20z ^ celloutsig_0_17z[8]);
  assign celloutsig_0_22z = ~(celloutsig_0_9z ^ celloutsig_0_11z);
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 8'h00;
    else _00_ <= celloutsig_0_1z[9:2];
  assign celloutsig_1_0z = in_data[155:153] >= in_data[122:120];
  assign celloutsig_1_2z = in_data[164:156] >= { in_data[103:96], celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_1z[10:1], celloutsig_0_1z } >= in_data[60:36];
  assign celloutsig_0_23z = { in_data[25:19], celloutsig_0_22z } >= { celloutsig_0_1z[7:3], celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_37z = | { celloutsig_0_27z[1:0], celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_18z = | { celloutsig_0_7z, celloutsig_0_4z, in_data[59:33] };
  assign celloutsig_0_25z = | { celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_31z = | celloutsig_0_27z[36:29];
  assign celloutsig_1_12z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z } ~^ { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_1z[8:0], celloutsig_0_4z } ~^ celloutsig_0_1z[9:0];
  assign celloutsig_0_8z = { in_data[63:62], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z } ~^ celloutsig_0_6z[8:4];
  assign celloutsig_0_16z = { _00_[7:5], celloutsig_0_0z } ~^ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_1z[9:0] ~^ { celloutsig_0_16z[2:0], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_1z = { in_data[35:22], celloutsig_0_0z } ~^ in_data[21:7];
  assign celloutsig_0_26z = { celloutsig_0_1z[12:1], celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_23z } ~^ { _00_[5:1], celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_21z };
  assign celloutsig_0_27z = { in_data[70:31], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_23z } ~^ { celloutsig_0_17z, _00_, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[18] & in_data[73]) | (in_data[50] & in_data[24]));
  assign celloutsig_1_4z = ~((in_data[100] & in_data[178]) | (celloutsig_1_3z & in_data[122]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_1z[8]) | (celloutsig_0_1z[6] & in_data[90]));
  assign celloutsig_1_17z = ~((celloutsig_1_12z[0] & _01_[6]) | (celloutsig_1_15z & celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_1z & celloutsig_1_4z) | (celloutsig_1_9z & _01_[1]));
  assign celloutsig_0_4z = ~((_00_[4] & celloutsig_0_1z[4]) | (celloutsig_0_1z[4] & in_data[30]));
  assign { out_data[97], out_data[102:98] } = { celloutsig_1_18z, in_data[190:186] } ~^ { celloutsig_1_17z, _01_[7], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_37z, celloutsig_0_38z };
endmodule
