// Seed: 3081469010
module module_0 #(
    parameter id_5 = 32'd86
) (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input supply1 id_3
);
  logic [7:0] _id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign module_1.id_1 = 0;
  wire id_13, id_14, id_15;
  logic [1 : 1] id_16;
  assign id_6[id_5] = -1;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    output wire id_2,
    output supply1 id_3,
    output supply1 id_4
);
  wire id_6;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
