#Build: Synplify Pro L-2016.09L, Build 077R, Dec  2 2016
#install: C:\lscc\diamond\3.9_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-V34NFE6

# Mon Feb 19 19:17:06 2018

#Implementation: impl

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.9_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_arb.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_arb.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx_mux.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_reset_det.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v" (library work)
@I::"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TinyFPGA_EX
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.

@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v":8:7:8:18|Synthesizing module usb_pll_inst in library work.

@W: CL168 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\source\usb_pll_inst.v":18:8:18:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v":1:7:1:26|Synthesizing module rising_edge_detector in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\edge_detect.v":15:7:15:27|Synthesizing module falling_edge_detector in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":1:7:1:24|Synthesizing module usb_serial_ctrl_ep in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.
@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused register raw_setup_data[5][9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused register raw_setup_data[4][9:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[7][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[6][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[3][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 7 of raw_setup_data[2][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[1][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 9 to 8 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning unused bits 6 to 0 of raw_setup_data[0][9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit rom_length[3] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit rom_length[5] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 5 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 3 of rom_length[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":1:7:1:23|Synthesizing module usb_spi_bridge_ep in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Removing wire out_ep_stall, as there is no assignment to it.
@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Removing wire in_ep_stall, as there is no assignment to it.
@W: CL265 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":399:2:399:7|Removing unused bit 8 of spi_in_data[8:0]. Either assign all bits or reduce the width of the signal.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[8]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[8]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_values[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Latch generated from always block for signal output_pin_enables[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Latch generated from always block for signal spi_sck; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Latch generated from always block for signal spi_cs_b; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_arb.v":1:7:1:19|Synthesizing module usb_fs_in_arb in library work.

	NUM_IN_EPS=5'b00011
   Generated name = usb_fs_in_arb_3

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_arb.v":1:7:1:20|Synthesizing module usb_fs_out_arb in library work.

	NUM_OUT_EPS=5'b00010
   Generated name = usb_fs_out_arb_2

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":2:7:2:18|Synthesizing module usb_fs_in_pe in library work.

	NUM_IN_EPS=5'b00011
	MAX_IN_PACKET_SIZE=32'b00000000000000000000000000100000
	READY_FOR_PKT=32'b00000000000000000000000000000000
	PUTTING_PKT=32'b00000000000000000000000000000001
	GETTING_PKT=32'b00000000000000000000000000000010
	STALL=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RCVD_IN=32'b00000000000000000000000000000001
	SEND_DATA=32'b00000000000000000000000000000010
	WAIT_ACK=32'b00000000000000000000000000000011
   Generated name = usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s

@W: CG532 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":97:2:97:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL134 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":260:2:260:7|Found RAM in_data_buffer, depth=96, width=8
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":283:4:283:7|Latch generated from always block for signal tx_pid[3:0]; possible missing assignment in an if or case statement.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Register bit current_endp[2] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Register bit current_endp[3] is always 0.
@W: CL279 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Pruning register bits 3 to 2 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":2:7:2:19|Synthesizing module usb_fs_out_pe in library work.

	NUM_OUT_EPS=5'b00010
	MAX_OUT_PACKET_SIZE=32'b00000000000000000000000000100000
	READY_FOR_PKT=32'b00000000000000000000000000000000
	PUTTING_PKT=32'b00000000000000000000000000000001
	GETTING_PKT=32'b00000000000000000000000000000010
	STALL=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RCVD_OUT=32'b00000000000000000000000000000001
	RCVD_DATA_START=32'b00000000000000000000000000000010
	RCVD_DATA_END=32'b00000000000000000000000000000011
   Generated name = usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s

@N: CL134 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Found RAM out_data_buffer, depth=64, width=8
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":299:4:299:7|Latch generated from always block for signal out_ep_acked[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":299:4:299:7|Latch generated from always block for signal out_ep_acked[0]; possible missing assignment in an if or case statement.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[1] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[2] is always 0.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Register bit current_endp[3] is always 0.
@W: CL279 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Pruning register bits 3 to 1 of current_endp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v":1:7:1:15|Synthesizing module usb_fs_rx in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx_mux.v":1:7:1:19|Synthesizing module usb_fs_tx_mux in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":1:7:1:15|Synthesizing module usb_fs_tx in library work.

@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[7] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 7 of se0_shift_reg[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":1:7:1:15|Synthesizing module usb_fs_pe in library work.

	NUM_OUT_EPS=5'b00010
	NUM_IN_EPS=5'b00011
   Generated name = usb_fs_pe_2_3

@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":124:4:124:20|Input reset_ep on instance usb_fs_in_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":157:4:157:21|Input reset_ep on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_pe.v":157:4:157:21|Input bit_strobe on instance usb_fs_out_pe_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v":1:7:1:25|Synthesizing module tinyfpga_bootloader in library work.

@W: CL169 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\tinyfpga_bootloader.v":61:2:61:7|Pruning unused register ms_cnt[9:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\lscc\diamond\3.9_x64\synpbase\lib\lucent\ecp5u.v":1591:7:1591:13|Synthesizing module USRMCLK in library work.

@N: CG364 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":1:7:1:17|Synthesizing module TinyFPGA_EX in library work.

@W: CG360 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":17:9:17:14|Removing wire pin_26, as there is no assignment to it.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\bootloader.v":17:9:17:14|*Output pin_26 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL135 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":52:2:52:7|Found sequential shift bitstuff_qqqq with address depth of 4 words and data bit width of 1.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[6] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 6 of se0_shift_reg[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[5] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 5 of se0_shift_reg[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[4] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 4 of se0_shift_reg[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Trying to extract state machine for register pkt_state.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Register bit se0_shift_reg[3] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":81:2:81:7|Pruning register bit 3 of se0_shift_reg[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_tx.v":5:8:5:12|Input reset is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_rx.v":81:2:81:7|Trying to extract state machine for register line_state.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":205:6:205:11|Trying to extract state machine for register genblk1[1].ep_state_1_.
Extracted state machine for register genblk1[1].ep_state_1_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":205:6:205:11|Trying to extract state machine for register genblk1[0].ep_state_0_.
Extracted state machine for register genblk1[0].ep_state_0_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Trying to extract state machine for register out_xfr_state.
Extracted state machine for register out_xfr_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":360:2:360:7|Initial value is not supported on state machine out_xfr_state
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":10:8:10:17|Input bit_strobe is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":36:15:36:26|Input rx_frame_num is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_out_pe.v":49:8:49:17|Input tx_pkt_end is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_2_.
Extracted state machine for register .ep_state_2_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_1_.
Extracted state machine for register .ep_state_1_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":220:6:220:11|Trying to extract state machine for register .ep_state_0_.
Extracted state machine for register .ep_state_0_
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Trying to extract state machine for register in_xfr_state.
Extracted state machine for register in_xfr_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":346:2:346:7|Initial value is not supported on state machine in_xfr_state
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":28:8:28:19|Input rx_pkt_start is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":36:15:36:26|Input rx_frame_num is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_fs_in_pe.v":45:8:45:17|Input tx_pkt_end is unused.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":399:2:399:7|Trying to extract state machine for register spi_state.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Trying to extract state machine for register cmd_state.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|*Output in_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":3:8:3:12|Input reset is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":12:8:12:19|Input out_ep_setup is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":16:8:16:19|Input out_ep_acked is unused.
@N: CL159 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_spi_bridge_ep.v":29:8:29:18|Input in_ep_acked is unused.
@N: CL189 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Register bit bytes_sent[7] is always 0.
@W: CL260 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Pruning register bit 7 of bytes_sent[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":217:2:217:7|Trying to extract state machine for register ctrl_xfr_state.
Extracted state machine for register ctrl_xfr_state
State machine has 6 reachable states with original encodings of:
   000000
   000001
   000010
   000011
   000100
   000101
@W: CL249 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":217:2:217:7|Initial value is not supported on state machine ctrl_xfr_state
@W: CL157 :"C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|*Output out_ep_stall has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:17:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:17:07 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:17:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 19:17:08 2018

###########################################################]
Pre-mapping Report

# Mon Feb 19 19:17:08 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\impl_scck.rpt 
Printing clock  summary report in "C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\impl_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 106MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@A: FX681 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_tx.v":81:2:81:7|Initial value on register bit_count[2:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[0] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[1] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[2] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[3] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[4] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[5] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[6] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[7] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[8] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_rx.v":332:2:332:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.frame_num[9] because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) on net out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Tristate driver in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26 (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[0] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[1] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[2] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[3] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[4] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[5] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[6] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[7] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[8] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[9] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[10] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[11] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[12] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[13] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[14] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[15] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[16] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[17] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[18] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[19] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[20] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[21] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[22] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[23] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[24] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[25] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[26] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[27] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[28] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[29] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[30] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_values_1[31] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[0] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[1] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[2] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[3] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[4] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[5] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[6] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[7] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[8] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[9] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[10] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[11] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[12] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[13] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[14] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[15] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[16] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[17] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[18] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[19] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[20] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[21] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[22] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[23] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[24] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[25] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[26] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[27] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[28] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[29] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[30] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":149:4:149:7|Removing sequential instance output_pin_enables_1[31] (in view: work.usb_spi_bridge_ep(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":299:4:299:7|Removing sequential instance out_ep_acked_1[1] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":256:2:256:7|Removing sequential instance out_ep_setup[1] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist TinyFPGA_EX

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)



Clock Summary
*****************

Start                                                                        Requested       Requested     Clock                                                Clock                     Clock
Clock                                                                        Frequency       Period        Type                                                 Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       38610.0 MHz     0.026         system                                               system_clkgroup           3    
TinyFPGA_EX|pin_clk                                                          927.5 MHz       1.078         inferred                                             Autoconstr_clkgroup_0     10   
usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1]     4.2 MHz         240.282       derived (from usb_pll_inst|CLKOP_inferred_clock)     Autoconstr_clkgroup_1     67   
usb_pll_inst|CLKOP_inferred_clock                                            4.2 MHz         240.282       inferred                                             Autoconstr_clkgroup_1     525  
===============================================================================================================================================================================================

@W: MT531 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Found signal identified as System clock which controls 3 sequential elements including tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":80:2:80:7|Found inferred clock TinyFPGA_EX|pin_clk which controls 10 sequential elements including initiate_boot. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v":8:2:8:7|Found inferred clock usb_pll_inst|CLKOP_inferred_clock which controls 525 sequential elements including tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Encoding state machine ctrl_xfr_state[5:0] (in view: work.usb_serial_ctrl_ep(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
Encoding state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|There are no possible illegal states for state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|There are no possible illegal states for state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 59MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb 19 19:17:09 2018

###########################################################]
Map & Optimize Report

# Mon Feb 19 19:17:09 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) on net out_ep_stall (in view: work.usb_serial_ctrl_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":28:9:28:19|Tristate driver in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net in_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":15:9:15:20|Tristate driver out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) on net out_ep_stall (in view: work.usb_spi_bridge_ep(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver ctrl_out_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net ctrl_out_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver serial_out_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net serial_out_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver serial_in_ep_stall_t (in view: work.tinyfpga_bootloader(verilog)) on net serial_in_ep_stall (in view: work.tinyfpga_bootloader(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26 (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\edge_detect.v":8:2:8:7|Removing sequential instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_start.in_q because it is equivalent to instance tinyfpga_bootloader_inst.ctrl_ep_inst.detect_pkt_end.in_q. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.new_dev_addr[6:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.rom_length[2:0].
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.ctrl_ep_inst.dev_addr_i[6:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_state[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.cmd_state[3:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_out_data[8:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_in_data[7:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.data_toggle[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_pid[3:0].
@N: FX493 |Applying initial value "00" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_setup[1:0].
@N: FX493 |Applying initial value "00" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[1:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.rx_data_buffer[8:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.endp[3:0].
@N: FX493 |Applying initial value "0000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.addr[6:0].
@N: FX493 |Applying initial value "000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.token_payload[11:0].
@N: FX493 |Applying initial value "0000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.crc16[15:0].
@N: FX493 |Applying initial value "00000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.crc5[4:0].
@N: FX493 |Applying initial value "000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.full_pid[8:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.line_state[2:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.dpair_q[3:0].
@N: FX493 |Applying initial value "000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.bitstuff_history[5:0].
@N: FX493 |Applying initial value "000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_rx_inst.line_history[5:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[7:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pkt_state[31:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.se0_shift_reg[2:0].
@N: FX493 |Applying initial value "00000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.oe_shift_reg[7:0].
@N: FX493 |Applying initial value "0000000000000000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.crc16[15:0].
@N: FX493 |Applying initial value "0000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.pidq[3:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.dp_eop[2:0].
@N: FX493 |Applying initial value "00000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.bit_history_q[4:0].
@N: FX493 |Applying initial value "000" on instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.bit_count[2:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":80:2:80:7|Found counter in view:work.TinyFPGA_EX(verilog) instance boot_delay[8:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\tinyfpga_bootloader.v":87:2:87:7|Found counter in view:work.tinyfpga_bootloader(verilog) instance pwm_cnt[7:0] 
Encoding state machine ctrl_xfr_state[5:0] (in view: work.usb_serial_ctrl_ep(verilog))
original code -> new code
   000000 -> 000001
   000001 -> 000010
   000010 -> 000100
   000011 -> 001000
   000100 -> 010000
   000101 -> 100000
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Found counter in view:work.usb_serial_ctrl_ep(verilog) instance rom_addr[6:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Found counter in view:work.usb_spi_bridge_ep(verilog) instance data_out_length[15:0] 
@N: MO231 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":268:2:268:7|Found counter in view:work.usb_spi_bridge_ep(verilog) instance data_in_length[15:0] 
Encoding state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_2_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_1_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":220:6:220:11|There are no possible illegal states for state machine \.ep_state_0_[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|There are no possible illegal states for state machine in_xfr_state[3:0] (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MF179 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":121:4:121:24|Found 7 by 7 bit equality operator ('==') un1_dev_addr (in view: work.usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
Encoding state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|There are no possible illegal states for state machine out_xfr_state[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[1\]\.ep_state_1_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|There are no possible illegal states for state machine genblk1\[0\]\.ep_state_0_[3:0] (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: MF179 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":113:4:113:24|Found 7 by 7 bit equality operator ('==') un1_dev_addr (in view: work.usb_fs_out_pe_2_32s_0s_1s_2s_3s_0s_1s_2s_3s(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)

@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.data_toggle[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_xfr_state[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[1\]\.ep_state_1_[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[1\]\.ep_state_1_[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[0\]\.ep_state_0_[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":205:6:205:11|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.genblk1\[0\]\.ep_state_0_[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.current_endp[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.last_data_toggle (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.nak_out_transfer (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state[1] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state[0] (in view: work.TinyFPGA_EX(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 156MB)

@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":283:4:283:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_pid[2] (in view: work.TinyFPGA_EX(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":283:4:283:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_pid[1] (in view: work.TinyFPGA_EX(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":283:4:283:7|Removing sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_pid[0] (in view: work.TinyFPGA_EX(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 156MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 156MB peak: 157MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 157MB)

@N: FO126 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Generating RAM tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer[7:0]
@N: FO126 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Generating RAM tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_data_buffer[7:0]
@N: FX214 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":339:4:339:7|Generating ROM tinyfpga_bootloader_inst.ctrl_ep_inst.in_ep_data_1[7:0] (in view: work.TinyFPGA_EX(verilog)).
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_9 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_7. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":260:2:260:7|Removing black box instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_8 because it is equivalent to instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_data_buffer_ram_10. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 157MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 181MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.30ns		 787 /       509
   2		0h:00m:02s		    -2.30ns		 785 /       509
   3		0h:00m:02s		    -2.30ns		 787 /       509
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":217:2:217:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.ctrl_xfr_state_ns_0_0[0] (in view: work.TinyFPGA_EX(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp[0] (in view: work.TinyFPGA_EX(verilog)) with 39 loads 3 times to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[0] (in view: work.TinyFPGA_EX(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[2] (in view: work.TinyFPGA_EX(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_serial_ctrl_ep.v":225:2:225:7|Replicating instance tinyfpga_bootloader_inst.ctrl_ep_inst.bytes_sent[1] (in view: work.TinyFPGA_EX(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr\[0\][1] (in view: work.TinyFPGA_EX(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_in_pe.v":346:2:346:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp[1] (in view: work.TinyFPGA_EX(verilog)) with 39 loads 3 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   4		0h:00m:03s		    -2.09ns		 817 /       519
   5		0h:00m:03s		    -1.91ns		 818 /       519
   6		0h:00m:03s		    -1.79ns		 819 /       519
   7		0h:00m:03s		    -1.32ns		 820 /       519
   8		0h:00m:03s		    -1.24ns		 821 /       519
   9		0h:00m:03s		    -1.50ns		 824 /       519
  10		0h:00m:03s		    -1.40ns		 825 /       519
  11		0h:00m:03s		    -1.21ns		 831 /       519
  12		0h:00m:03s		    -1.56ns		 831 /       519
  13		0h:00m:03s		    -1.56ns		 832 /       519
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr\[0\][2] (in view: work.TinyFPGA_EX(verilog)) with 6 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr\[0\][3] (in view: work.TinyFPGA_EX(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr\[0\][4] (in view: work.TinyFPGA_EX(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":360:2:360:7|Replicating instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.ep_put_addr\[0\][5] (in view: work.TinyFPGA_EX(verilog)) with 4 loads 1 time to improve timing.
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  14		0h:00m:03s		    -1.41ns		 834 /       523
  15		0h:00m:03s		    -1.41ns		 836 /       523

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 182MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@W: MO129 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_fs_out_pe.v":299:4:299:7|Sequential instance tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_out_pe_inst.out_ep_acked_1[0] is reduced to a combinational gate by constant propagation.
@N: MO111 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":17:9:17:14|Tristate driver pin_26_obuft.un1[0] (in view: work.TinyFPGA_EX(verilog)) on net pin_26 (in view: work.TinyFPGA_EX(verilog)) has its enable tied to GND.
Warning: Found 2 combinational loops!
@W: BN137 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Found combinational loop during mapping at net pin_sck
1) instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r (in view: work.TinyFPGA_EX(verilog)), output net pin_sck (in view: work.TinyFPGA_EX(verilog))
    net        pin_sck
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat/I[0]
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat (cell or)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat/OUT
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.t1
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r/I[1]
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r (cell and)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r/OUT
    net        pin_sck
@W: BN137 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Found combinational loop during mapping at net tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
2) instance tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r (in view: work.TinyFPGA_EX(verilog)), output net tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1 (in view: work.TinyFPGA_EX(verilog))
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat/I[0]
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat (cell or)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat/OUT
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.t1
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r/I[1]
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r (cell and)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r/OUT
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 182MB)

@N: MT611 :|Automatically generated clock usb_pll_inst|CLKOP_inferred_clock is not used and is being removed
@N: MT617 :|Automatically generated clock usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1] has lost its master clock usb_pll_inst|CLKOP_inferred_clock and is being removed
@N: MT611 :|Automatically generated clock usb_fs_in_pe_3_32s_0s_1s_2s_3s_0s_1s_2s_3s|in_xfr_state_derived_clock[1] is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 506 clock pin(s) of sequential element(s)
0 instances converted, 506 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       pin_clk             port                   10         boot_delay[0]  
=======================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                         Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       usb_pll_inst_inst.PLLInst_0     EHXPLLL                506        tinyfpga_bootloader_inst.count_down     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 182MB)

Writing Analyst data base C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\synwork\impl_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 179MB peak: 182MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\lvale\Documents\TinyFPGA\repos\TinyFPGA-Bootloader\boards\TinyFPGA_EX\impl\impl.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 184MB peak: 186MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 186MB)

Warning: Found 2 combinational loops!
@W: BN137 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\tinyfpga_bootloader.v":178:20:178:41|Found combinational loop during mapping at net tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
1) instance spi_sck_208.lat_r (in view: work.usb_spi_bridge_ep(netlist)), output net spi_cs_b_1 (in view: work.usb_spi_bridge_ep(netlist))
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r/A
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r (cell ORCALUT4)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_208.lat_r/Z
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_cs_b_1
@W: BN137 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\common\usb_spi_bridge_ep.v":303:4:303:7|Found combinational loop during mapping at net tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.pin_sck
2) instance spi_sck_207.lat_r (in view: work.usb_spi_bridge_ep(netlist)), output net pin_sck (in view: work.usb_spi_bridge_ep(netlist))
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.pin_sck
    input  pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r/C
    instance   tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r (cell ORCALUT4)
    output pin tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.spi_sck_207.lat_r/Z
    net        tinyfpga_bootloader_inst.usb_spi_bridge_ep_inst.pin_sck
End of loops
@W: MT246 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\bootloader.v":97:10:97:21|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\users\lvale\documents\tinyfpga\repos\tinyfpga-bootloader\boards\tinyfpga_ex\impl\source\usb_pll_inst.v":54:12:54:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock TinyFPGA_EX|pin_clk with period 2.28ns. Please declare a user-defined clock on object "p:pin_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Feb 19 19:17:14 2018
#


Top view:               TinyFPGA_EX
Requested Frequency:    437.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.557

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
TinyFPGA_EX|pin_clk     437.8 MHz     372.1 MHz     2.284         2.688         -0.403     inferred     Autoconstr_clkgroup_0
System                  178.3 MHz     162.2 MHz     5.610         6.167         -0.557     system       system_clkgroup      
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
System               System               |  5.610       -0.557  |  No paths    -      |  No paths    -      |  No paths    -    
System               TinyFPGA_EX|pin_clk  |  2.284       -0.048  |  No paths    -      |  No paths    -      |  No paths    -    
TinyFPGA_EX|pin_clk  TinyFPGA_EX|pin_clk  |  2.284       -0.403  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TinyFPGA_EX|pin_clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                      Arrival           
Instance          Reference               Type        Pin     Net               Time        Slack 
                  Clock                                                                           
--------------------------------------------------------------------------------------------------
boot_delay[0]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[0]     0.853       -0.403
boot_delay[1]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[1]     0.853       -0.342
boot_delay[2]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[2]     0.853       -0.342
boot_delay[3]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[3]     0.853       -0.281
boot_delay[4]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[4]     0.853       -0.281
boot_delay[5]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[5]     0.853       -0.220
boot_delay[6]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[6]     0.853       -0.220
boot_delay[8]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[8]     0.907       0.546 
boot_delay[7]     TinyFPGA_EX|pin_clk     FD1P3AX     Q       boot_delay[7]     0.853       0.600 
initiate_boot     TinyFPGA_EX|pin_clk     FD1S3AX     Q       initiate_boot     1.048       0.792 
==================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                        Required           
Instance          Reference               Type        Pin     Net                 Time         Slack 
                  Clock                                                                              
-----------------------------------------------------------------------------------------------------
boot_delay[7]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[7]     2.230        -0.403
boot_delay[8]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[8]     2.230        -0.403
boot_delay[5]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[5]     2.230        -0.342
boot_delay[6]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[6]     2.230        -0.342
boot_delay[3]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[3]     2.230        -0.281
boot_delay[4]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[4]     2.230        -0.281
boot_delay[1]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[1]     2.230        -0.220
boot_delay[2]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[2]     2.230        -0.220
boot_delay[0]     TinyFPGA_EX|pin_clk     FD1P3AX     D       boot_delay_s[0]     2.230        0.600 
initiate_boot     TinyFPGA_EX|pin_clk     FD1S3AX     D       N_13977_0           2.230        0.792 
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                5
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.936       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.936       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.634       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.634       -         
=====================================================================================


Path information for path number 2: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.634
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.403

    Number of logic level(s):                5
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[7] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.936       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.936       -         
boot_delay_cry_0[7]     CCU2C       S0       Out     0.698     2.634       -         
boot_delay_s[7]         Net         -        -       -         -           1         
boot_delay[7]           FD1P3AX     D        In      0.000     2.634       -         
=====================================================================================


Path information for path number 3: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[1] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[1]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[1]           Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       A0       In      0.000     0.853       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.572       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================


Path information for path number 4: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[2] / Q
    Ending point:                            boot_delay[8] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[2]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[2]           Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[5]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[6]       Net         -        -       -         -           1         
boot_delay_cry_0[7]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[7]     CCU2C       S1       Out     0.698     2.572       -         
boot_delay_s[8]         Net         -        -       -         -           1         
boot_delay[8]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================


Path information for path number 5: 
      Requested Period:                      2.284
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.230

    - Propagation time:                      2.572
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.342

    Number of logic level(s):                4
    Starting point:                          boot_delay[0] / Q
    Ending point:                            boot_delay[5] / D
    The start point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK
    The end   point is clocked by            TinyFPGA_EX|pin_clk [rising] on pin CK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
boot_delay[0]           FD1P3AX     Q        Out     0.853     0.853       -         
boot_delay[0]           Net         -        -       -         -           1         
boot_delay_cry_0[0]     CCU2C       A1       In      0.000     0.853       -         
boot_delay_cry_0[0]     CCU2C       COUT     Out     0.900     1.753       -         
boot_delay_cry[0]       Net         -        -       -         -           1         
boot_delay_cry_0[1]     CCU2C       CIN      In      0.000     1.753       -         
boot_delay_cry_0[1]     CCU2C       COUT     Out     0.061     1.814       -         
boot_delay_cry[2]       Net         -        -       -         -           1         
boot_delay_cry_0[3]     CCU2C       CIN      In      0.000     1.814       -         
boot_delay_cry_0[3]     CCU2C       COUT     Out     0.061     1.875       -         
boot_delay_cry[4]       Net         -        -       -         -           1         
boot_delay_cry_0[5]     CCU2C       CIN      In      0.000     1.875       -         
boot_delay_cry_0[5]     CCU2C       S0       Out     0.698     2.572       -         
boot_delay_s[5]         Net         -        -       -         -           1         
boot_delay[5]           FD1P3AX     D        In      0.000     2.572       -         
=====================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                   Starting                                                   Arrival           
Instance                                                                           Reference     Type        Pin     Net                      Time        Slack 
                                                                                   Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]     System        FD1S3AX     Q       current_endp_fast[0]     0.955       -0.557
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_0_rep1      System        FD1S3AX     Q       current_endp_0_rep1      0.985       -0.469
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][0]      System        FD1P3IX     Q       ep_get_addr\[0\][0]      0.853       -0.455
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][0]      System        FD1P3IX     Q       ep_get_addr\[1\][0]      0.853       -0.455
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][1]      System        FD1P3IX     Q       ep_get_addr\[0\][1]      0.853       -0.391
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][1]      System        FD1P3IX     Q       ep_get_addr\[1\][1]      0.853       -0.391
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][2]      System        FD1P3IX     Q       ep_get_addr\[0\][2]      0.853       -0.337
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][2]      System        FD1P3IX     Q       ep_get_addr\[1\][2]      0.853       -0.337
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][4]      System        FD1P3IX     Q       ep_get_addr\[0\][4]      0.853       -0.291
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][4]      System        FD1P3IX     Q       ep_get_addr\[1\][4]      0.853       -0.291
================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                  Starting                                                          Required           
Instance                                                                          Reference     Type        Pin     Net                             Time         Slack 
                                                                                  Clock                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1      System        FD1S3AX     D       in_xfr_state_s1_0_a2_0_a2_0     5.556        -0.557
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[1]          System        FD1S3AX     D       data_shift_reg_15[1]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[2]          System        FD1S3AX     D       data_shift_reg_15[2]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[3]          System        FD1S3AX     D       data_shift_reg_15[3]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[4]          System        FD1S3AX     D       data_shift_reg_15[4]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[5]          System        FD1S3AX     D       data_shift_reg_15[5]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_tx_inst.data_shift_reg[6]          System        FD1S3AX     D       data_shift_reg_15[6]            5.556        -0.372
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][0]     System        FD1P3IX     SP      ep_get_addr\[0\]_1_sqmuxa_i     5.416        -0.306
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][1]     System        FD1P3IX     SP      ep_get_addr\[0\]_1_sqmuxa_i     5.416        -0.306
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][2]     System        FD1P3IX     SP      ep_get_addr\[0\]_1_sqmuxa_i     5.416        -0.306
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.610
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.556

    - Propagation time:                      6.112
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -0.557

    Number of logic level(s):                9
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]                FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                          Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     Z        Out     0.660     1.615       -         
N_311                                                                                         Net          -        -       -         -           2         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     A        In      0.000     1.615       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     Z        Out     0.822     2.437       -         
un16_ep_get_addr[0]                                                                           Net          -        -       -         -           15        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        C1       In      0.000     2.437       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        COUT     Out     0.900     3.337       -         
more_data_to_send_cry_0                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        CIN      In      0.000     3.337       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        COUT     Out     0.061     3.398       -         
more_data_to_send_cry_2                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        CIN      In      0.000     3.398       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        COUT     Out     0.061     3.459       -         
more_data_to_send_cry_4                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        CIN      In      0.000     3.459       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        S1       Out     0.889     4.348       -         
more_data_to_send                                                                             Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     C        In      0.000     4.348       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     Z        Out     0.768     5.117       -         
tx_data_avail                                                                                 Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     B        In      0.000     5.117       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     Z        Out     0.606     5.723       -         
in_xfr_state_s1_0_a2_0_a2_0_RNO                                                               Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     A        In      0.000     5.723       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     Z        Out     0.390     6.112       -         
in_xfr_state_s1_0_a2_0_a2_0                                                                   Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1                  FD1S3AX      D        In      0.000     6.112       -         
============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.610
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.556

    - Propagation time:                      6.048
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.493

    Number of logic level(s):                8
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_fast[0]                FD1S3AX      Q        Out     0.955     0.955       -         
current_endp_fast[0]                                                                          Net          -        -       -         -           3         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[1]               ORCALUT4     A        In      0.000     0.955       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[1]               ORCALUT4     Z        Out     0.660     1.615       -         
N_312                                                                                         Net          -        -       -         -           2         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[1]                 ORCALUT4     A        In      0.000     1.615       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[1]                 ORCALUT4     Z        Out     0.819     2.434       -         
un16_ep_get_addr[1]                                                                           Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        C0       In      0.000     2.434       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        COUT     Out     0.900     3.334       -         
more_data_to_send_cry_2                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        CIN      In      0.000     3.334       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        COUT     Out     0.061     3.395       -         
more_data_to_send_cry_4                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        CIN      In      0.000     3.395       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        S1       Out     0.889     4.285       -         
more_data_to_send                                                                             Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     C        In      0.000     4.285       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     Z        Out     0.768     5.053       -         
tx_data_avail                                                                                 Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     B        In      0.000     5.053       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     Z        Out     0.606     5.659       -         
in_xfr_state_s1_0_a2_0_a2_0_RNO                                                               Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     A        In      0.000     5.659       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     Z        Out     0.390     6.048       -         
in_xfr_state_s1_0_a2_0_a2_0                                                                   Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1                  FD1S3AX      D        In      0.000     6.048       -         
============================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.610
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.556

    - Propagation time:                      6.024
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.469

    Number of logic level(s):                8
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_0_rep1 / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.current_endp_0_rep1                 FD1S3AX      Q        Out     0.985     0.985       -         
current_endp_0_rep1                                                                           Net          -        -       -         -           4         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[2]               ORCALUT4     A        In      0.000     0.985       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[2]               ORCALUT4     Z        Out     0.606     1.591       -         
N_313                                                                                         Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[2]                 ORCALUT4     A        In      0.000     1.591       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[2]                 ORCALUT4     Z        Out     0.819     2.410       -         
un16_ep_get_addr[2]                                                                           Net          -        -       -         -           14        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        C1       In      0.000     2.410       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        COUT     Out     0.900     3.310       -         
more_data_to_send_cry_2                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        CIN      In      0.000     3.310       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        COUT     Out     0.061     3.371       -         
more_data_to_send_cry_4                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        CIN      In      0.000     3.371       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        S1       Out     0.889     4.261       -         
more_data_to_send                                                                             Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     C        In      0.000     4.261       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     Z        Out     0.768     5.029       -         
tx_data_avail                                                                                 Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     B        In      0.000     5.029       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     Z        Out     0.606     5.635       -         
in_xfr_state_s1_0_a2_0_a2_0_RNO                                                               Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     A        In      0.000     5.635       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     Z        Out     0.390     6.024       -         
in_xfr_state_s1_0_a2_0_a2_0                                                                   Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1                  FD1S3AX      D        In      0.000     6.024       -         
============================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.610
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.556

    - Propagation time:                      6.011
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.455

    Number of logic level(s):                9
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[0\][0]                 FD1P3IX      Q        Out     0.853     0.853       -         
ep_get_addr\[0\][0]                                                                           Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     B        In      0.000     0.853       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     Z        Out     0.660     1.513       -         
N_311                                                                                         Net          -        -       -         -           2         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     A        In      0.000     1.513       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     Z        Out     0.822     2.335       -         
un16_ep_get_addr[0]                                                                           Net          -        -       -         -           15        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        C1       In      0.000     2.335       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        COUT     Out     0.900     3.235       -         
more_data_to_send_cry_0                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        CIN      In      0.000     3.235       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        COUT     Out     0.061     3.296       -         
more_data_to_send_cry_2                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        CIN      In      0.000     3.296       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        COUT     Out     0.061     3.357       -         
more_data_to_send_cry_4                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        CIN      In      0.000     3.357       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        S1       Out     0.889     4.247       -         
more_data_to_send                                                                             Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     C        In      0.000     4.247       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     Z        Out     0.768     5.015       -         
tx_data_avail                                                                                 Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     B        In      0.000     5.015       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     Z        Out     0.606     5.620       -         
in_xfr_state_s1_0_a2_0_a2_0_RNO                                                               Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     A        In      0.000     5.620       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     Z        Out     0.390     6.011       -         
in_xfr_state_s1_0_a2_0_a2_0                                                                   Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1                  FD1S3AX      D        In      0.000     6.011       -         
============================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.610
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.556

    - Propagation time:                      6.011
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.455

    Number of logic level(s):                9
    Starting point:                          tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][0] / Q
    Ending point:                            tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1 / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.ep_get_addr\[1\][0]                 FD1P3IX      Q        Out     0.853     0.853       -         
ep_get_addr\[1\][0]                                                                           Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     C        In      0.000     0.853       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr_0[0]               ORCALUT4     Z        Out     0.660     1.513       -         
N_311                                                                                         Net          -        -       -         -           2         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     A        In      0.000     1.513       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.un16_ep_get_addr[0]                 ORCALUT4     Z        Out     0.822     2.335       -         
un16_ep_get_addr[0]                                                                           Net          -        -       -         -           15        
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        C1       In      0.000     2.335       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_0_0           CCU2C        COUT     Out     0.900     3.235       -         
more_data_to_send_cry_0                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        CIN      In      0.000     3.235       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_1_0           CCU2C        COUT     Out     0.061     3.296       -         
more_data_to_send_cry_2                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        CIN      In      0.000     3.296       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_3_0           CCU2C        COUT     Out     0.061     3.357       -         
more_data_to_send_cry_4                                                                       Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        CIN      In      0.000     3.357       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.more_data_to_send_cry_5_0           CCU2C        S1       Out     0.889     4.247       -         
more_data_to_send                                                                             Net          -        -       -         -           9         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     C        In      0.000     4.247       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.tx_data_avail_0_a2                  ORCALUT4     Z        Out     0.768     5.015       -         
tx_data_avail                                                                                 Net          -        -       -         -           6         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     B        In      0.000     5.015       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0_RNO     ORCALUT4     Z        Out     0.606     5.620       -         
in_xfr_state_s1_0_a2_0_a2_0_RNO                                                               Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     A        In      0.000     5.620       -         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_s1_0_a2_0_a2_0         ORCALUT4     Z        Out     0.390     6.011       -         
in_xfr_state_s1_0_a2_0_a2_0                                                                   Net          -        -       -         -           1         
tinyfpga_bootloader_inst.usb_fs_pe_inst.usb_fs_in_pe_inst.in_xfr_state_ret_1                  FD1S3AX      D        In      0.000     6.011       -         
============================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 186MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 181MB peak: 186MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 498 of 24288 (2%)
PIC Latch:       0
I/O cells:       12


Details:
BB:             2
CCU2C:          100
DPR16X4C:       18
EHXPLLL:        1
FD1P3AX:        238
FD1P3IX:        18
FD1P3JX:        8
FD1S3AX:        145
FD1S3AY:        1
FD1S3IX:        82
FD1S3JX:        4
GSR:            1
IB:             2
IFS1P3DX:       1
INV:            7
OB:             7
OBZ:            1
OFS1P3DX:       1
ORCALUT4:       807
PFUMX:          26
PUR:            1
ROM16X1A:       2
ROM32X1A:       4
ROM64X1A:       8
USRMCLK:        1
VHI:            11
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 38MB peak: 186MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Feb 19 19:17:14 2018

###########################################################]
