--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dvi_demo.twx dvi_demo.ncd -o dvi_demo.twr dvi_demo.pcf
-ucf dvi_demo.ucf

Design file:              dvi_demo.ncd
Physical constraint file: dvi_demo.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX0_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.790(R)|      FAST  |    6.795(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -2.845(R)|      FAST  |    6.850(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.790(R)|      FAST  |    6.795(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.790(R)|      FAST  |    6.794(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -2.845(R)|      FAST  |    6.849(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.790(R)|      FAST  |    6.794(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX0_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX0_TMDS<0> |   -2.790(R)|      FAST  |    6.796(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<1> |   -2.845(R)|      FAST  |    6.851(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDS<2> |   -2.790(R)|      FAST  |    6.796(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<0>|   -2.790(R)|      FAST  |    6.795(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<1>|   -2.845(R)|      FAST  |    6.850(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX0_TMDSB<2>|   -2.790(R)|      FAST  |    6.795(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    0.893(R)|      SLOW  |    1.773(R)|      SLOW  |CLOCK100          |   0.000|
RST_N       |    1.402(R)|      SLOW  |    1.283(R)|      SLOW  |CLOCK100          |   0.000|
SPI_MOSI    |   -1.053(R)|      FAST  |    3.025(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SCK     |   -1.372(R)|      FAST  |    3.438(R)|      SLOW  |CLOCK100          |   0.000|
SPI_SS      |   -1.278(R)|      FAST  |    3.218(R)|      SLOW  |CLOCK100          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_EXT to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |         9.219(R)|      SLOW  |         5.048(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        11.847(R)|      SLOW  |         6.574(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |         7.320(R)|      SLOW  |         3.674(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |         7.269(R)|      SLOW  |         3.623(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|         7.362(R)|      SLOW  |         3.690(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|         7.311(R)|      SLOW  |         3.639(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        10.195(R)|      SLOW  |         5.529(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        10.364(R)|      SLOW  |         5.634(R)|      FAST  |tx0_pclk          |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |        14.375(R)|      SLOW  |         8.137(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        18.172(R)|      SLOW  |        10.073(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.003(R)|      SLOW  |         9.663(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.476(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.425(R)|      SLOW  |         6.712(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.476(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.425(R)|      SLOW  |         6.712(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.518(R)|      SLOW  |         6.779(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.467(R)|      SLOW  |         6.728(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.518(R)|      SLOW  |         6.779(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.467(R)|      SLOW  |         6.728(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.520(R)|      SLOW  |         9.028(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.351(R)|      SLOW  |         8.618(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        16.689(R)|      SLOW  |         9.133(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.520(R)|      SLOW  |         8.723(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        13.256(R)|      SLOW  |         7.237(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.107(R)|      SLOW  |         7.178(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX0_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<2>      |        14.376(R)|      SLOW  |         8.137(R)|      FAST  |tx0_pclk          |   0.000|
LED<6>      |        18.173(R)|      SLOW  |        10.073(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        17.004(R)|      SLOW  |         9.663(R)|      FAST  |tx0_pclk          |   0.000|
TX0_TMDS<0> |        12.477(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<1> |        12.426(R)|      SLOW  |         6.712(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<2> |        12.477(R)|      SLOW  |         6.763(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDS<3> |        12.426(R)|      SLOW  |         6.712(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<0>|        12.519(R)|      SLOW  |         6.779(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<1>|        12.468(R)|      SLOW  |         6.728(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<2>|        12.519(R)|      SLOW  |         6.779(R)|      FAST  |tx0_pclkx10       |   0.000|
TX0_TMDSB<3>|        12.468(R)|      SLOW  |         6.728(R)|      FAST  |tx0_pclkx10       |   0.000|
sync_out_1  |        16.521(R)|      SLOW  |         9.028(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.352(R)|      SLOW  |         8.618(R)|      FAST  |tx0_pclk          |   0.000|
sync_out_1B2|        16.690(R)|      SLOW  |         9.133(R)|      FAST  |dvi_rx0/pclk      |   0.000|
            |        15.521(R)|      SLOW  |         8.723(R)|      FAST  |tx0_pclk          |   0.000|
test_pin<0> |        13.257(R)|      SLOW  |         7.237(R)|      FAST  |dvi_rx0/pclk      |   0.000|
test_pin<1> |        13.108(R)|      SLOW  |         7.178(R)|      FAST  |dvi_rx0/pclk      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk100 to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
LED<0>      |        12.548(R)|      SLOW  |         7.464(R)|      FAST  |clk100_IBUFG            |   0.000|
LED<1>      |        12.585(R)|      SLOW  |         7.482(R)|      FAST  |clk100_IBUFG            |   0.000|
LED<6>      |        15.760(R)|      SLOW  |         9.268(R)|      FAST  |clk100_IBUFG            |   0.000|
PO_SCL      |        22.643(R)|      SLOW  |        16.241(R)|      FAST  |PROGRAMMABLE_OSC/clk_40m|   0.000|
SPI_MISO    |        13.621(R)|      SLOW  |         7.213(R)|      FAST  |CLOCK100                |   0.000|
UART_TX     |        12.983(R)|      SLOW  |         7.317(R)|      FAST  |CLOCK100                |   0.000|
sync_out_1  |        14.108(R)|      SLOW  |         8.223(R)|      FAST  |clk100_IBUFG            |   0.000|
sync_out_1B2|        14.277(R)|      SLOW  |         8.328(R)|      FAST  |clk100_IBUFG            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock sync_in_1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<4>      |        12.113(F)|      SLOW  |         6.921(F)|      FAST  |LED<5>_inv        |   0.000|
sync_out_2  |        11.899(F)|      SLOW  |         6.853(F)|      FAST  |LED<5>_inv        |   0.000|
sync_out_2B2|        11.495(F)|      SLOW  |         6.615(F)|      FAST  |LED<5>_inv        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_EXT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.503|    5.571|         |         |
RX0_TMDS<3>    |   10.727|   10.727|         |         |
RX0_TMDSB<3>   |   10.728|   10.728|         |         |
clk100         |   18.637|         |         |         |
sync_in_1      |         |   18.354|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SCL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    5.071|         |    4.194|         |
DDC_SDA        |    0.837|   -0.395|         |         |
clk100         |    1.114|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDC_SDA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DDC_SCL        |    2.223|    2.223|         |         |
clk100         |    2.224|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.503|    1.117|         |         |
RX0_TMDS<3>    |   10.471|    6.273|    3.696|    1.009|
RX0_TMDSB<3>   |   10.471|    6.274|    3.696|    1.009|
clk100         |   18.637|         |         |         |
sync_in_1      |   -0.532|   18.354|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    6.503|    1.116|         |         |
RX0_TMDS<3>    |   10.471|    6.272|    3.696|    1.009|
RX0_TMDSB<3>   |   10.471|    6.273|    3.696|    1.009|
clk100         |   18.637|         |         |         |
sync_in_1      |   -0.532|   18.354|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_EXT        |    4.568|         |         |         |
DDC_SCL        |    6.855|    3.176|         |         |
DDC_SDA        |    1.476|    1.476|         |         |
RX0_TMDS<3>    |    6.543|    6.741|         |         |
RX0_TMDSB<3>   |    6.543|    6.741|         |         |
clk100         |    6.593|         |         |         |
sync_in_1      |   -1.115|   -1.115|         |         |
sync_in_2      |   -0.725|   -0.725|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |    0.094|    0.094|
sync_in_2      |         |         |    0.605|    0.605|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sync_in_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sync_in_1      |         |         |   -0.293|   -0.293|
sync_in_2      |         |         |    0.120|    0.120|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    9.324|
sync_in_1      |LED<4>         |   10.308|
sync_in_1      |LED<5>         |    9.365|
sync_in_1      |LED<6>         |   11.158|
sync_in_1      |sync_out_1     |    9.506|
sync_in_1      |sync_out_1B2   |    9.675|
sync_in_1      |sync_out_2     |   10.094|
sync_in_1      |sync_out_2B2   |    9.690|
sync_in_2      |LED<3>         |    9.979|
---------------+---------------+---------+


Analysis completed Thu Nov 08 14:53:00 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4613 MB



