Analysis & Synthesis report for Problema1
Tue Apr 02 15:27:44 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 18. Source assignments for arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 19. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 20. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 21. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 22. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 23. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 24. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 25. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 26. Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 27. Source assignments for arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqc1:auto_generated
 28. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 30. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 32. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_002
 33. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 34. Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_004
 35. Source assignments for altera_reset_controller:rst_controller
 36. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for User Entity Instance: arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo
 39. Parameter Settings for User Entity Instance: arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo
 40. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a
 41. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b
 43. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 45. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram
 46. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 51. Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy
 52. Parameter Settings for User Entity Instance: arqt1_onchip_memory2_0:onchip_memory2_0
 53. Parameter Settings for User Entity Instance: arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 54. Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator
 55. Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0
 56. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 57. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 58. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 59. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 60. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 61. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 62. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 63. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 64. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 65. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 66. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 69. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
 72. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 73. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
 74. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 75. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 76. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 77. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 78. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|arqt1_mm_interconnect_0_router_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode
 84. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_004|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode
 85. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_005|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode
 86. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_006|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 88. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 89. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
 90. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 91. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 92. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 93. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 96. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 97. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 98. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 99. Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
100. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
101. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
102. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
103. scfifo Parameter Settings by Entity Instance
104. altsyncram Parameter Settings by Entity Instance
105. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
106. Port Connectivity Checks: "altera_reset_controller:rst_controller"
107. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
108. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
109. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
110. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode"
111. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode"
112. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode"
113. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|arqt1_mm_interconnect_0_router_default_decode:the_default_decode"
114. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
115. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
116. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
117. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
118. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
119. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
120. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
121. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
122. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
123. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
124. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
125. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
126. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
127. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
128. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
129. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
130. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
131. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
132. Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
133. Port Connectivity Checks: "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
134. Port Connectivity Checks: "arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect"
135. Port Connectivity Checks: "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
136. Port Connectivity Checks: "arqt1_sysid_qsys_0:sysid_qsys_0"
137. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy"
138. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
139. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
140. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib"
141. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
142. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace|arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
143. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace"
144. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk"
145. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk"
146. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug"
147. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci"
148. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_test_bench:the_arqt1_nios2_gen2_0_cpu_test_bench"
149. Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu"
150. Port Connectivity Checks: "arqt1_jtag_uart_0:jtag_uart_0"
151. Post-Synthesis Netlist Statistics for Top Partition
152. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
153. Elapsed Time Per Partition
154. Analysis & Synthesis Messages
155. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 02 15:27:44 2019      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Problema1                                  ;
; Top-level Entity Name              ; arqt1                                      ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,718                                      ;
;     Total combinational functions  ; 1,534                                      ;
;     Dedicated logic registers      ; 910                                        ;
; Total registers                    ; 910                                        ;
; Total pins                         ; 20                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 76,832                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; arqt1              ; Problema1          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; arqt1/synthesis/submodules/altera_avalon_sc_fifo.v                                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1/synthesis/submodules/altera_avalon_sc_fifo.v                                    ;             ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/arqt1.v                                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/arqt1.v                                                                   ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_avalon_sc_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_avalon_sc_fifo.v                                        ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_customins_master_translator.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_customins_master_translator.v                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_customins_slave_translator.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_customins_slave_translator.sv                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv                                    ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv                            ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_master_agent.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_master_agent.sv                                  ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_master_translator.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_master_translator.sv                             ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_slave_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_slave_agent.sv                                   ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_merlin_slave_translator.sv                              ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_controller.v                                      ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_synchronizer.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/altera_reset_synchronizer.v                                    ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_irq_mapper.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_irq_mapper.sv                                            ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_jtag_uart_0.v                                            ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v                                      ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v                    ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv   ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv                       ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv                             ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv                         ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv                              ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv                          ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv                          ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv                          ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv                             ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv                         ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v                                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v                                       ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v                    ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v                       ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v                   ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v                            ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.hex                                     ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.hex                                     ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v                                       ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_pio_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_pio_0.v                                                  ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_pio_1.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_pio_1.v                                                  ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v                                           ; arqt1       ;
; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/lcd.v                                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/bruno/documents/github/sd-prob1/db/ip/arqt1/submodules/lcd.v                                                          ; arqt1       ;
; scfifo.tdf                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; aglobal150.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                  ;             ;
; db/scfifo_jr21.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/scfifo_jr21.tdf                                                                    ;             ;
; db/a_dpfifo_q131.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_dpfifo_q131.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_do7.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/cntr_do7.tdf                                                                       ;             ;
; db/dpram_nl21.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/dpram_nl21.tdf                                                                     ;             ;
; db/altsyncram_r1m1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_r1m1.tdf                                                                ;             ;
; db/cntr_1ob.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/cntr_1ob.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                   ;             ;
; altera_fabric_endpoint.vhd                                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                      ;             ;
; altsyncram.tdf                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_6mc1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_6mc1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_4a31.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_4a31.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; db/altsyncram_rqc1.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/altsyncram_rqc1.tdf                                                                ;             ;
; sld_hub.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld415d47b4/alt_sld_fab.v                                                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                             ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,718         ;
;                                             ;               ;
; Total combinational functions               ; 1534          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 735           ;
;     -- 3 input functions                    ; 499           ;
;     -- <=2 input functions                  ; 300           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1426          ;
;     -- arithmetic mode                      ; 108           ;
;                                             ;               ;
; Total registers                             ; 910           ;
;     -- Dedicated logic registers            ; 910           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 20            ;
; Total memory bits                           ; 76832         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 885           ;
; Total fan-out                               ; 10232         ;
; Average fan-out                             ; 3.88          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |arqt1                                                                                                                 ; 1534 (1)          ; 910 (0)      ; 76832       ; 0            ; 0       ; 0         ; 20   ; 0            ; |arqt1                                                                                                                                                                                                                                                                                                                                                                         ; arqt1        ;
;    |altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0|                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0                                                                                                                                                                                                                                                                        ; arqt1        ;
;    |altera_reset_controller:rst_controller|                                                                            ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; arqt1        ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                 ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                   ; arqt1        ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; arqt1        ;
;    |arqt1_jtag_uart_0:jtag_uart_0|                                                                                     ; 146 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                           ; arqt1        ;
;       |alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|                                                          ; 58 (58)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                     ; work         ;
;       |arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                 ; arqt1        ;
;          |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                    ; work         ;
;             |scfifo_jr21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; work         ;
;                      |cntr_do7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                       ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                              ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                    ; work         ;
;                   |dpram_nl21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                     ; work         ;
;       |arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                 ; arqt1        ;
;          |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                    ; work         ;
;             |scfifo_jr21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                         ; work         ;
;                |a_dpfifo_q131:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                    ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                            ; work         ;
;                      |cntr_do7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                       ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                              ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                    ; work         ;
;                   |dpram_nl21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_r1m1:altsyncram1|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                     ; work         ;
;    |arqt1_mm_interconnect_0:mm_interconnect_0|                                                                         ; 235 (0)           ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                               ; arqt1        ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                             ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                            ; arqt1        ;
;       |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                              ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; arqt1        ;
;       |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; arqt1        ;
;       |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; arqt1        ;
;       |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                  ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; arqt1        ;
;       |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                     ; arqt1        ;
;       |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                            ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                           ; arqt1        ;
;       |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                     ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                    ; arqt1        ;
;       |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                  ; arqt1        ;
;       |altera_merlin_slave_agent:pio_0_s1_agent|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                      ; arqt1        ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                        ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                       ; arqt1        ;
;       |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                         ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                        ; arqt1        ;
;       |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                 ; arqt1        ;
;       |altera_merlin_slave_translator:pio_0_s1_translator|                                                             ; 4 (4)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                            ; arqt1        ;
;       |altera_merlin_slave_translator:pio_1_s1_translator|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                            ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                   ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                           ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                           ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                           ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                               ; arqt1        ;
;          |altera_merlin_arbitrator:arb|                                                                                ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; arqt1        ;
;       |arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|                                                                ; 58 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                               ; arqt1        ;
;          |altera_merlin_arbitrator:arb|                                                                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                  ; arqt1        ;
;       |arqt1_mm_interconnect_0_router:router|                                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                         ; arqt1        ;
;       |arqt1_mm_interconnect_0_router_001:router_001|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                 ; arqt1        ;
;       |arqt1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                       ; arqt1        ;
;    |arqt1_nios2_gen2_0:nios2_gen2_0|                                                                                   ; 981 (0)           ; 573 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                         ; arqt1        ;
;       |arqt1_nios2_gen2_0_cpu:cpu|                                                                                     ; 981 (691)         ; 573 (305)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                              ; arqt1        ;
;          |arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|                                       ; 290 (37)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                        ; arqt1        ;
;             |arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|                ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                              ; arqt1        ;
;                |arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|               ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; arqt1        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|                     ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck                                                            ; arqt1        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy|                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy                                                                                ; work         ;
;             |arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|                      ; 7 (7)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                    ; arqt1        ;
;             |arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                      ; arqt1        ;
;             |arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|                        ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                      ; arqt1        ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                  ; work         ;
;             |arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|                              ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                            ; arqt1        ;
;                |arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; arqt1        ;
;                   |altsyncram:the_altsyncram|                                                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                      |altsyncram_4a31:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                  ; work         ;
;          |arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                         ; arqt1        ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                ; work         ;
;          |arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                         ; arqt1        ;
;             |altsyncram:the_altsyncram|                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                ; work         ;
;    |arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                                                       ; arqt1        ;
;    |arqt1_onchip_memory2_0:onchip_memory2_0|                                                                           ; 1 (1)             ; 0 (0)        ; 65568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                 ; arqt1        ;
;       |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 65568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_rqc1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 65568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqc1:auto_generated                                                                                                                                                                                                                                                                        ; work         ;
;    |arqt1_pio_0:pio_0|                                                                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                       ; arqt1        ;
;    |arqt1_pio_1:pio_1|                                                                                                 ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|arqt1_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                       ; arqt1        ;
;    |lcd:lcd_0|                                                                                                         ; 2 (2)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|lcd:lcd_0                                                                                                                                                                                                                                                                                                                                                               ; arqt1        ;
;    |sld_hub:auto_hub|                                                                                                  ; 144 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                    ; 143 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                         ; 143 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                              ; 142 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                            ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                          ; 142 (99)          ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                               ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                            ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                       ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                     ; altera_sld   ;
+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                       ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                       ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                       ;
; arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                       ; AUTO ; Single Port      ; 2049         ; 32           ; --           ; --           ; 65568 ; arqt1_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                     ; IP Include File                                     ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; N/A    ; Qsys                               ; 15.0    ; N/A          ; N/A          ; |arqt1                                                                                                                                                                                              ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                                                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                     ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                     ;
; Altera ; altera_irq_mapper                  ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_irq_mapper:irq_mapper                                                                                                                                                                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0                                                                                                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_mm_interconnect             ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0              ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0          ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0          ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0          ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_st_adapter           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; error_adapter                      ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0          ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                 ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_master_agent         ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                          ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_master_translator    ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                       ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                  ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                             ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_master_agent         ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                   ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_master_translator    ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                         ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                           ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                           ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                 ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_agent          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                           ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_slave_translator     ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                 ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router                                                                                                              ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_004                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_005                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_router               ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_006                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                        ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_merlin_multiplexer          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                    ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_nios2_gen2                  ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0                                                                                                                                                              ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu                                                                                                                                   ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_customins_slave_translator  ; 15.0    ; N/A          ; N/A          ; |arqt1|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0                                                                                             ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_customins_xconnect          ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_customins_master_translator ; 15.0    ; N/A          ; N/A          ; |arqt1|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator                                                                                                         ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_onchip_memory2_0:onchip_memory2_0                                                                                                                                                      ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_pio_0:pio_0                                                                                                                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_pio                  ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_pio_1:pio_1                                                                                                                                                                            ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_reset_controller            ; 15.0    ; N/A          ; N/A          ; |arqt1|altera_reset_controller:rst_controller                                                                                                                                                       ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 15.0    ; N/A          ; N/A          ; |arqt1|arqt1_sysid_qsys_0:sysid_qsys_0                                                                                                                                                              ; C:/Users/Bruno/Documents/GitHub/SD-Prob1/arqt1.qsys ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_pio_0:pio_0|readdata[4..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[0..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ipending_reg[0..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_im:the_arqt1_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_im:the_arqt1_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                     ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                    ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                     ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                 ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                 ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|R_ctrl_custom_multi                                                                                                                                                                                                                                          ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                  ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                           ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                 ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                 ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                 ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                 ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Merged with arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 395                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                    ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                    ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                               ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ;                           ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                  ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                          ;
; arqt1_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[7]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[6]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[5]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[4]                                                                                                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                          ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ;
; arqt1_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                      ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                               ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                 ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                               ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                 ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                               ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                 ;
; arqt1_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                    ; Lost Fanouts              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                      ;
; arqt1_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                        ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                               ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                    ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                    ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND              ; arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC              ; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                       ; Stuck at VCC              ; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                         ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 910   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 159   ;
; Number of registers using Asynchronous Clear ; 568   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 390   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0|count[-1]                                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                               ; 1       ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                 ; 18      ;
; arqt1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                             ; 6       ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                             ; 11      ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                ; 37      ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                        ; 6       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                            ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                               ; 2       ;
; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                      ; 2       ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; 2       ;
; arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                               ; 2       ;
; arqt1_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                      ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                               ; 1       ;
; arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                 ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                            ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                 ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                                                                                                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |arqt1|arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |arqt1|arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |arqt1|arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                      ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                        ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |arqt1|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 8            ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                               ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                             ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                             ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                     ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                             ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------+----------------------------------------+
; Parameter Name ; Value                      ; Type                                   ;
+----------------+----------------------------+----------------------------------------+
; INIT_FILE      ; arqt1_onchip_memory2_0.hex ; String                                 ;
+----------------+----------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------+----------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                         ;
+------------------------------------+----------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                ; Untyped                                      ;
; WIDTH_A                            ; 32                         ; Signed Integer                               ;
; WIDTHAD_A                          ; 12                         ; Signed Integer                               ;
; NUMWORDS_A                         ; 2049                       ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                      ;
; WIDTH_B                            ; 1                          ; Untyped                                      ;
; WIDTHAD_B                          ; 1                          ; Untyped                                      ;
; NUMWORDS_B                         ; 1                          ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 4                          ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                      ;
; BYTE_SIZE                          ; 8                          ; Signed Integer                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                      ;
; INIT_FILE                          ; arqt1_onchip_memory2_0.hex ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 2049                       ; Signed Integer                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_rqc1            ; Untyped                                      ;
+------------------------------------+----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                              ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 1     ; Signed Integer                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                     ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                     ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                              ;
; ADDR_W                    ; 16    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                              ;
; ADDR_W                    ; 16    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|arqt1_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                   ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_004|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_005|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_006|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                    ;
; Entity Instance            ; arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
; Entity Instance            ; arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                         ;
;     -- lpm_width           ; 8                                                                                                    ;
;     -- LPM_NUMWORDS        ; 64                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2049                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|arqt1_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+
; ci_master_result    ; Input  ; Info     ; Explicitly unconnected                                                             ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                             ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                       ;
+---------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                 ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                            ;
+-------------------------+--------+----------+--------------------------------------------------------------------+
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                             ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_dataa    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_datab    ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_result   ; Output ; Info     ; Explicitly unconnected                                             ;
; ci_slave_multi_n        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readra   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_readrb   ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_writerc  ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_a        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_b        ; Input  ; Info     ; Stuck at GND                                                       ;
; ci_slave_multi_c        ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------------------+--------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_sysid_qsys_0:sysid_qsys_0" ;
+----------+--------+----------+------------------------------+
; Port     ; Type   ; Severity ; Details                      ;
+----------+--------+----------+------------------------------+
; readdata ; Output ; Info     ; Explicitly unconnected       ;
; address  ; Input  ; Info     ; Explicitly unconnected       ;
+----------+--------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace|arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci" ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                    ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oci_ienable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_test_bench:the_arqt1_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu"                                                     ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; W_ci_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arqt1_jtag_uart_0:jtag_uart_0"                                                                                    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 827                         ;
;     CLR               ; 242                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 74                          ;
;     ENA               ; 154                         ;
;     ENA CLR           ; 162                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 7                           ;
;     SLD               ; 10                          ;
;     plain             ; 119                         ;
; cycloneiii_lcell_comb ; 1390                        ;
;     arith             ; 100                         ;
;         2 data inputs ; 57                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 1290                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 179                         ;
;         3 data inputs ; 419                         ;
;         4 data inputs ; 669                         ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.81                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 144                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 136                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 37                                       ;
;         4 data inputs ; 66                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:06     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Apr 02 15:25:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "arqt1.qsys"
Info (12250): 2019.04.02.15:26:13 Progress: Loading SD-Prob1/arqt1.qsys
Info (12250): 2019.04.02.15:26:13 Progress: Reading input file
Info (12250): 2019.04.02.15:26:14 Progress: Adding LCD_0 [LCD 1.0]
Info (12250): 2019.04.02.15:26:15 Progress: Parameterizing module LCD_0
Info (12250): 2019.04.02.15:26:15 Progress: Adding clk_0 [clock_source 15.0]
Info (12250): 2019.04.02.15:26:15 Progress: Parameterizing module clk_0
Info (12250): 2019.04.02.15:26:15 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Info (12250): 2019.04.02.15:26:16 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.04.02.15:26:16 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Info (12250): 2019.04.02.15:26:16 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2019.04.02.15:26:16 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Info (12250): 2019.04.02.15:26:16 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.04.02.15:26:16 Progress: Adding pio_0 [altera_avalon_pio 15.0]
Info (12250): 2019.04.02.15:26:16 Progress: Parameterizing module pio_0
Info (12250): 2019.04.02.15:26:16 Progress: Adding pio_1 [altera_avalon_pio 15.0]
Info (12250): 2019.04.02.15:26:16 Progress: Parameterizing module pio_1
Info (12250): 2019.04.02.15:26:16 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Info (12250): 2019.04.02.15:26:17 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2019.04.02.15:26:17 Progress: Building connections
Info (12250): 2019.04.02.15:26:17 Progress: Parameterizing connections
Info (12250): 2019.04.02.15:26:17 Progress: Validating
Info (12250): 2019.04.02.15:26:19 Progress: Done reading input file
Info (12250): Arqt1.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Arqt1.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Arqt1.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Arqt1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Warning (12251): Arqt1.sysid_qsys_0: sysid_qsys_0.control_slave must be connected to an Avalon-MM master
Info (12250): Arqt1: Generating arqt1 "arqt1" for QUARTUS_SYNTH
Warning (12251): Arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning (12251): Arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_result (result)"
Warning (12251): Arqt1: "No matching role found for nios2_gen2_0_custom_instruction_master_multi_slave_translator0:ci_master:ci_master_reset (reset)"
Info (12250): LCD_0: "arqt1" instantiated LCD "LCD_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'arqt1_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=arqt1_jtag_uart_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0002_jtag_uart_0_gen//arqt1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'arqt1_jtag_uart_0'
Info (12250): Jtag_uart_0: "arqt1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "arqt1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'arqt1_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arqt1_onchip_memory2_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0003_onchip_memory2_0_gen//arqt1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'arqt1_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "arqt1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_0: Starting RTL generation for module 'arqt1_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_0 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0004_pio_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0004_pio_0_gen//arqt1_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'arqt1_pio_0'
Info (12250): Pio_0: "arqt1" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_1: Starting RTL generation for module 'arqt1_pio_1'
Info (12250): Pio_1:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arqt1_pio_1 --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0005_pio_1_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0005_pio_1_gen//arqt1_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_1: Done RTL generation for module 'arqt1_pio_1'
Info (12250): Pio_1: "arqt1" instantiated altera_avalon_pio "pio_1"
Info (12250): Sysid_qsys_0: "arqt1" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Nios2_gen2_0_custom_instruction_master_translator: "arqt1" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info (12250): Nios2_gen2_0_custom_instruction_master_multi_xconnect: "arqt1" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info (12250): Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: "arqt1" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "arqt1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "arqt1" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "arqt1" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'arqt1_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=arqt1_nios2_gen2_0_cpu --dir=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0010_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/Bruno/AppData/Local/Temp/alt7988_113935941030990157.dir/0010_cpu_gen//arqt1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.04.02 15:26:44 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.04.02 15:26:44 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.04.02 15:26:46 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.04.02 15:26:48 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.04.02 15:26:48 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.04.02 15:26:50 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'arqt1_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/Bruno/Documents/GitHub/SD-Prob1/db/ip/arqt1/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Arqt1: Done "arqt1" with 33 modules, 46 files
Info (12249): Finished elaborating Qsys system entity "arqt1.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: lcd
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_sysid_qsys_0.v
    Info (12023): Found entity 1: arqt1_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_pio_1.v
    Info (12023): Found entity 1: arqt1_pio_1
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_pio_0.v
    Info (12023): Found entity 1: arqt1_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_onchip_memory2_0.v
    Info (12023): Found entity 1: arqt1_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 21 design units, including 21 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: arqt1_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: arqt1_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: arqt1_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: arqt1_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: arqt1_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: arqt1_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: arqt1_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: arqt1_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: arqt1_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: arqt1_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 21: arqt1_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_nios2_gen2_0.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_demux
Info (12021): Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_mm_interconnect_0.v
    Info (12023): Found entity 1: arqt1_mm_interconnect_0
Info (12021): Found 5 design units, including 5 entities, in source file arqt1/synthesis/submodules/arqt1_jtag_uart_0.v
    Info (12023): Found entity 1: arqt1_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: arqt1_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: arqt1_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: arqt1_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: arqt1_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/arqt1_irq_mapper.sv
    Info (12023): Found entity 1: arqt1_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file arqt1/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file arqt1/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/arqt1.v
    Info (12023): Found entity 1: arqt1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_irq_mapper.sv
    Info (12023): Found entity 1: arqt1_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/arqt1/submodules/arqt1_jtag_uart_0.v
    Info (12023): Found entity 1: arqt1_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: arqt1_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: arqt1_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: arqt1_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: arqt1_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0.v
    Info (12023): Found entity 1: arqt1_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_cmd_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: arqt1_mm_interconnect_0_router_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: arqt1_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: arqt1_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: arqt1_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: arqt1_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: arqt1_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: arqt1_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: arqt1_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: arqt1_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: arqt1_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: arqt1_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: arqt1_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: arqt1_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 21: arqt1_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_onchip_memory2_0.v
    Info (12023): Found entity 1: arqt1_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_pio_0.v
    Info (12023): Found entity 1: arqt1_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_pio_1.v
    Info (12023): Found entity 1: arqt1_pio_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/arqt1_sysid_qsys_0.v
    Info (12023): Found entity 1: arqt1_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/arqt1/submodules/lcd.v
    Info (12023): Found entity 1: lcd
Info (12127): Elaborating entity "arqt1" for the top level hierarchy
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:lcd_0"
Info (12128): Elaborating entity "arqt1_jtag_uart_0" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "arqt1_jtag_uart_0_scfifo_w" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_w:the_arqt1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "arqt1_jtag_uart_0_scfifo_r" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|arqt1_jtag_uart_0_scfifo_r:the_arqt1_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "arqt1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:arqt1_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_test_bench" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_test_bench:the_arqt1_nios2_gen2_0_cpu_test_bench"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_a_module:arqt1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_register_bank_b_module:arqt1_nios2_gen2_0_cpu_register_bank_b"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_debug:the_arqt1_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_break:the_arqt1_nios2_gen2_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_itrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_arqt1_nios2_gen2_0_cpu_nios2_oci_dtrace|arqt1_nios2_gen2_0_cpu_nios2_oci_td_mode:arqt1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo|arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_arqt1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo|arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_arqt1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_pib:the_arqt1_nios2_gen2_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_oci_im:the_arqt1_nios2_gen2_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_avalon_reg:the_arqt1_nios2_gen2_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_nios2_ocimem:the_arqt1_nios2_gen2_0_cpu_nios2_ocimem|arqt1_nios2_gen2_0_cpu_ociram_sp_ram_module:arqt1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_tck:the_arqt1_nios2_gen2_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|arqt1_nios2_gen2_0_cpu_debug_slave_sysclk:the_arqt1_nios2_gen2_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "arqt1_nios2_gen2_0:nios2_gen2_0|arqt1_nios2_gen2_0_cpu:cpu|arqt1_nios2_gen2_0_cpu_nios2_oci:the_arqt1_nios2_gen2_0_cpu_nios2_oci|arqt1_nios2_gen2_0_cpu_debug_slave_wrapper:the_arqt1_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:arqt1_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "arqt1_onchip_memory2_0" for hierarchy "arqt1_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "arqt1_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2049"
    Info (12134): Parameter "numwords_a" = "2049"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqc1.tdf
    Info (12023): Found entity 1: altsyncram_rqc1
Info (12128): Elaborating entity "altsyncram_rqc1" for hierarchy "arqt1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rqc1:auto_generated"
Info (12128): Elaborating entity "arqt1_pio_0" for hierarchy "arqt1_pio_0:pio_0"
Info (12128): Elaborating entity "arqt1_pio_1" for hierarchy "arqt1_pio_1:pio_1"
Info (12128): Elaborating entity "arqt1_sysid_qsys_0" for hierarchy "arqt1_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
Warning (10034): Output port "ci_slave_multi_result" at altera_customins_master_translator.v(51) has no driver
Info (12128): Elaborating entity "arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect" for hierarchy "arqt1_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "arqt1_mm_interconnect_0" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_default_decode" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router:router|arqt1_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_001" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_001_default_decode" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_001:router_001|arqt1_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_002" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_002_default_decode" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_002:router_002|arqt1_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_003" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_router_003_default_decode" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_router_003:router_003|arqt1_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_cmd_demux" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_cmd_demux_001" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_cmd_mux" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_cmd_mux_001" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_rsp_demux" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_rsp_mux" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_rsp_mux_001" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_avalon_st_adapter" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "arqt1_mm_interconnect_0:mm_interconnect_0|arqt1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|arqt1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "arqt1_irq_mapper" for hierarchy "arqt1_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2019.04.02.15:27:19 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_0_conduit_end_3_writeresponsevalid_n" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1920 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 1751 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4961 megabytes
    Info: Processing ended: Tue Apr 02 15:27:45 2019
    Info: Elapsed time: 00:02:01
    Info: Total CPU time (on all processors): 00:03:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Bruno/Documents/GitHub/SD-Prob1/output_files/Problema1.map.smsg.


