// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mnist_lstm (
        ap_clk,
        ap_rst,
        in_r_TDATA,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TUSER,
        in_r_TLAST,
        in_r_TID,
        in_r_TDEST,
        out_r_TDATA,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TUSER,
        out_r_TLAST,
        out_r_TID,
        out_r_TDEST,
        in_r_TVALID,
        in_r_TREADY,
        ap_start,
        out_r_TVALID,
        out_r_TREADY,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
input  [31:0] in_r_TDATA;
input  [3:0] in_r_TKEEP;
input  [3:0] in_r_TSTRB;
input  [0:0] in_r_TUSER;
input  [0:0] in_r_TLAST;
input  [0:0] in_r_TID;
input  [0:0] in_r_TDEST;
output  [31:0] out_r_TDATA;
output  [3:0] out_r_TKEEP;
output  [3:0] out_r_TSTRB;
output  [0:0] out_r_TUSER;
output  [0:0] out_r_TLAST;
output  [0:0] out_r_TID;
output  [0:0] out_r_TDEST;
input   in_r_TVALID;
output   in_r_TREADY;
input   ap_start;
output   out_r_TVALID;
input   out_r_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] img_dat_i_q0;
wire   [31:0] img_dat_t_q0;
wire    mnist_lstm_Loop_1_pr_U0_ap_start;
wire    mnist_lstm_Loop_1_pr_U0_ap_done;
wire    mnist_lstm_Loop_1_pr_U0_ap_continue;
wire    mnist_lstm_Loop_1_pr_U0_ap_idle;
wire    mnist_lstm_Loop_1_pr_U0_ap_ready;
wire    mnist_lstm_Loop_1_pr_U0_in_r_TREADY;
wire   [7:0] mnist_lstm_Loop_1_pr_U0_img_dat_address0;
wire    mnist_lstm_Loop_1_pr_U0_img_dat_ce0;
wire    mnist_lstm_Loop_1_pr_U0_img_dat_we0;
wire   [31:0] mnist_lstm_Loop_1_pr_U0_img_dat_d0;
wire    ap_channel_done_img_dat;
wire    mnist_lstm_Loop_1_pr_U0_img_dat_full_n;
wire    infer_U0_ap_start;
wire    infer_U0_ap_done;
wire    infer_U0_ap_continue;
wire    infer_U0_ap_idle;
wire    infer_U0_ap_ready;
wire    infer_U0_start_out;
wire    infer_U0_start_write;
wire   [7:0] infer_U0_input_r_address0;
wire    infer_U0_input_r_ce0;
wire   [31:0] infer_U0_res_0_out_din;
wire    infer_U0_res_0_out_write;
wire   [31:0] infer_U0_res_1_out_din;
wire    infer_U0_res_1_out_write;
wire    mnist_lstm_Loop_2_pr_U0_ap_start;
wire    mnist_lstm_Loop_2_pr_U0_ap_done;
wire    mnist_lstm_Loop_2_pr_U0_ap_continue;
wire    mnist_lstm_Loop_2_pr_U0_ap_idle;
wire    mnist_lstm_Loop_2_pr_U0_ap_ready;
wire    mnist_lstm_Loop_2_pr_U0_res_0_read;
wire    mnist_lstm_Loop_2_pr_U0_res_1_read;
wire   [31:0] mnist_lstm_Loop_2_pr_U0_out_r_TDATA;
wire    mnist_lstm_Loop_2_pr_U0_out_r_TVALID;
wire   [3:0] mnist_lstm_Loop_2_pr_U0_out_r_TKEEP;
wire   [3:0] mnist_lstm_Loop_2_pr_U0_out_r_TSTRB;
wire   [0:0] mnist_lstm_Loop_2_pr_U0_out_r_TUSER;
wire   [0:0] mnist_lstm_Loop_2_pr_U0_out_r_TLAST;
wire   [0:0] mnist_lstm_Loop_2_pr_U0_out_r_TID;
wire   [0:0] mnist_lstm_Loop_2_pr_U0_out_r_TDEST;
wire    ap_sync_continue;
wire    img_dat_i_full_n;
wire    img_dat_t_empty_n;
wire    res_0_c_full_n;
wire   [31:0] res_0_c_dout;
wire    res_0_c_empty_n;
wire    res_1_c_full_n;
wire   [31:0] res_1_c_dout;
wire    res_1_c_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    mnist_lstm_Loop_1_pr_U0_start_full_n;
wire    mnist_lstm_Loop_1_pr_U0_start_write;
wire   [0:0] start_for_mnist_lstm_Loop_2_pr_U0_din;
wire    start_for_mnist_lstm_Loop_2_pr_U0_full_n;
wire   [0:0] start_for_mnist_lstm_Loop_2_pr_U0_dout;
wire    start_for_mnist_lstm_Loop_2_pr_U0_empty_n;
wire    mnist_lstm_Loop_2_pr_U0_start_full_n;
wire    mnist_lstm_Loop_2_pr_U0_start_write;

mnist_lstm_img_dat #(
    .DataWidth( 32 ),
    .AddressRange( 224 ),
    .AddressWidth( 8 ))
img_dat_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(mnist_lstm_Loop_1_pr_U0_img_dat_address0),
    .i_ce0(mnist_lstm_Loop_1_pr_U0_img_dat_ce0),
    .i_we0(mnist_lstm_Loop_1_pr_U0_img_dat_we0),
    .i_d0(mnist_lstm_Loop_1_pr_U0_img_dat_d0),
    .i_q0(img_dat_i_q0),
    .t_address0(infer_U0_input_r_address0),
    .t_ce0(infer_U0_input_r_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(img_dat_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(img_dat_i_full_n),
    .i_write(mnist_lstm_Loop_1_pr_U0_ap_done),
    .t_empty_n(img_dat_t_empty_n),
    .t_read(infer_U0_ap_ready)
);

mnist_lstm_Loop_1_pr mnist_lstm_Loop_1_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(mnist_lstm_Loop_1_pr_U0_ap_start),
    .ap_done(mnist_lstm_Loop_1_pr_U0_ap_done),
    .ap_continue(mnist_lstm_Loop_1_pr_U0_ap_continue),
    .ap_idle(mnist_lstm_Loop_1_pr_U0_ap_idle),
    .ap_ready(mnist_lstm_Loop_1_pr_U0_ap_ready),
    .in_r_TDATA(in_r_TDATA),
    .in_r_TVALID(in_r_TVALID),
    .in_r_TREADY(mnist_lstm_Loop_1_pr_U0_in_r_TREADY),
    .in_r_TSTRB(in_r_TSTRB),
    .in_r_TKEEP(in_r_TKEEP),
    .in_r_TUSER(in_r_TUSER),
    .in_r_TLAST(in_r_TLAST),
    .in_r_TID(in_r_TID),
    .in_r_TDEST(in_r_TDEST),
    .img_dat_address0(mnist_lstm_Loop_1_pr_U0_img_dat_address0),
    .img_dat_ce0(mnist_lstm_Loop_1_pr_U0_img_dat_ce0),
    .img_dat_we0(mnist_lstm_Loop_1_pr_U0_img_dat_we0),
    .img_dat_d0(mnist_lstm_Loop_1_pr_U0_img_dat_d0)
);

infer infer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(infer_U0_ap_start),
    .start_full_n(start_for_mnist_lstm_Loop_2_pr_U0_full_n),
    .ap_done(infer_U0_ap_done),
    .ap_continue(infer_U0_ap_continue),
    .ap_idle(infer_U0_ap_idle),
    .ap_ready(infer_U0_ap_ready),
    .start_out(infer_U0_start_out),
    .start_write(infer_U0_start_write),
    .input_r_address0(infer_U0_input_r_address0),
    .input_r_ce0(infer_U0_input_r_ce0),
    .input_r_q0(img_dat_t_q0),
    .res_0_out_din(infer_U0_res_0_out_din),
    .res_0_out_full_n(res_0_c_full_n),
    .res_0_out_write(infer_U0_res_0_out_write),
    .res_1_out_din(infer_U0_res_1_out_din),
    .res_1_out_full_n(res_1_c_full_n),
    .res_1_out_write(infer_U0_res_1_out_write)
);

mnist_lstm_Loop_2_pr mnist_lstm_Loop_2_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(mnist_lstm_Loop_2_pr_U0_ap_start),
    .ap_done(mnist_lstm_Loop_2_pr_U0_ap_done),
    .ap_continue(mnist_lstm_Loop_2_pr_U0_ap_continue),
    .ap_idle(mnist_lstm_Loop_2_pr_U0_ap_idle),
    .ap_ready(mnist_lstm_Loop_2_pr_U0_ap_ready),
    .res_0_dout(res_0_c_dout),
    .res_0_empty_n(res_0_c_empty_n),
    .res_0_read(mnist_lstm_Loop_2_pr_U0_res_0_read),
    .res_1_dout(res_1_c_dout),
    .res_1_empty_n(res_1_c_empty_n),
    .res_1_read(mnist_lstm_Loop_2_pr_U0_res_1_read),
    .out_r_TDATA(mnist_lstm_Loop_2_pr_U0_out_r_TDATA),
    .out_r_TVALID(mnist_lstm_Loop_2_pr_U0_out_r_TVALID),
    .out_r_TREADY(out_r_TREADY),
    .out_r_TKEEP(mnist_lstm_Loop_2_pr_U0_out_r_TKEEP),
    .out_r_TSTRB(mnist_lstm_Loop_2_pr_U0_out_r_TSTRB),
    .out_r_TUSER(mnist_lstm_Loop_2_pr_U0_out_r_TUSER),
    .out_r_TLAST(mnist_lstm_Loop_2_pr_U0_out_r_TLAST),
    .out_r_TID(mnist_lstm_Loop_2_pr_U0_out_r_TID),
    .out_r_TDEST(mnist_lstm_Loop_2_pr_U0_out_r_TDEST)
);

fifo_w32_d2_A res_0_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(infer_U0_res_0_out_din),
    .if_full_n(res_0_c_full_n),
    .if_write(infer_U0_res_0_out_write),
    .if_dout(res_0_c_dout),
    .if_empty_n(res_0_c_empty_n),
    .if_read(mnist_lstm_Loop_2_pr_U0_res_0_read)
);

fifo_w32_d2_A res_1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(infer_U0_res_1_out_din),
    .if_full_n(res_1_c_full_n),
    .if_write(infer_U0_res_1_out_write),
    .if_dout(res_1_c_dout),
    .if_empty_n(res_1_c_empty_n),
    .if_read(mnist_lstm_Loop_2_pr_U0_res_1_read)
);

start_for_mnist_lciv start_for_mnist_lciv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_mnist_lstm_Loop_2_pr_U0_din),
    .if_full_n(start_for_mnist_lstm_Loop_2_pr_U0_full_n),
    .if_write(infer_U0_start_write),
    .if_dout(start_for_mnist_lstm_Loop_2_pr_U0_dout),
    .if_empty_n(start_for_mnist_lstm_Loop_2_pr_U0_empty_n),
    .if_read(mnist_lstm_Loop_2_pr_U0_ap_ready)
);

assign ap_channel_done_img_dat = mnist_lstm_Loop_1_pr_U0_ap_done;

assign ap_done = mnist_lstm_Loop_2_pr_U0_ap_done;

assign ap_idle = (mnist_lstm_Loop_2_pr_U0_ap_idle & mnist_lstm_Loop_1_pr_U0_ap_idle & infer_U0_ap_idle & (img_dat_t_empty_n ^ 1'b1));

assign ap_ready = mnist_lstm_Loop_1_pr_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = mnist_lstm_Loop_2_pr_U0_ap_done;

assign ap_sync_ready = mnist_lstm_Loop_1_pr_U0_ap_ready;

assign in_r_TREADY = mnist_lstm_Loop_1_pr_U0_in_r_TREADY;

assign infer_U0_ap_continue = 1'b1;

assign infer_U0_ap_start = img_dat_t_empty_n;

assign mnist_lstm_Loop_1_pr_U0_ap_continue = img_dat_i_full_n;

assign mnist_lstm_Loop_1_pr_U0_ap_start = ap_start;

assign mnist_lstm_Loop_1_pr_U0_img_dat_full_n = img_dat_i_full_n;

assign mnist_lstm_Loop_1_pr_U0_start_full_n = 1'b1;

assign mnist_lstm_Loop_1_pr_U0_start_write = 1'b0;

assign mnist_lstm_Loop_2_pr_U0_ap_continue = ap_continue;

assign mnist_lstm_Loop_2_pr_U0_ap_start = start_for_mnist_lstm_Loop_2_pr_U0_empty_n;

assign mnist_lstm_Loop_2_pr_U0_start_full_n = 1'b1;

assign mnist_lstm_Loop_2_pr_U0_start_write = 1'b0;

assign out_r_TDATA = mnist_lstm_Loop_2_pr_U0_out_r_TDATA;

assign out_r_TDEST = mnist_lstm_Loop_2_pr_U0_out_r_TDEST;

assign out_r_TID = mnist_lstm_Loop_2_pr_U0_out_r_TID;

assign out_r_TKEEP = mnist_lstm_Loop_2_pr_U0_out_r_TKEEP;

assign out_r_TLAST = mnist_lstm_Loop_2_pr_U0_out_r_TLAST;

assign out_r_TSTRB = mnist_lstm_Loop_2_pr_U0_out_r_TSTRB;

assign out_r_TUSER = mnist_lstm_Loop_2_pr_U0_out_r_TUSER;

assign out_r_TVALID = mnist_lstm_Loop_2_pr_U0_out_r_TVALID;

assign start_for_mnist_lstm_Loop_2_pr_U0_din = 1'b1;

endmodule //mnist_lstm
