[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BadLabel/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BadLabel/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<269> s<268> l<1:1> el<1:0>
n<> u<2> t<Package> p<6> s<3> l<1:1> el<1:8>
n<pack> u<3> t<StringConst> p<6> s<5> l<1:9> el<1:13>
n<bad_pack> u<4> t<StringConst> p<6> l<2:14> el<2:22>
n<> u<5> t<Endpackage> p<6> s<4> l<2:1> el<2:11>
n<> u<6> t<Package_declaration> p<7> c<2> l<1:1> el<2:22>
n<> u<7> t<Description> p<268> c<6> s<15> l<1:1> el<2:22>
n<c> u<8> t<StringConst> p<12> s<11> l<4:7> el<4:8>
n<bad_c> u<9> t<StringConst> p<12> l<5:12> el<5:17>
n<> u<10> t<Class> p<12> s<8> l<4:1> el<4:6>
n<> u<11> t<Endclass> p<12> s<9> l<5:1> el<5:9>
n<> u<12> t<Class_declaration> p<13> c<10> l<4:1> el<5:17>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<4:1> el<5:17>
n<> u<14> t<Package_item> p<15> c<13> l<4:1> el<5:17>
n<> u<15> t<Description> p<268> c<14> s<24> l<4:1> el<5:17>
n<> u<16> t<Interface> p<19> s<18> l<7:1> el<7:10>
n<intf> u<17> t<StringConst> p<18> l<7:11> el<7:15>
n<> u<18> t<Interface_identifier> p<19> c<17> l<7:11> el<7:15>
n<> u<19> t<Interface_ansi_header> p<23> c<16> s<22> l<7:1> el<7:16>
n<bad_int> u<20> t<StringConst> p<21> l<8:16> el<8:23>
n<> u<21> t<Interface_identifier> p<23> c<20> l<8:16> el<8:23>
n<> u<22> t<Endinterface> p<23> s<21> l<8:1> el<8:13>
n<> u<23> t<Interface_declaration> p<24> c<19> l<7:1> el<8:23>
n<> u<24> t<Description> p<268> c<23> s<71> l<7:1> el<8:23>
n<> u<25> t<Interface> p<32> s<31> l<12:22> el<12:31>
n<test_interface> u<26> t<StringConst> p<27> l<12:4> el<12:18>
n<> u<27> t<Attr_name> p<28> c<26> l<12:4> el<12:18>
n<> u<28> t<Attr_spec> p<29> c<27> l<12:4> el<12:18>
n<> u<29> t<Attribute_instance> p<32> c<28> s<25> l<12:1> el<12:21>
n<itf> u<30> t<StringConst> p<31> l<12:32> el<12:35>
n<> u<31> t<Interface_identifier> p<32> c<30> l<12:32> el<12:35>
n<> u<32> t<Interface_ansi_header> p<70> c<29> s<45> l<12:1> el<12:36>
n<> u<33> t<Interface> p<40> s<39> l<14:25> el<14:34>
n<test_interface2> u<34> t<StringConst> p<35> l<14:6> el<14:21>
n<> u<35> t<Attr_name> p<36> c<34> l<14:6> el<14:21>
n<> u<36> t<Attr_spec> p<37> c<35> l<14:6> el<14:21>
n<> u<37> t<Attribute_instance> p<40> c<36> s<33> l<14:3> el<14:24>
n<itf2> u<38> t<StringConst> p<39> l<14:35> el<14:39>
n<> u<39> t<Interface_identifier> p<40> c<38> l<14:35> el<14:39>
n<> u<40> t<Interface_ansi_header> p<44> c<37> s<43> l<14:3> el<14:40>
n<itf2> u<41> t<StringConst> p<42> l<15:18> el<15:22>
n<> u<42> t<Interface_identifier> p<44> c<41> l<15:18> el<15:22>
n<> u<43> t<Endinterface> p<44> s<42> l<15:3> el<15:15>
n<> u<44> t<Interface_declaration> p<45> c<40> l<14:3> el<15:22>
n<> u<45> t<Non_port_interface_item> p<70> c<44> s<50> l<14:3> el<15:22>
n<> u<46> t<Package_or_generate_item_declaration> p<47> l<15:22> el<15:23>
n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<15:22> el<15:23>
n<> u<48> t<Module_common_item> p<49> c<47> l<15:22> el<15:23>
n<> u<49> t<Interface_or_generate_item> p<50> c<48> l<15:22> el<15:23>
n<> u<50> t<Non_port_interface_item> p<70> c<49> s<63> l<15:22> el<15:23>
n<> u<51> t<Interface> p<58> s<57> l<17:25> el<17:34>
n<test_interface2> u<52> t<StringConst> p<53> l<17:6> el<17:21>
n<> u<53> t<Attr_name> p<54> c<52> l<17:6> el<17:21>
n<> u<54> t<Attr_spec> p<55> c<53> l<17:6> el<17:21>
n<> u<55> t<Attribute_instance> p<58> c<54> s<51> l<17:3> el<17:24>
n<itf3> u<56> t<StringConst> p<57> l<17:35> el<17:39>
n<> u<57> t<Interface_identifier> p<58> c<56> l<17:35> el<17:39>
n<> u<58> t<Interface_ansi_header> p<62> c<55> s<61> l<17:3> el<17:40>
n<bad_itf3> u<59> t<StringConst> p<60> l<18:18> el<18:26>
n<> u<60> t<Interface_identifier> p<62> c<59> l<18:18> el<18:26>
n<> u<61> t<Endinterface> p<62> s<60> l<18:3> el<18:15>
n<> u<62> t<Interface_declaration> p<63> c<58> l<17:3> el<18:26>
n<> u<63> t<Non_port_interface_item> p<70> c<62> s<68> l<17:3> el<18:26>
n<> u<64> t<Package_or_generate_item_declaration> p<65> l<18:26> el<18:27>
n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<18:26> el<18:27>
n<> u<66> t<Module_common_item> p<67> c<65> l<18:26> el<18:27>
n<> u<67> t<Interface_or_generate_item> p<68> c<66> l<18:26> el<18:27>
n<> u<68> t<Non_port_interface_item> p<70> c<67> s<69> l<18:26> el<18:27>
n<> u<69> t<Endinterface> p<70> l<20:1> el<20:13>
n<> u<70> t<Interface_declaration> p<71> c<32> l<12:1> el<20:13>
n<> u<71> t<Description> p<268> c<70> s<215> l<12:1> el<20:13>
n<module> u<72> t<Module_keyword> p<76> s<73> l<23:1> el<23:7>
n<test> u<73> t<StringConst> p<76> s<75> l<23:8> el<23:12>
n<> u<74> t<Port> p<75> l<23:14> el<23:14>
n<> u<75> t<List_of_ports> p<76> c<74> l<23:13> el<23:15>
n<> u<76> t<Module_nonansi_header> p<214> c<72> s<93> l<23:1> el<23:16>
n<> u<77> t<IntVec_TypeBit> p<78> l<27:4> el<27:7>
n<> u<78> t<Data_type> p<86> c<77> s<85> l<27:4> el<27:7>
n<err> u<79> t<StringConst> p<84> s<83> l<27:8> el<27:11>
n<0> u<80> t<IntConst> p<81> l<27:14> el<27:15>
n<> u<81> t<Primary_literal> p<82> c<80> l<27:14> el<27:15>
n<> u<82> t<Primary> p<83> c<81> l<27:14> el<27:15>
n<> u<83> t<Expression> p<84> c<82> l<27:14> el<27:15>
n<> u<84> t<Variable_decl_assignment> p<85> c<79> l<27:8> el<27:15>
n<> u<85> t<List_of_variable_decl_assignments> p<86> c<84> l<27:8> el<27:15>
n<> u<86> t<Variable_declaration> p<87> c<78> l<27:4> el<27:16>
n<> u<87> t<Data_declaration> p<88> c<86> l<27:4> el<27:16>
n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<27:4> el<27:16>
n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<27:4> el<27:16>
n<> u<90> t<Module_common_item> p<91> c<89> l<27:4> el<27:16>
n<> u<91> t<Module_or_generate_item> p<92> c<90> l<27:4> el<27:16>
n<> u<92> t<Non_port_module_item> p<93> c<91> l<27:4> el<27:16>
n<> u<93> t<Module_item> p<214> c<92> s<129> l<27:4> el<27:16>
n<dummy_label> u<94> t<StringConst> p<121> s<118> l<30:12> el<30:23>
n<err> u<95> t<StringConst> p<96> l<31:12> el<31:15>
n<> u<96> t<Primary_literal> p<97> c<95> l<31:12> el<31:15>
n<> u<97> t<Primary> p<98> c<96> l<31:12> el<31:15>
n<> u<98> t<Expression> p<100> c<97> l<31:12> el<31:15>
n<> u<99> t<Unary_Not> p<100> s<98> l<31:11> el<31:12>
n<> u<100> t<Expression> p<101> c<99> l<31:11> el<31:15>
n<> u<101> t<Expression_or_cond_pattern> p<102> c<100> l<31:11> el<31:15>
n<> u<102> t<Cond_predicate> p<115> c<101> s<114> l<31:11> el<31:15>
n<> u<103> t<Dollar_keyword> p<110> s<104> l<31:17> el<31:18>
n<display> u<104> t<StringConst> p<110> s<109> l<31:18> el<31:25>
n<"PASSED"> u<105> t<StringLiteral> p<106> l<31:26> el<31:34>
n<> u<106> t<Primary_literal> p<107> c<105> l<31:26> el<31:34>
n<> u<107> t<Primary> p<108> c<106> l<31:26> el<31:34>
n<> u<108> t<Expression> p<109> c<107> l<31:26> el<31:34>
n<> u<109> t<List_of_arguments> p<110> c<108> l<31:26> el<31:34>
n<> u<110> t<Subroutine_call> p<111> c<103> l<31:17> el<31:35>
n<> u<111> t<Subroutine_call_statement> p<112> c<110> l<31:17> el<31:36>
n<> u<112> t<Statement_item> p<113> c<111> l<31:17> el<31:36>
n<> u<113> t<Statement> p<114> c<112> l<31:17> el<31:36>
n<> u<114> t<Statement_or_null> p<115> c<113> l<31:17> el<31:36>
n<> u<115> t<Conditional_statement> p<116> c<102> l<31:7> el<31:36>
n<> u<116> t<Statement_item> p<117> c<115> l<31:7> el<31:36>
n<> u<117> t<Statement> p<118> c<116> l<31:7> el<31:36>
n<> u<118> t<Statement_or_null> p<121> c<117> s<120> l<31:7> el<31:36>
n<dummy_label_bad> u<119> t<StringConst> p<121> l<32:10> el<32:25>
n<> u<120> t<End> p<121> s<119> l<32:4> el<32:7>
n<> u<121> t<Seq_block> p<122> c<94> l<30:4> el<32:25>
n<> u<122> t<Statement_item> p<123> c<121> l<30:4> el<32:25>
n<> u<123> t<Statement> p<124> c<122> l<30:4> el<32:25>
n<> u<124> t<Statement_or_null> p<125> c<123> l<30:4> el<32:25>
n<> u<125> t<Initial_construct> p<126> c<124> l<29:4> el<32:25>
n<> u<126> t<Module_common_item> p<127> c<125> l<29:4> el<32:25>
n<> u<127> t<Module_or_generate_item> p<128> c<126> l<29:4> el<32:25>
n<> u<128> t<Non_port_module_item> p<129> c<127> l<29:4> el<32:25>
n<> u<129> t<Module_item> p<214> c<128> s<139> l<29:4> el<32:25>
n<module> u<130> t<Module_keyword> p<134> s<131> l<34:4> el<34:10>
n<sub> u<131> t<StringConst> p<134> s<133> l<34:11> el<34:14>
n<> u<132> t<Port> p<133> l<34:15> el<34:15>
n<> u<133> t<List_of_ports> p<134> c<132> l<34:14> el<34:16>
n<> u<134> t<Module_nonansi_header> p<137> c<130> s<136> l<34:4> el<34:17>
n<sub> u<135> t<StringConst> p<137> l<35:16> el<35:19>
n<> u<136> t<Endmodule> p<137> s<135> l<35:4> el<35:13>
n<> u<137> t<Module_declaration> p<138> c<134> l<34:4> el<35:19>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<34:4> el<35:19>
n<> u<139> t<Module_item> p<214> c<138> s<149> l<34:4> el<35:19>
n<module> u<140> t<Module_keyword> p<144> s<141> l<37:4> el<37:10>
n<sub2> u<141> t<StringConst> p<144> s<143> l<37:11> el<37:15>
n<> u<142> t<Port> p<143> l<37:16> el<37:16>
n<> u<143> t<List_of_ports> p<144> c<142> l<37:15> el<37:17>
n<> u<144> t<Module_nonansi_header> p<147> c<140> s<146> l<37:4> el<37:18>
n<bad_sub2> u<145> t<StringConst> p<147> l<38:16> el<38:24>
n<> u<146> t<Endmodule> p<147> s<145> l<38:4> el<38:13>
n<> u<147> t<Module_declaration> p<148> c<144> l<37:4> el<38:24>
n<> u<148> t<Non_port_module_item> p<149> c<147> l<37:4> el<38:24>
n<> u<149> t<Module_item> p<214> c<148> s<211> l<37:4> el<38:24>
n<n1> u<150> t<StringConst> p<164> s<161> l<42:11> el<42:13>
n<print> u<151> t<StringConst> p<157> s<156> l<43:6> el<43:11>
n<""> u<152> t<StringLiteral> p<153> l<43:12> el<43:14>
n<> u<153> t<Primary_literal> p<154> c<152> l<43:12> el<43:14>
n<> u<154> t<Primary> p<155> c<153> l<43:12> el<43:14>
n<> u<155> t<Expression> p<156> c<154> l<43:12> el<43:14>
n<> u<156> t<List_of_arguments> p<157> c<155> l<43:12> el<43:14>
n<> u<157> t<Subroutine_call> p<158> c<151> l<43:6> el<43:15>
n<> u<158> t<Subroutine_call_statement> p<159> c<157> l<43:6> el<43:16>
n<> u<159> t<Statement_item> p<160> c<158> l<43:6> el<43:16>
n<> u<160> t<Statement> p<161> c<159> l<43:6> el<43:16>
n<> u<161> t<Statement_or_null> p<164> c<160> s<162> l<43:6> el<43:16>
n<> u<162> t<Join_keyword> p<164> s<163> l<44:4> el<44:8>
n<n2> u<163> t<StringConst> p<164> l<44:11> el<44:13>
n<> u<164> t<Par_block> p<165> c<150> l<42:4> el<44:13>
n<> u<165> t<Statement_item> p<166> c<164> l<42:4> el<44:13>
n<> u<166> t<Statement> p<167> c<165> l<42:4> el<44:13>
n<> u<167> t<Statement_or_null> p<203> c<166> s<184> l<42:4> el<44:13>
n<print> u<168> t<StringConst> p<174> s<173> l<47:6> el<47:11>
n<""> u<169> t<StringLiteral> p<170> l<47:12> el<47:14>
n<> u<170> t<Primary_literal> p<171> c<169> l<47:12> el<47:14>
n<> u<171> t<Primary> p<172> c<170> l<47:12> el<47:14>
n<> u<172> t<Expression> p<173> c<171> l<47:12> el<47:14>
n<> u<173> t<List_of_arguments> p<174> c<172> l<47:12> el<47:14>
n<> u<174> t<Subroutine_call> p<175> c<168> l<47:6> el<47:15>
n<> u<175> t<Subroutine_call_statement> p<176> c<174> l<47:6> el<47:16>
n<> u<176> t<Statement_item> p<177> c<175> l<47:6> el<47:16>
n<> u<177> t<Statement> p<178> c<176> l<47:6> el<47:16>
n<> u<178> t<Statement_or_null> p<181> c<177> s<179> l<47:6> el<47:16>
n<> u<179> t<Join_keyword> p<181> s<180> l<48:4> el<48:8>
n<n2> u<180> t<StringConst> p<181> l<48:11> el<48:13>
n<> u<181> t<Par_block> p<182> c<178> l<46:4> el<48:13>
n<> u<182> t<Statement_item> p<183> c<181> l<46:4> el<48:13>
n<> u<183> t<Statement> p<184> c<182> l<46:4> el<48:13>
n<> u<184> t<Statement_or_null> p<203> c<183> s<201> l<46:4> el<48:13>
n<n1> u<185> t<StringConst> p<198> s<196> l<50:10> el<50:12>
n<print> u<186> t<StringConst> p<192> s<191> l<51:5> el<51:10>
n<""> u<187> t<StringLiteral> p<188> l<51:11> el<51:13>
n<> u<188> t<Primary_literal> p<189> c<187> l<51:11> el<51:13>
n<> u<189> t<Primary> p<190> c<188> l<51:11> el<51:13>
n<> u<190> t<Expression> p<191> c<189> l<51:11> el<51:13>
n<> u<191> t<List_of_arguments> p<192> c<190> l<51:11> el<51:13>
n<> u<192> t<Subroutine_call> p<193> c<186> l<51:5> el<51:14>
n<> u<193> t<Subroutine_call_statement> p<194> c<192> l<51:5> el<51:15>
n<> u<194> t<Statement_item> p<195> c<193> l<51:5> el<51:15>
n<> u<195> t<Statement> p<196> c<194> l<51:5> el<51:15>
n<> u<196> t<Statement_or_null> p<198> c<195> s<197> l<51:5> el<51:15>
n<> u<197> t<Join_keyword> p<198> l<52:3> el<52:7>
n<> u<198> t<Par_block> p<199> c<185> l<50:3> el<52:7>
n<> u<199> t<Statement_item> p<200> c<198> l<50:3> el<52:7>
n<> u<200> t<Statement> p<201> c<199> l<50:3> el<52:7>
n<> u<201> t<Statement_or_null> p<203> c<200> s<202> l<50:3> el<52:7>
n<> u<202> t<End> p<203> l<54:3> el<54:6>
n<> u<203> t<Seq_block> p<204> c<167> l<40:9> el<54:6>
n<> u<204> t<Statement_item> p<205> c<203> l<40:9> el<54:6>
n<> u<205> t<Statement> p<206> c<204> l<40:9> el<54:6>
n<> u<206> t<Statement_or_null> p<207> c<205> l<40:9> el<54:6>
n<> u<207> t<Initial_construct> p<208> c<206> l<40:1> el<54:6>
n<> u<208> t<Module_common_item> p<209> c<207> l<40:1> el<54:6>
n<> u<209> t<Module_or_generate_item> p<210> c<208> l<40:1> el<54:6>
n<> u<210> t<Non_port_module_item> p<211> c<209> l<40:1> el<54:6>
n<> u<211> t<Module_item> p<214> c<210> s<213> l<40:1> el<54:6>
n<bad_test> u<212> t<StringConst> p<214> l<57:13> el<57:21>
n<> u<213> t<Endmodule> p<214> s<212> l<57:1> el<57:10>
n<> u<214> t<Module_declaration> p<215> c<76> l<23:1> el<57:21>
n<> u<215> t<Description> p<268> c<214> s<267> l<23:1> el<57:21>
n<module> u<216> t<Module_keyword> p<220> s<217> l<60:1> el<60:7>
n<block_tb> u<217> t<StringConst> p<220> s<219> l<60:8> el<60:16>
n<> u<218> t<Port> p<219> l<60:18> el<60:18>
n<> u<219> t<List_of_ports> p<220> c<218> l<60:17> el<60:19>
n<> u<220> t<Module_nonansi_header> p<266> c<216> s<237> l<60:1> el<60:20>
n<> u<221> t<IntVec_TypeReg> p<222> l<61:2> el<61:5>
n<> u<222> t<Data_type> p<230> c<221> s<229> l<61:2> el<61:5>
n<a> u<223> t<StringConst> p<228> s<227> l<61:6> el<61:7>
n<0> u<224> t<IntConst> p<225> l<61:10> el<61:11>
n<> u<225> t<Primary_literal> p<226> c<224> l<61:10> el<61:11>
n<> u<226> t<Primary> p<227> c<225> l<61:10> el<61:11>
n<> u<227> t<Expression> p<228> c<226> l<61:10> el<61:11>
n<> u<228> t<Variable_decl_assignment> p<229> c<223> l<61:6> el<61:11>
n<> u<229> t<List_of_variable_decl_assignments> p<230> c<228> l<61:6> el<61:11>
n<> u<230> t<Variable_declaration> p<231> c<222> l<61:2> el<61:12>
n<> u<231> t<Data_declaration> p<232> c<230> l<61:2> el<61:12>
n<> u<232> t<Package_or_generate_item_declaration> p<233> c<231> l<61:2> el<61:12>
n<> u<233> t<Module_or_generate_item_declaration> p<234> c<232> l<61:2> el<61:12>
n<> u<234> t<Module_common_item> p<235> c<233> l<61:2> el<61:12>
n<> u<235> t<Module_or_generate_item> p<236> c<234> l<61:2> el<61:12>
n<> u<236> t<Non_port_module_item> p<237> c<235> l<61:2> el<61:12>
n<> u<237> t<Module_item> p<266> c<236> s<264> l<61:2> el<61:12>
n<name1> u<238> t<StringConst> p<258> s<257> l<63:10> el<63:15>
n<a> u<239> t<StringConst> p<240> l<64:4> el<64:5>
n<> u<240> t<Ps_or_hierarchical_identifier> p<243> c<239> s<242> l<64:4> el<64:5>
n<> u<241> t<Bit_select> p<242> l<64:6> el<64:6>
n<> u<242> t<Select> p<243> c<241> l<64:6> el<64:6>
n<> u<243> t<Variable_lvalue> p<249> c<240> s<244> l<64:4> el<64:5>
n<> u<244> t<AssignOp_Assign> p<249> s<248> l<64:6> el<64:7>
n<1> u<245> t<IntConst> p<246> l<64:8> el<64:9>
n<> u<246> t<Primary_literal> p<247> c<245> l<64:8> el<64:9>
n<> u<247> t<Primary> p<248> c<246> l<64:8> el<64:9>
n<> u<248> t<Expression> p<249> c<247> l<64:8> el<64:9>
n<> u<249> t<Operator_assignment> p<250> c<243> l<64:4> el<64:9>
n<> u<250> t<Blocking_assignment> p<251> c<249> l<64:4> el<64:9>
n<> u<251> t<Statement_item> p<252> c<250> l<64:4> el<64:10>
n<> u<252> t<Statement> p<253> c<251> l<64:4> el<64:10>
n<> u<253> t<Statement_or_null> p<256> c<252> s<254> l<64:4> el<64:10>
n<> u<254> t<Join_keyword> p<256> s<255> l<65:3> el<65:7>
n<name1> u<255> t<StringConst> p<256> l<65:9> el<65:14>
n<> u<256> t<Par_block> p<257> c<253> l<63:17> el<65:14>
n<> u<257> t<Statement_item> p<258> c<256> l<63:17> el<65:14>
n<> u<258> t<Statement> p<259> c<238> l<63:10> el<65:14>
n<> u<259> t<Statement_or_null> p<260> c<258> l<63:10> el<65:14>
n<> u<260> t<Initial_construct> p<261> c<259> l<62:2> el<65:14>
n<> u<261> t<Module_common_item> p<262> c<260> l<62:2> el<65:14>
n<> u<262> t<Module_or_generate_item> p<263> c<261> l<62:2> el<65:14>
n<> u<263> t<Non_port_module_item> p<264> c<262> l<62:2> el<65:14>
n<> u<264> t<Module_item> p<266> c<263> s<265> l<62:2> el<65:14>
n<> u<265> t<Endmodule> p<266> l<66:1> el<66:10>
n<> u<266> t<Module_declaration> p<267> c<220> l<60:1> el<66:10>
n<> u<267> t<Description> p<268> c<266> l<60:1> el<66:10>
n<> u<268> t<Source_text> p<269> c<7> l<1:1> el<66:10>
n<> u<269> t<Top_level_rule> c<1> l<1:1> el<67:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:1:1: No timescale set for "pack".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:7:1: No timescale set for "intf".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:12:1: No timescale set for "itf".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:14:3: No timescale set for "itf2".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:17:3: No timescale set for "itf3".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:23:1: No timescale set for "test".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:34:4: No timescale set for "sub".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:37:4: No timescale set for "sub2".

[WRN:PA0205] ${SURELOG_DIR}/tests/BadLabel/dut.sv:60:1: No timescale set for "block_tb".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/BadLabel/dut.sv:1:1: Compile package "pack".

[INF:CP0303] ${SURELOG_DIR}/tests/BadLabel/dut.sv:60:1: Compile module "work@block_tb".

[INF:CP0304] ${SURELOG_DIR}/tests/BadLabel/dut.sv:7:1: Compile interface "work@intf".

[INF:CP0304] ${SURELOG_DIR}/tests/BadLabel/dut.sv:12:1: Compile interface "work@itf".

[INF:CP0304] ${SURELOG_DIR}/tests/BadLabel/dut.sv:14:3: Compile interface "work@itf2".

[INF:CP0304] ${SURELOG_DIR}/tests/BadLabel/dut.sv:17:3: Compile interface "work@itf3".

[INF:CP0303] ${SURELOG_DIR}/tests/BadLabel/dut.sv:23:1: Compile module "work@test".

[INF:CP0303] ${SURELOG_DIR}/tests/BadLabel/dut.sv:34:4: Compile module "work@test::sub".

[INF:CP0303] ${SURELOG_DIR}/tests/BadLabel/dut.sv:37:4: Compile module "work@test::sub2".

[INF:CP0302] ${SURELOG_DIR}/tests/BadLabel/dut.sv:4:1: Compile class "work@c".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:1:1: Unmached label "pack",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:2:14: closing label "bad_pack".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:7:1: Unmached label "intf",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:8:1: closing label "bad_int".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:17:3: Unmached label "itf3",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:18:3: closing label "bad_itf3".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:23:1: Unmached label "test",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:57:13: closing label "bad_test".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:30:12: Unmached label "dummy_label",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:32:10: closing label "dummy_label_bad".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:42:11: Unmached label "n1",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:44:11: closing label "n2".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:46:4: Unmached label "",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:48:11: closing label "n2".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:37:4: Unmached label "sub2",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:38:16: closing label "bad_sub2".

[ERR:CP0341] ${SURELOG_DIR}/tests/BadLabel/dut.sv:4:1: Unmached label "c",
             ${SURELOG_DIR}/tests/BadLabel/dut.sv:5:12: closing label "bad_c".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/BadLabel/dut.sv:23:1: Top level module "work@test".

[NTE:EL0503] ${SURELOG_DIR}/tests/BadLabel/dut.sv:60:1: Top level module "work@block_tb".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                             1
attribute                                              6
begin                                                  1
bit_typespec                                           2
bit_var                                                1
class_defn                                             1
constant                                               9
cont_assign                                            2
design                                                 1
fork_stmt                                              1
func_call                                              3
if_stmt                                                1
initial                                                3
interface_inst                                         4
logic_net                                              4
logic_typespec                                         2
module_inst                                            8
named_begin                                            1
named_fork                                             3
operation                                              1
package                                                2
ref_obj                                                2
ref_typespec                                           5
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                             2
attribute                                              6
begin                                                  2
bit_typespec                                           2
bit_var                                                1
class_defn                                             1
constant                                               9
cont_assign                                            3
design                                                 1
fork_stmt                                              2
func_call                                              6
if_stmt                                                2
initial                                                6
interface_inst                                         4
logic_net                                              4
logic_typespec                                         2
module_inst                                            8
named_begin                                            2
named_fork                                             6
operation                                              2
package                                                2
ref_obj                                                4
ref_typespec                                           5
sys_func_call                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BadLabel/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BadLabel/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BadLabel/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiElaborated:1
|vpiName:work@test
|uhdmallPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:1:1, endln:2:22
  |vpiParent:
  \_design: (work@test)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
|uhdmtopPackages:
\_package: pack (pack::), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:1:1, endln:2:22
  |vpiParent:
  \_design: (work@test)
  |vpiName:pack
  |vpiFullName:pack::
  |vpiDefName:pack
  |vpiTop:1
|uhdmallClasses:
\_class_defn: (work@c), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:4:1, endln:5:17
  |vpiParent:
  \_design: (work@test)
  |vpiName:work@c
|uhdmallInterfaces:
\_interface_inst: work@intf (work@intf), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:7:1, endln:8:23
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@intf
  |vpiDefName:work@intf
|uhdmallInterfaces:
\_interface_inst: work@itf (work@itf), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:12:22, endln:20:13
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@itf
  |vpiAttribute:
  \_attribute: (test_interface), line:12:4, endln:12:18
    |vpiParent:
    \_interface_inst: work@itf (work@itf), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:12:22, endln:20:13
    |vpiName:test_interface
  |vpiDefName:work@itf
|uhdmallInterfaces:
\_interface_inst: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:14:25, endln:15:22
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@itf2
  |vpiAttribute:
  \_attribute: (test_interface2), line:14:6, endln:14:21
    |vpiParent:
    \_interface_inst: work@itf2 (work@itf2), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:14:25, endln:15:22
    |vpiName:test_interface2
  |vpiDefName:work@itf2
|uhdmallInterfaces:
\_interface_inst: work@itf3 (work@itf3), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:17:25, endln:18:26
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@itf3
  |vpiAttribute:
  \_attribute: (test_interface2), line:17:6, endln:17:21
    |vpiParent:
    \_interface_inst: work@itf3 (work@itf3), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:17:25, endln:18:26
    |vpiName:test_interface2
  |vpiDefName:work@itf3
|uhdmallModules:
\_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@block_tb
  |vpiDefName:work@block_tb
  |vpiNet:
  \_logic_net: (work@block_tb.a), line:61:6, endln:61:7
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:61:6, endln:61:7
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:61:2, endln:61:11
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:48
  |vpiProcess:
  \_initial: , line:62:2, endln:65:14
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
    |vpiStmt:
    \_named_fork: (work@block_tb.name1), line:63:17, endln:65:14
      |vpiParent:
      \_initial: , line:62:2, endln:65:14
      |vpiName:name1
      |vpiFullName:work@block_tb.name1
      |vpiStmt:
      \_assignment: , line:64:4, endln:64:9
        |vpiParent:
        \_named_fork: (work@block_tb.name1), line:63:17, endln:65:14
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:64:8, endln:64:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@block_tb.name1.a), line:64:4, endln:64:5
          |vpiParent:
          \_assignment: , line:64:4, endln:64:9
          |vpiName:a
          |vpiFullName:work@block_tb.name1.a
          |vpiActual:
          \_logic_net: (work@block_tb.a), line:61:6, endln:61:7
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
  |vpiParent:
  \_design: (work@test)
  |vpiFullName:work@test
  |vpiDefName:work@test
  |vpiNet:
  \_logic_net: (work@test.err), line:27:8, endln:27:11
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiTypespec:
    \_ref_typespec: (work@test.err)
      |vpiParent:
      \_logic_net: (work@test.err), line:27:8, endln:27:11
      |vpiFullName:work@test.err
      |vpiActual:
      \_bit_typespec: , line:27:4, endln:27:15
    |vpiName:err
    |vpiFullName:work@test.err
  |vpiProcess:
  \_initial: , line:29:4, endln:32:25
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiStmt:
    \_named_begin: (work@test.dummy_label), line:30:12, endln:30:23
      |vpiParent:
      \_initial: , line:29:4, endln:32:25
      |vpiName:dummy_label
      |vpiFullName:work@test.dummy_label
      |vpiStmt:
      \_if_stmt: , line:31:7, endln:31:36
        |vpiParent:
        \_named_begin: (work@test.dummy_label), line:30:12, endln:30:23
        |vpiCondition:
        \_operation: , line:31:11, endln:31:15
          |vpiParent:
          \_named_begin: (work@test.dummy_label), line:30:12, endln:30:23
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@test.dummy_label.err), line:31:12, endln:31:15
            |vpiParent:
            \_operation: , line:31:11, endln:31:15
            |vpiName:err
            |vpiFullName:work@test.dummy_label.err
            |vpiActual:
            \_logic_net: (work@test.err), line:27:8, endln:27:11
        |vpiStmt:
        \_sys_func_call: ($display), line:31:17, endln:31:35
          |vpiParent:
          \_if_stmt: , line:31:7, endln:31:36
          |vpiArgument:
          \_constant: , line:31:26, endln:31:34
            |vpiParent:
            \_sys_func_call: ($display), line:31:17, endln:31:35
            |vpiDecompile:"PASSED"
            |vpiSize:48
            |STRING:PASSED
            |vpiConstType:6
          |vpiName:$display
  |vpiProcess:
  \_initial: , line:40:1, endln:54:6
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiStmt:
    \_begin: (work@test), line:40:9, endln:54:6
      |vpiParent:
      \_initial: , line:40:1, endln:54:6
      |vpiFullName:work@test
      |vpiStmt:
      \_named_fork: (work@test.n1), line:42:4, endln:44:13
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiName:n1
        |vpiFullName:work@test.n1
        |vpiStmt:
        \_func_call: (print), line:43:6, endln:43:15
          |vpiParent:
          \_named_fork: (work@test.n1), line:42:4, endln:44:13
          |vpiArgument:
          \_constant: , line:43:12, endln:43:14
            |vpiParent:
            \_func_call: (print), line:43:6, endln:43:15
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
          |vpiName:print
      |vpiStmt:
      \_fork_stmt: (work@test), line:46:4, endln:48:13
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiFullName:work@test
        |vpiStmt:
        \_func_call: (print), line:47:6, endln:47:15
          |vpiParent:
          \_fork_stmt: (work@test), line:46:4, endln:48:13
          |vpiArgument:
          \_constant: , line:47:12, endln:47:14
            |vpiParent:
            \_func_call: (print), line:47:6, endln:47:15
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
          |vpiName:print
      |vpiStmt:
      \_named_fork: (work@test.n1), line:50:3, endln:52:7
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiName:n1
        |vpiFullName:work@test.n1
        |vpiStmt:
        \_func_call: (print), line:51:5, endln:51:14
          |vpiParent:
          \_named_fork: (work@test.n1), line:50:3, endln:52:7
          |vpiArgument:
          \_constant: , line:51:11, endln:51:13
            |vpiParent:
            \_func_call: (print), line:51:5, endln:51:14
            |vpiDecompile:""
            |STRING:
            |vpiConstType:6
          |vpiName:print
|uhdmallModules:
\_module_inst: work@test::sub (work@test::sub), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:34:4, endln:35:19
  |vpiParent:
  \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
  |vpiFullName:work@test::sub
  |vpiDefName:work@test::sub
|uhdmallModules:
\_module_inst: work@test::sub2 (work@test::sub2), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:37:4, endln:38:24
  |vpiParent:
  \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
  |vpiFullName:work@test::sub2
  |vpiDefName:work@test::sub2
|uhdmtopModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
  |vpiName:work@test
  |vpiVariables:
  \_bit_var: (work@test.err), line:27:8, endln:27:15
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiTypespec:
    \_ref_typespec: (work@test.err)
      |vpiParent:
      \_bit_var: (work@test.err), line:27:8, endln:27:15
      |vpiFullName:work@test.err
      |vpiActual:
      \_bit_typespec: , line:27:4, endln:27:7
    |vpiName:err
    |vpiFullName:work@test.err
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:27:14, endln:27:15
      |vpiParent:
      \_bit_var: (work@test.err), line:27:8, endln:27:15
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
  |vpiDefName:work@test
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:29:4, endln:32:25
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiStmt:
    \_named_begin: (work@test.dummy_label), line:30:12, endln:30:23
      |vpiParent:
      \_initial: , line:29:4, endln:32:25
      |vpiName:dummy_label
      |vpiFullName:work@test.dummy_label
      |vpiStmt:
      \_if_stmt: , line:31:7, endln:31:36
        |vpiParent:
        \_named_begin: (work@test.dummy_label), line:30:12, endln:30:23
        |vpiCondition:
        \_operation: , line:31:11, endln:31:15
          |vpiParent:
          \_if_stmt: , line:31:7, endln:31:36
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@test.dummy_label.err), line:31:12, endln:31:15
            |vpiParent:
            \_operation: , line:31:11, endln:31:15
            |vpiName:err
            |vpiFullName:work@test.dummy_label.err
            |vpiActual:
            \_bit_var: (work@test.err), line:27:8, endln:27:15
        |vpiStmt:
        \_sys_func_call: ($display), line:31:17, endln:31:35
          |vpiParent:
          \_if_stmt: , line:31:7, endln:31:36
          |vpiArgument:
          \_constant: , line:31:26, endln:31:34
          |vpiName:$display
  |vpiProcess:
  \_initial: , line:40:1, endln:54:6
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:23:1, endln:57:21
    |vpiStmt:
    \_begin: (work@test), line:40:9, endln:54:6
      |vpiParent:
      \_initial: , line:40:1, endln:54:6
      |vpiFullName:work@test
      |vpiStmt:
      \_named_fork: (work@test.n1), line:42:4, endln:44:13
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiName:n1
        |vpiFullName:work@test.n1
        |vpiStmt:
        \_func_call: (print), line:43:6, endln:43:15
          |vpiParent:
          \_named_fork: (work@test.n1), line:42:4, endln:44:13
          |vpiArgument:
          \_constant: , line:43:12, endln:43:14
          |vpiName:print
      |vpiStmt:
      \_fork_stmt: (work@test), line:46:4, endln:48:13
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiFullName:work@test
        |vpiStmt:
        \_func_call: (print), line:47:6, endln:47:15
          |vpiParent:
          \_fork_stmt: (work@test), line:46:4, endln:48:13
          |vpiArgument:
          \_constant: , line:47:12, endln:47:14
          |vpiName:print
      |vpiStmt:
      \_named_fork: (work@test.n1), line:50:3, endln:52:7
        |vpiParent:
        \_begin: (work@test), line:40:9, endln:54:6
        |vpiName:n1
        |vpiFullName:work@test.n1
        |vpiStmt:
        \_func_call: (print), line:51:5, endln:51:14
          |vpiParent:
          \_named_fork: (work@test.n1), line:50:3, endln:52:7
          |vpiArgument:
          \_constant: , line:51:11, endln:51:13
          |vpiName:print
|uhdmtopModules:
\_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
  |vpiName:work@block_tb
  |vpiDefName:work@block_tb
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:61:2, endln:61:5
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:48
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:62:2, endln:65:14
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
    |vpiStmt:
    \_named_fork: (work@block_tb.name1), line:63:17, endln:65:14
      |vpiParent:
      \_initial: , line:62:2, endln:65:14
      |vpiName:name1
      |vpiFullName:work@block_tb.name1
      |vpiStmt:
      \_assignment: , line:64:4, endln:64:9
        |vpiParent:
        \_named_fork: (work@block_tb.name1), line:63:17, endln:65:14
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:64:8, endln:64:9
        |vpiLhs:
        \_ref_obj: (work@block_tb.name1.a), line:64:4, endln:64:5
          |vpiParent:
          \_assignment: , line:64:4, endln:64:9
          |vpiName:a
          |vpiFullName:work@block_tb.name1.a
          |vpiActual:
          \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
  |vpiContAssign:
  \_cont_assign: , line:61:6, endln:61:7
    |vpiParent:
    \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_constant: , line:61:10, endln:61:11
      |vpiParent:
      \_cont_assign: , line:61:6, endln:61:7
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
\_weaklyReferenced:
\_bit_typespec: , line:27:4, endln:27:7
  |vpiParent:
  \_bit_var: (work@test.err), line:27:8, endln:27:15
\_logic_typespec: , line:61:2, endln:61:5
\_logic_typespec: , line:61:2, endln:61:11
\_bit_typespec: , line:27:4, endln:27:15
\_cont_assign: , line:61:6, endln:61:7
  |vpiParent:
  \_module_inst: work@block_tb (work@block_tb), file:${SURELOG_DIR}/tests/BadLabel/dut.sv, line:60:1, endln:66:10
  |vpiNetDeclAssign:1
  |vpiRhs:
  \_constant: , line:61:10, endln:61:11
  |vpiLhs:
  \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
    |vpiParent:
    \_cont_assign: , line:61:6, endln:61:7
    |vpiTypespec:
    \_ref_typespec: (work@block_tb.a)
      |vpiParent:
      \_logic_net: (work@block_tb.a), line:61:6, endln:61:11
      |vpiFullName:work@block_tb.a
      |vpiActual:
      \_logic_typespec: , line:61:2, endln:61:5
    |vpiName:a
    |vpiFullName:work@block_tb.a
    |vpiNetType:48
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 9
[WARNING] : 9
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/BadLabel/dut.sv | ${SURELOG_DIR}/build/regression/BadLabel/roundtrip/dut_000.sv | 18 | 66 |