#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar 18 15:39:10 2020
# Process ID: 8976
# Current directory: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ADC_0_0/design_1_ADC_0_0.dcp' for cell 'design_1_i/ADC_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/design_1_Controler_0_0.dcp' for cell 'design_1_i/Controler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/design_1_SwitchCOntroller_0_0.dcp' for cell 'design_1_i/SwitchCOntroller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/design_1_ab2alphabeta_0_0.dcp' for cell 'design_1_i/ab2alphabeta_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_0_0/design_1_datalimit_0_0.dcp' for cell 'design_1_i/datalimit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_1_0/design_1_datalimit_1_0.dcp' for cell 'design_1_i/datalimit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fix_clk_i_w_0_0/design_1_fix_clk_i_w_0_0.dcp' for cell 'design_1_i/fix_clk_i_w_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/design_1_input_ctrl_0_0.dcp' for cell 'design_1_i/input_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_protect_van_0_0/design_1_protect_van_0_0.dcp' for cell 'design_1_i/protect_van_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_srcClk_0_0/design_1_srcClk_0_0.dcp' for cell 'design_1_i/srcClk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_0_0/design_1_usample_0_0.dcp' for cell 'design_1_i/usample_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_1_0/design_1_usample_1_0.dcp' for cell 'design_1_i/usample_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_2_0/design_1_usample_2_0.dcp' for cell 'design_1_i/usample_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_3_0/design_1_usample_3_0.dcp' for cell 'design_1_i/usample_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_4_0/design_1_usample_4_0.dcp' for cell 'design_1_i/usample_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 2578 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1169.563 ; gain = 507.094
Finished Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Parsing XDC File [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/zybo_z7.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 104 instances

link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1177.316 ; gain = 951.039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1177.316 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "74c80b9dae3e4102".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1213.320 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 265c6e786

Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 1213.320 ; gain = 35.559
Implement Debug Cores | Checksum: 1e3239fb2

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14f9e4133

Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 1214.199 ; gain = 36.438

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 162 cells.
Phase 3 Constant propagation | Checksum: 10e121f86

Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1214.199 ; gain = 36.438

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 10984 unconnected nets.
INFO: [Opt 31-11] Eliminated 12 unconnected cells.
Phase 4 Sweep | Checksum: 168dbf07a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 1214.199 ; gain = 36.438

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 168dbf07a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.199 ; gain = 36.438

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1214.199 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 168dbf07a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1214.199 ; gain = 36.438

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 190758d6b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1431.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 190758d6b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1431.555 ; gain = 217.355
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1431.555 ; gain = 254.238
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1431.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1431.555 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1431.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 149613605

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 238142ddf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 238142ddf

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1431.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 238142ddf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1dd5109e6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dd5109e6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ddb47366

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1160fed39

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1160fed39

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 117e94812

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19f612257

Time (s): cpu = 00:01:10 ; elapsed = 00:00:54 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16119d561

Time (s): cpu = 00:01:11 ; elapsed = 00:00:56 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16119d561

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1431.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16119d561

Time (s): cpu = 00:01:12 ; elapsed = 00:00:56 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.943. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 180c9bf68

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 1431.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 180c9bf68

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180c9bf68

Time (s): cpu = 00:01:29 ; elapsed = 00:01:08 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180c9bf68

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e18cdaae

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e18cdaae

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.555 ; gain = 0.000
Ending Placer Task | Checksum: f76900b5

Time (s): cpu = 00:01:30 ; elapsed = 00:01:09 . Memory (MB): peak = 1431.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:12 . Memory (MB): peak = 1431.555 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1431.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.555 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1431.555 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1431.555 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1431.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6c37e23e ConstDB: 0 ShapeSum: 8b311e77 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c96e41ce

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c96e41ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c96e41ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1431.555 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c96e41ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1431.555 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 100c92d1e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:48 . Memory (MB): peak = 1467.527 ; gain = 35.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.962  | TNS=0.000  | WHS=-0.269 | THS=-295.343|

Phase 2 Router Initialization | Checksum: 124f7835a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a9c0734c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1558
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12e18eb76

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1510.520 ; gain = 78.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a357b3fe

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: e9e91a57

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: aee92667

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965
Phase 4 Rip-up And Reroute | Checksum: aee92667

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: aee92667

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: aee92667

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965
Phase 5 Delay and Skew Optimization | Checksum: aee92667

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 168c64971

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.520 ; gain = 78.965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.489  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1440552e2

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.520 ; gain = 78.965
Phase 6 Post Hold Fix | Checksum: 1440552e2

Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.46976 %
  Global Horizontal Routing Utilization  = 9.38016 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 751d95eb

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 751d95eb

Time (s): cpu = 00:01:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 301702bc

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.520 ; gain = 78.965

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.489  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 301702bc

Time (s): cpu = 00:01:43 ; elapsed = 00:01:10 . Memory (MB): peak = 1510.520 ; gain = 78.965
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:45 ; elapsed = 00:01:11 . Memory (MB): peak = 1510.520 ; gain = 78.965

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 1510.520 ; gain = 78.965
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1510.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1510.520 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.520 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/linh9/Desktop/src_dk_lockalman/dc11m/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.285 ; gain = 25.766
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1550.988 ; gain = 14.703
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.977 ; gain = 45.988
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 15:44:39 2020...
