/*****************************************************************************
 *
 * 
 * Copyright 2016 - 2019 CHENGDU HAIGUANG IC DESIGN CO., LTD. All Rights Reserved.
 * 
 * HYGON is granting you permission to use this software (the Materials)
 * pursuant to the terms and conditions of your Software License Agreement
 * with HYGON.  This header does *NOT* give you permission to use the Materials
 * or any rights under HYGON's intellectual property.  Your use of any portion
 * of these Materials shall constitute your acceptance of those terms and
 * conditions.  If you do not agree to the terms and conditions of the Software
 * License Agreement, please do not use any portion of these Materials.
 * 
 * CONFIDENTIALITY:  The Materials and all other information, identified as
 * confidential and provided to you by HYGON shall be kept confidential in
 * accordance with the terms and conditions of the Software License Agreement.
 * 
 * LIMITATION OF LIABILITY: THE MATERIALS AND ANY OTHER RELATED INFORMATION
 * PROVIDED TO YOU BY HYGON ARE PROVIDED "AS IS" WITHOUT ANY EXPRESS OR IMPLIED
 * WARRANTY OF ANY KIND, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
 * MERCHANTABILITY, NONINFRINGEMENT, TITLE, FITNESS FOR ANY PARTICULAR PURPOSE,
 * OR WARRANTIES ARISING FROM CONDUCT, COURSE OF DEALING, OR USAGE OF TRADE.
 * IN NO EVENT SHALL HYGON OR ITS LICENSORS BE LIABLE FOR ANY DAMAGES WHATSOEVER
 * (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS
 * INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF HYGON'S NEGLIGENCE,
 * GROSS NEGLIGENCE, THE USE OF OR INABILITY TO USE THE MATERIALS OR ANY OTHER
 * RELATED INFORMATION PROVIDED TO YOU BY HYGON, EVEN IF HYGON HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES.  BECAUSE SOME JURISDICTIONS PROHIBIT THE
 * EXCLUSION OR LIMITATION OF LIABILITY FOR CONSEQUENTIAL OR INCIDENTAL DAMAGES,
 * THE ABOVE LIMITATION MAY NOT APPLY TO YOU.
 * 
 * HYGON does not assume any responsibility for any errors which may appear in
 * the Materials or any other related information provided to you by HYGON, or
 * result from use of the Materials or any related information.
 * 
 * You agree that you will not reverse engineer or decompile the Materials.
 * 
 * NO SUPPORT OBLIGATION: HYGON is not obligated to furnish, support, or make any
 * further information, software, technical information, know-how, or show-how
 * available to you.  Additionally, HYGON retains the right to modify the
 * Materials at any time, without notice, and is not obligated to provide such
 * modified Materials to you.
 * 
 * AMD GRANT HYGON DECLARATION: ADVANCED MICRO DEVICES, INC.(AMD) granted HYGON has
 * the right to redistribute HYGON's Agesa version to BIOS Vendors and HYGON has
 * the right to make the modified version available for use with HYGON's PRODUCT.
 *
 ***************************************************************************/


#ifndef _AMD_CBS_VARIABLE_H_
#define _AMD_CBS_VARIABLE_H_

#pragma pack(push,1)

typedef struct _CBS_CONFIG {
  UINT8         CbsComboFlag;                                     ///< Combo CBS
  UINT8         CbsCpuGeneration;                                 ///< CPU Generation
  UINT8         CbsCmnCpuGenWA05;                                 ///< RedirectForReturnDis
  UINT8         CbsCmnCpuL2TlbWayAlloc;                           ///< L2 TLB Associativity
  UINT8         CbsCmnCpuPfeh;                                    ///< Platform First Error Handling
  UINT8         CbsCmnCpuCpb;                                     ///< Core Performance Boost
  UINT8         CbsCmnCpuEnIbs;                                   ///< Enable IBS
  UINT8         CbsCmnCpuGlobalCstateCtrl;                        ///< Global C-state Control
  UINT8         CbsCmnCpuOpcacheCtrl;                             ///< Opcache Control
  UINT8         CbsCmnCpuOcMode;                                  ///< OC Mode
  UINT32        CbsCmnCpuSevAsidSpaceLimit;                       ///< SEV-ES ASID Space Limit
  UINT8         CbsCmnCpuStreamingStoresCtrl;                     ///< Streaming Stores Control
  UINT8         CbsCpuLegalDisclaimer;                            ///< Custom Core Pstates Legal Disclaimer
  UINT8         CbsCpuLegalDisclaimer1;                           ///< Custom Core Pstates Legal Disclaimer 1
  UINT8         CbsCpuPstCustomP0;                                ///< Custom Pstate0
  UINT32        CbsCpuCofP0;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP0;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst0Fid;                                    ///<   Pstate0 FID
  UINT8         CbsCpuPst0Did;                                    ///<   Pstate0 DID
  UINT8         CbsCpuPst0Vid;                                    ///<   Pstate0 VID
  UINT8         CbsCpuPstCustomP1;                                ///< Custom Pstate1
  UINT32        CbsCpuCofP1;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP1;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst1Fid;                                    ///<   Pstate1 FID
  UINT8         CbsCpuPst1Did;                                    ///<   Pstate1 DID
  UINT8         CbsCpuPst1Vid;                                    ///<   Pstate1 VID
  UINT8         CbsCpuPstCustomP2;                                ///< Custom Pstate2
  UINT32        CbsCpuCofP2;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP2;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst2Fid;                                    ///<   Pstate2 FID
  UINT8         CbsCpuPst2Did;                                    ///<   Pstate2 DID
  UINT8         CbsCpuPst2Vid;                                    ///<   Pstate2 VID
  UINT8         CbsCpuPstCustomP3;                                ///< Custom Pstate3
  UINT32        CbsCpuCofP3;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP3;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst3Fid;                                    ///<   Pstate3 FID
  UINT8         CbsCpuPst3Did;                                    ///<   Pstate3 DID
  UINT8         CbsCpuPst3Vid;                                    ///<   Pstate3 VID
  UINT8         CbsCpuPstCustomP4;                                ///< Custom Pstate4
  UINT32        CbsCpuCofP4;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP4;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst4Fid;                                    ///<   Pstate4 FID
  UINT8         CbsCpuPst4Did;                                    ///<   Pstate4 DID
  UINT8         CbsCpuPst4Vid;                                    ///<   Pstate4 VID
  UINT8         CbsCpuPstCustomP5;                                ///< Custom Pstate5
  UINT32        CbsCpuCofP5;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP5;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst5Fid;                                    ///<   Pstate5 FID
  UINT8         CbsCpuPst5Did;                                    ///<   Pstate5 DID
  UINT8         CbsCpuPst5Vid;                                    ///<   Pstate5 VID
  UINT8         CbsCpuPstCustomP6;                                ///< Custom Pstate6
  UINT32        CbsCpuCofP6;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP6;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst6Fid;                                    ///<   Pstate6 FID
  UINT8         CbsCpuPst6Did;                                    ///<   Pstate6 DID
  UINT8         CbsCpuPst6Vid;                                    ///<   Pstate6 VID
  UINT8         CbsCpuPstCustomP7;                                ///< Custom Pstate7
  UINT32        CbsCpuCofP7;                                      ///<   Frequency (MHz)
  UINT32        CbsCpuVoltageP7;                                  ///<   Voltage (uV)
  UINT8         CbsCpuPst7Fid;                                    ///<   Pstate7 FID
  UINT8         CbsCpuPst7Did;                                    ///<   Pstate7 DID
  UINT8         CbsCpuPst7Vid;                                    ///<   Pstate7 VID
  UINT8         CbsCpuCoreThreadLegalDisclaimer;                  ///< Core/Thread Enablement Legal Disclaimer
  UINT8         CbsCmnCpuGenDowncoreCtrl;                         ///< Downcore control
  UINT8         CbsCmnCpuL1StreamHwPrefetcher;                    ///< L1 Stream HW Prefetcher
  UINT8         CbsCmnCpuL2StreamHwPrefetcher;                    ///< L2 Stream HW Prefetcher
  UINT8         CbsDfCmnDramScrubTime;                            ///< DRAM scrub time
  UINT8         CbsDfCmnRedirScrubCtrl;                           ///< Redirect scrubber control
  UINT8         CbsDfCmnSyncFloodProp;                            ///< Disable DF sync flood propagation
  UINT8         CbsDfCmnFreezeQueueError;                         ///< Freeze DF module queues on error
  UINT8         CbsDfCmnGmiEncryption;                            ///< GMI encryption control
  UINT8         CbsDfCmnXGmiEncryption;                           ///< xGMI encryption control
  UINT8         CbsDfCmnCc6MemEncryption;                         ///< CC6 memory region encryption
  UINT8         CbsDfCmnCc6AllocationScheme;                      ///< Location of private memory regions
  UINT8         CbsDfCmnSysProbeFilter;                           ///< System probe filter
  UINT8         CbsDfCmnMemIntlv;                                 ///< Memory interleaving
  UINT8         CbsDfCmnMemIntlvSize;                             ///< Memory interleaving size
  UINT8         CbsDfCmnChnlIntlvHash;                            ///< Channel interleaving hash
  UINT8         CbsDfCmnMemClear;                                 ///< Memory Clear
  UINT8         CbsCmnMemTimingLegalDisclaimer;                   ///< DRAM Timing Configuration Legal Disclaimer
  UINT8         CbsCmnMemTimingLegalDisclaimer1;                  ///< DRAM Timing Configuration Legal Disclaimer 1
  UINT8         CbsCmnMemOverclockDdr4;                           ///< Overclock
  UINT8         CbsCmnMemSpeedDdr4;                               ///< Memory Clock Speed
  UINT8         CbsCmnMemTimingTclDdr4;                           ///< Tcl
  UINT8         CbsCmnMemTimingTrcdrdDdr4;                        ///< Trcdrd
  UINT8         CbsCmnMemTimingTrcdwrDdr4;                        ///< Trcdwr
  UINT8         CbsCmnMemTimingTrpDdr4;                           ///< Trp
  UINT8         CbsCmnMemTimingTrasDdr4;                          ///< Tras
  UINT8         CbsCmnMemTimingTrcCtrlDdr4;                       ///< Trc Ctrl
  UINT8         CbsCmnMemTimingTrcDdr4;                           ///< Trc
  UINT8         CbsCmnMemTimingTrrdSDdr4;                         ///< TrrdS
  UINT8         CbsCmnMemTimingTrrdLDdr4;                         ///< TrrdL
  UINT8         CbsCmnMemTimingTfawCtrlDdr4;                      ///< Tfaw Ctrl
  UINT8         CbsCmnMemTimingTfawDdr4;                          ///< Tfaw
  UINT8         CbsCmnMemTimingTwtrSDdr4;                         ///< TwtrS
  UINT8         CbsCmnMemTimingTwtrLDdr4;                         ///< TwtrL
  UINT8         CbsCmnMemTimingTwrCtrlDdr4;                       ///< Twr Ctrl
  UINT8         CbsCmnMemTimingTwrDdr4;                           ///< Twr
  UINT8         CbsCmnMemTimingTrcpageCtrlDdr4;                   ///< Trcpage Ctrl
  UINT16        CbsCmnMemTimingTrcpageDdr4;                       ///< Trcpage
  UINT8         CbsCmnMemTimingTrdrdScLCtrlDdr4;                  ///< TrdrdScL Ctrl
  UINT8         CbsCmnMemTimingTrdrdScLDdr4;                      ///< TrdrdScL
  UINT8         CbsCmnMemTimingTwrwrScLCtrlDdr4;                  ///< TwrwrScL Ctrl
  UINT8         CbsCmnMemTimingTwrwrScLDdr4;                      ///< TwrwrScL
  UINT8         CbsCmnMemTimingTrfcCtrlDdr4;                      ///< Trfc Ctrl
  UINT16        CbsCmnMemTimingTrfcDdr4;                          ///< Trfc
  UINT8         CbsCmnMemTimingTrfc2CtrlDdr4;                     ///< Trfc2 Ctrl
  UINT16        CbsCmnMemTimingTrfc2Ddr4;                         ///< Trfc2
  UINT8         CbsCmnMemTimingTrfc4CtrlDdr4;                     ///< Trfc4 Ctrl
  UINT16        CbsCmnMemTimingTrfc4Ddr4;                         ///< Trfc4
  UINT8         CbsCmnMemCtrllerProcOdtDdr4;                      ///< ProcODT
  UINT8         CbsCmnMemTimingTcwlDdr4;                          ///< Tcwl
  UINT8         CbsCmnMemTimingTrtpDdr4;                          ///< Trtp
  UINT8         CbsCmnMemTimingTrdwrDdr4;                         ///< Trdwr
  UINT8         CbsCmnMemTimingTwrrdDdr4;                         ///< Twrrd
  UINT8         CbsCmnMemTimingTwrwrScDdr4;                       ///< TwrwrSc
  UINT8         CbsCmnMemTimingTwrwrSdDdr4;                       ///< TwrwrSd
  UINT8         CbsCmnMemTimingTwrwrDdDdr4;                       ///< TwrwrDd
  UINT8         CbsCmnMemTimingTrdrdScDdr4;                       ///< TrdrdSc
  UINT8         CbsCmnMemTimingTrdrdSdDdr4;                       ///< TrdrdSd
  UINT8         CbsCmnMemTimingTrdrdDdDdr4;                       ///< TrdrdDd
  UINT8         CbsCmnMemTimingTckeDdr4;                          ///< Tcke
  UINT8         CbsCmnMemCtrller2TModeDdr4;                       ///< Cmd2T
  UINT8         CbsCmnMemGearDownModeDdr4;                        ///< Gear Down Mode
  UINT8         CbsCmnMemCtrllerAutoRefreshRateDdr4;              ///< Auto Refresh Rate
  UINT8         CbsCmnMemCtrllerPwrDnEnDdr4;                      ///< Power Down Enable
  UINT8         CbsCmnMemDataBusConfigCtlDdr4;                    ///< Data Bus Configuration User Controls
  UINT8         CbsCmnMemCtrllerRttNomDdr4;                       ///< RttNom
  UINT8         CbsCmnMemCtrllerRttWrDdr4;                        ///< RttWr
  UINT8         CbsCmnMemCtrllerRttParkDdr4;                      ///< RttPark
  UINT8         CbsCmnMemDataPoisoningDdr4;                       ///< Data Poisoning
  UINT8         CbsCmnMemCtrllerDramEccSymbolSizeDdr4;            ///< DRAM ECC Symbol Size
  UINT8         CbsCmnMemCtrllerDramEccEnDdr4;                    ///< DRAM ECC Enable
  UINT8         CbsDbgMemCtrllerWrCrcEnDdr4;                      ///< Write CRC Enable
  UINT8         CbsDbgMemWriteCrcRetryDdr4;                       ///> Writr CRC Retry
  UINT8         CbsDbgMemWriteCrcErrorMaxReplayDdr4;              ///> Writr CRC Error Max Replay
  UINT8         CbsCmnMemTsmeDdr4;                                ///< TSME
  UINT8         CbsCmnMemCtrllerDataScrambleDdr4;                 ///< Data Scramble
  UINT8         CbsCmnMemMappingBankInterleaveDdr4;               ///< Chipselect Interleaving
  UINT8         CbsCmnMemCtrllerBankGroupSwapDdr4;                ///< BankGroupSwap
  UINT8         CbsCmnMemCtrllerBankGroupSwapAltDdr4;             ///< BankGroupSwapAlt
  UINT8         CbsCmnMemAddressHashBankDdr4;                     ///< Address Hash Bank
  UINT8         CbsCmnMemAddressHashCsDdr4;                       ///< Address Hash CS
  UINT8         CbsCmnMemMbistEn;                                 ///< MBIST Enable
  UINT8         CbsCmnMemMbistTestmode;                           ///< MBIST Test Mode
  UINT8         CbsCmnMemMbistAggressors;                         ///< MBIST Aggressors
  UINT8         CbsCmnMemMbistPerBitSlaveDieReport;               ///< MBIST Per Bit Slave Die Reporting
  UINT8         CbsCmnGnbSMUSystemConfig;                         ///< System Configuration
  UINT8         CbsDbgPoisonConsumption;                          ///< NBIO Internal Poison Consumption
  UINT8         CbsDbgRASControl;                                 ///< NBIO RAS Control
  UINT8         CbsCmnDeterminismSlider;                          ///< Determinism Slider
  UINT8         CbsCmncTDPCtl;                                    ///< cTDP Control
  UINT32        CbsCmncTDPLimit;                                  ///< cTDP
  UINT8         CbsCmnNbioEfficiencyOptimizedMode;                ///< Efficiency Optimized Mode
  UINT8         CbsCmnNbioPSIDisable;                             ///< PSI
  UINT8         CbsDbgGnbDbgACSEnable;                            ///< ACS Enable
  UINT8         CbsGnbDbgPcieAriSupport;                          ///< PCIe ARI Support
  UINT8         CbsCmnCLDO_VDDPCtl;                               ///< CLDO_VDDP Control
  UINT32        CbsCmnCLDOVDDPvoltage;                            ///< CLDO_VDDP voltage
  UINT8         CbsCmnGnbHdAudioEn;                               ///< HD Audio Enable
  UINT8         CbsCfgPcieLoopbackMode;                           ///< Block PCIe Loopback
  UINT16        CbsCfgPcieCrsDelay;                               ///< CRS Delay
  UINT16        CbsCfgPcieCrsLimit;                               ///< CRS Limit
  UINT8         CbsCmnGnbNbIOMMU;                                 ///< IOMMU
  UINT8         CbsPcieSyncReset;                                 ///< Concurrent Training
  UINT8         CbsDbgFanCtl;                                     ///< Fan Control
  UINT8         CbsDbgForcePwmCtl;                                ///< Force PWM Control
  UINT8         CbsDbgForcePwm;                                   ///< Force PWM
  UINT8         CbsDbgFanTableCtl;                                ///< Fan Table Control
  UINT8         CbsDbgFanTableTempLow;                            ///< Low Temperature
  UINT8         CbsDbgFanTableTempMed;                            ///< Medium Temperature
  UINT8         CbsDbgFanTableTempHigh;                           ///< High Temperature
  UINT8         CbsDbgFanTableTempCritical;                       ///< Critical Temperature
  UINT8         CbsDbgFanTableTPwmLow;                            ///< Low Pwm
  UINT8         CbsDbgFanTablePwmMed;                             ///< Medium Pwm
  UINT8         CbsDbgFanTablePwmHigh;                            ///< High Pwm
  UINT8         CbsDbgFanTableHyst;                               ///< Temperature Hysteresis
  UINT8         CbsDbgFanTablePwmFreq;                            ///< Pwm Frequency
  UINT8         CbsDbgFanPolarity;                                ///< Fan Polarity
  UINT8         CbsCmnNbioLclkFreq;                               ///< NBIO LCLK
  UINT8         CbsCmnDisableSideband;                            ///< Ignore sideband
  UINT8         CbsCmnDisableL1wa;                                ///< Disable L1 w/a
  UINT8         CbsCmnDisableBridgeDis;                           ///< Disable BridgeDis
  UINT8         CbsCmnDisableIrqPoll;                             ///< Disable irq polling
  UINT8         CbsCmnIrqSetsBridgeDis;                           ///< IRQ sets BridgeDis
  UINT8         CbsPcieHotplugSupport;                            ///< PCIE hotplug support
  UINT8         CbsCmnFchSataEnable;                              ///< SATA Controller
  UINT8         CbsCmnFchSataClass;                               ///< SATA Mode
  UINT8         CbsCmnFchSataRasSupport;                          ///< Sata RAS Support
  UINT8         CbsCmnFchSataAhciDisPrefetchFunction;             ///< Sata Disabled AHCI Prefetch Function
  UINT8         CbsDbgFchSataAggresiveDevSlpP0;                   ///< Aggresive SATA Device Sleep Port 0
  UINT8         CbsDbgFchSataDevSlpPort0Num;                      ///< DevSleep0 Port Number
  UINT8         CbsDbgFchSataAggresiveDevSlpP1;                   ///< Aggresive SATA Device Sleep Port 1
  UINT8         CbsDbgFchSataDevSlpPort1Num;                      ///< DevSleep1 Port Number
  UINT8         CbsCmnFchUsbXHCI0Enable;                          ///< XHCI controller enable
  UINT8         CbsCmnFchUsbXHCI1Enable;                          ///< XHCI Controller1 enable (Die1)
  UINT8         CbsCmnFchUsbXHCI2Enable;                          ///< XHCI2 enable (MCM1/Die0)
  UINT8         CbsCmnFchUsbXHCI3Enable;                          ///< XHCI3 enable (MCM1/Die1)
  UINT8         CbsCmnFchSdConfig;                                ///< SD Configuration Mode
  UINT8         CbsCmnFchSystemPwrFailShadow;                     ///< Ac Loss Control
  UINT8         CbsCmnFchI2C0Config;                              ///< I2C 0 Enable
  UINT8         CbsCmnFchI2C1Config;                              ///< I2C 1 Enable
  UINT8         CbsCmnFchI2C2Config;                              ///< I2C 2 Enable
  UINT8         CbsCmnFchI2C3Config;                              ///< I2C 3 Enable
  UINT8         CbsCmnFchI2C4Config;                              ///< I2C 4 Enable
  UINT8         CbsCmnFchI2C5Config;                              ///< I2C 5 Enable
  UINT8         CbsCmnFchUart0Config;                             ///< Uart 0 Enable
  UINT8         CbsCmnFchUart0LegacyConfig;                       ///< Uart 0 Legacy Options
  UINT8         CbsCmnFchUart1Config;                             ///< Uart 1 Enable
  UINT8         CbsCmnFchUart1LegacyConfig;                       ///< Uart 1 Legacy Options
  UINT8         CbsCmnFchUart2Config;                             ///< Uart 2 Enable (no HW FC)
  UINT8         CbsCmnFchUart2LegacyConfig;                       ///< Uart 2 Legacy Options
  UINT8         CbsCmnFchUart3Config;                             ///< Uart 3 Enable (no HW FC)
  UINT8         CbsCmnFchUart3LegacyConfig;                       ///< Uart 3 Legacy Options
  UINT8         CbsCmnFchEspiConfig;                              ///< ESPI Enable
  UINT8         CbsCmnPTSataPortEnable;                           ///< PT SATA Port Enable
  UINT8         CbsCmnPTSataClass;                                ///< PT SATA Mode
  UINT8         CbsDbgPTSataAggresiveDevSlpP0;                    ///< PT Aggresive SATA Device Sleep Port 0
  UINT8         CbsDbgPTSataAggresiveDevSlpP1;                    ///< PT Aggresive SATA Device Sleep Port 1
  UINT8         CbsDbgPTXhciGen1;                                 ///< PT XHCI GEN1
  UINT8         CbsDbgPTXhciGen2;                                 ///< PT XHCI GEN2
  UINT8         CbsDbgPTUsbEqualization4;                         ///< PT USB Equalization4
  UINT8         CbsDbgPTUsbRedriver;                              ///< PT USB Redriver
  UINT8         CbsDbgPTUsb31P0;                                  ///< PT USB31 PORT0
  UINT8         CbsDbgPTUsb31P1;                                  ///< PT USB31 PORT1
  UINT8         CbsDbgPTUsb30P0;                                  ///< PT USB30 PORT0
  UINT8         CbsDbgPTUsb30P1;                                  ///< PT USB30 PORT1
  UINT8         CbsDbgPTUsb30P2;                                  ///< PT USB30 PORT2
  UINT8         CbsDbgPTUsb30P3;                                  ///< PT USB30 PORT3
  UINT8         CbsDbgPTUsb30P4;                                  ///< PT USB30 PORT4
  UINT8         CbsDbgPTUsb30P5;                                  ///< PT USB30 PORT5
  UINT8         CbsDbgPTUsb20P0;                                  ///< PT USB20 PORT0
  UINT8         CbsDbgPTUsb20P1;                                  ///< PT USB20 PORT1
  UINT8         CbsDbgPTUsb20P2;                                  ///< PT USB20 PORT2
  UINT8         CbsDbgPTUsb20P3;                                  ///< PT USB20 PORT3
  UINT8         CbsDbgPTUsb20P4;                                  ///< PT USB20 PORT4
  UINT8         CbsDbgPTUsb20P5;                                  ///< PT USB20 PORT5
  UINT8         CbsDbgPTProm2Usb31P0;                             ///< PT USB31 PORT0
  UINT8         CbsDbgPTProm2Usb31P1;                             ///< PT USB31 PORT1
  UINT8         CbsDbgPTProm2Usb30P0;                             ///< PT USB30 PORT0
  UINT8         CbsDbgPTProm2Usb30P1;                             ///< PT USB30 PORT1
  UINT8         CbsDbgPTProm2Usb20P0;                             ///< PT USB20 PORT0
  UINT8         CbsDbgPTProm2Usb20P1;                             ///< PT USB20 PORT1
  UINT8         CbsDbgPTProm2Usb20P2;                             ///< PT USB20 PORT2
  UINT8         CbsDbgPTProm2Usb20P3;                             ///< PT USB20 PORT3
  UINT8         CbsDbgPTProm2Usb20P4;                             ///< PT USB20 PORT4
  UINT8         CbsDbgPTProm2Usb20P5;                             ///< PT USB20 PORT5
  UINT8         CbsDbgPTProm1Usb31P0;                             ///< PT USB31 PORT0
  UINT8         CbsDbgPTProm1Usb31P1;                             ///< PT USB31 PORT1
  UINT8         CbsDbgPTProm1Usb30P0;                             ///< PT USB30 PORT0
  UINT8         CbsDbgPTProm1Usb20P0;                             ///< PT USB20 PORT0
  UINT8         CbsDbgPTProm1Usb20P1;                             ///< PT USB20 PORT1
  UINT8         CbsDbgPTProm1Usb20P2;                             ///< PT USB20 PORT2
  UINT8         CbsDbgPTProm1Usb20P3;                             ///< PT USB20 PORT3
  UINT8         CbsDbgPTProm1Usb20P4;                             ///< PT USB20 PORT4
  UINT8         CbsDbgPTProm1Usb20P5;                             ///< PT USB20 PORT5
  UINT8         CbsDbgSP3NtbEnable;                               ///< NTB Enable
  UINT8         CbsDbgSP3NtbLocation;                             ///< NTB Location
  UINT8         CbsDbgSP3NtbPCIeCore;                             ///< NTB active on PCIeCore
  UINT8         CbsDbgSP3NtbMode;                                 ///< NTB Mode
  UINT8         CbsDbgSP3NtbLinkSpeed;                            ///<   Link Speed
  UINT8         CbsDbgSP3NtbBAR1Window;                           ///< BAR1 winddow size
  UINT8         CbsDbgSP3NtbBAR23Window;                          ///< BAR23 winddow size
  UINT8         CbsDbgSP3NtbBAR45Window;                          ///< BAR45 winddow size
  UINT8         CbsCmnCpuRdseedRdrandCtrl;                        ///< Enable CPU RdseedRdrand Feature
  UINT8         CbsCmnCpuLoadUcodeCtrl;                           ///< Load Ucode patch>
  UINT8         CbsCmnCpuRdseedRdrandCap;                         ///
  UINT8         CbsCmnSmeeCtrl;                                   ///Enable/Disable SMEE
  UINT8         CbsCmnCpuSmeeCap;                                 ///CPU SMEE cap
  UINT8         CbsCmnSVMCtrl;                                    ///Enable/Disable SVM 
  UINT8         CbsCmnAvailableVqCount;  
  UINT8         CbsCmnCpuMcaErrThreshEn;                          ///< MCA error thresh enable
  UINT16        CbsCmnCpuMcaErrThreshCount;                       ///< MCA error thresh count
  UINT8         CbsCmnAvsCtrl;                                    ///< Enable/Disable AVS
  UINT8         CbsCmnCLDOVDDPvoltageE25PhyA;                     ///< CLDOVDDPvoltageE25PhyA
  UINT8         CbsCmnCLDOVDDPvoltageE25PhyB;                     ///< CLDOVDDPvoltageE25PhyB
  UINT8         CbsCmnCLDOVDDPvoltageDdrGmi;                      ///< CLDOVDDPvoltageDdrGmi
  UINT8         CbsCmnCLDOVDDPvoltageWaflGmi;                     ///< CLDOVDDPvoltageWaflGmi
  UINT8         CbsCmnSPISpeedCtrl;                               ///< SPISpeed
} CBS_CONFIG;

#pragma pack(pop)


#endif // _AMD_CBS_VARIABLE_H_
