// Seed: 4048947524
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input wor id_4
    , id_23,
    output supply0 id_5,
    output wire id_6,
    output wor id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply1 id_19,
    output tri id_20,
    output supply1 id_21
);
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3,
    input  tri1 id_4
);
  uwire id_6 = 1;
  module_0(
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4,
      id_3,
      id_2,
      id_0
  );
  assign id_2 = -id_4;
endmodule
