{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79988,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000124136,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.87984e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.65985e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.87984e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 10.0096,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 12,
	"finish__design__instance__area__class:timing_repair_buffer": 61.3088,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 38.7872,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 251.491,
	"finish__design__instance__count__class:multi_input_combinational_cell": 62,
	"finish__design__instance__area__class:multi_input_combinational_cell": 429.162,
	"finish__design__instance__count": 99,
	"finish__design__instance__area": 835.802,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.29817,
	"finish__clock__skew__setup": 0.00361046,
	"finish__clock__skew__hold": 0.00361046,
	"finish__timing__drv__max_slew_limit": 0.788069,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.872468,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000150153,
	"finish__power__switching__total": 4.83721e-05,
	"finish__power__leakage__total": 3.70875e-10,
	"finish__power__total": 0.000198526,
	"finish__design__io": 12,
	"finish__design__die__area": 5051.66,
	"finish__design__core__area": 4474.29,
	"finish__design__instance__count": 151,
	"finish__design__instance__area": 900.864,
	"finish__design__instance__count__stdcell": 151,
	"finish__design__instance__area__stdcell": 900.864,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.201342,
	"finish__design__instance__utilization__stdcell": 0.201342,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3576,
	"finish__design__sites:unithd": 3576,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}