15:30:08.427 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
14:32:01.651 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
18:30:07.381 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
18:30:13.849 INFO  - Updating .bit and .bmm files from XPS's export folder. 
18:30:36.824 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
18:30:36.824 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
16:31:15.555 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_gpio/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
16:31:18.360 INFO  - The hardware specification for project 'microblaze_hw_platform' is different from F:/Programs/Verilog/FPGA_Group/test_gpio/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
16:31:18.695 INFO  - Copied contents of F:/Programs/Verilog/FPGA_Group/test_gpio/microblaze/SDK/SDK_Export/hw/microblaze.xml into \microblaze_hw_platform\system.xml. 
16:31:18.728 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_gpio\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
16:31:18.749 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_gpio\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
16:31:19.204 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
16:31:24.650 INFO  - Updating hardware inferred compiler options for br0101_sdk. 
16:31:24.683 INFO  - Clearing existing target manager status. 
16:37:00.428 ERROR - Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
18:54:11.299 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
18:54:12.528 INFO  - The hardware specification for project 'microblaze_hw_platform' is different from F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
18:54:12.825 INFO  - Copied contents of F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml into \microblaze_hw_platform\system.xml. 
18:54:12.825 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
18:54:12.840 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
18:54:13.282 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
18:54:47.861 INFO  - Updating hardware inferred compiler options for br0101_sdk. 
18:54:47.903 INFO  - Clearing existing target manager status. 
18:54:52.800 INFO  - Workspace synchronized with the new hardware specification file. Cleaning dependent projects... 
18:58:16.773 ERROR - Unable to read in MSS file F:\Programs\Verilog\FPGA_Group\test_br0101\workspace\br0101_sdk_bsp\system.mss. 
19:01:18.848 ERROR - Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near  
19:31:44.546 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
10:28:56.199 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
10:34:13.833 INFO  - Saving repository preferences. 
10:34:13.833 INFO  - Reading in cores from local repositories: 
		 F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze 
10:34:13.927 INFO  - Updating libgen.options on all BSP projects. 
10:34:13.942 INFO  - Cleaning BSP projects in the workspace. 
10:35:38.383 INFO  - Saving repository preferences. 
10:43:51.925 INFO  - Saving repository preferences. 
10:43:51.940 INFO  - Reading in cores from local repositories: 
		 F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\drivers
		 F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze 
10:43:52.003 INFO  - Updating libgen.options on all BSP projects. 
10:43:52.018 INFO  - Cleaning BSP projects in the workspace. 
10:49:32.194 INFO  - Saving repository preferences. 
10:49:32.194 INFO  - Reading in cores from local repositories: 
		 F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze 
10:49:32.256 INFO  - Updating libgen.options on all BSP projects. 
10:49:32.256 INFO  - Cleaning BSP projects in the workspace. 
10:53:48.315 INFO  - Saving repository preferences. 
10:53:48.316 INFO  - Updating libgen.options on all BSP projects. 
10:53:48.321 INFO  - Cleaning BSP projects in the workspace. 
10:57:33.745 INFO  - Saving repository preferences. 
10:57:33.745 INFO  - Reading in cores from global repositories: 
		 C:\edk_user_repository 
10:57:33.760 INFO  - Updating libgen.options on all BSP projects. 
10:57:33.760 INFO  - Cleaning BSP projects in the workspace. 
11:03:34.445 INFO  - Saving repository preferences. 
11:03:34.566 INFO  - Reading in cores from global repositories: 
		 C:\edk_user_repository\DACLib 
11:03:34.578 INFO  - Updating libgen.options on all BSP projects. 
11:03:34.597 INFO  - Cleaning BSP projects in the workspace. 
11:41:28.961 INFO  - Saving repository preferences. 
11:41:28.977 INFO  - Updating libgen.options on all BSP projects. 
11:41:28.977 INFO  - Cleaning BSP projects in the workspace. 
11:47:03.965 INFO  - Saving repository preferences. 
11:47:03.965 INFO  - Reading in cores from global repositories: 
		 C:\edk_user_repository 
11:47:03.965 INFO  - Updating libgen.options on all BSP projects. 
11:47:03.980 INFO  - Cleaning BSP projects in the workspace. 
11:48:56.395 INFO  - Saving repository preferences. 
11:48:56.410 INFO  - Reading in cores from global repositories: 
		 C:\edk_user_repository\MyProcessorIPLib 
11:48:56.410 INFO  - Updating libgen.options on all BSP projects. 
11:48:56.410 INFO  - Cleaning BSP projects in the workspace. 
13:06:14.588 INFO  - Processing command line option -hwspec F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
13:06:17.410 INFO  - The hardware specification for project 'microblaze_hw_platform' is different from F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml. 
13:06:17.738 INFO  - Copied contents of F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/SDK/SDK_Export/hw/microblaze.xml into \microblaze_hw_platform\system.xml. 
13:06:17.738 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\microblaze_top.bit into \microblaze_hw_platform\system.bit. 
13:06:17.754 INFO  - Copied contents of F:\Programs\Verilog\FPGA_Group\test_br0101\microblaze\SDK\SDK_Export\hw\edkBmmFile_bd.bmm into \microblaze_hw_platform\system_bd.bmm. 
13:06:18.129 INFO  - Synchronizing projects in the workspace with the hardware platform specification changes. 
13:06:20.986 INFO  - Restoring global repository preferences: 
		 C:\edk_user_repository\MyProcessorIPLib 
13:06:22.490 INFO  - Updating hardware inferred compiler options for br0101_sdk. 
13:06:22.505 INFO  - Clearing existing target manager status. 
