Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,23
design__inferred_latch__count,0
design__instance__count,3392
design__instance__area,30556.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,31
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0019410079112276435
power__switching__total,0.0010231193155050278
power__leakage__total,3.145634153156607e-08
power__total,0.0029641587752848864
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.429289
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.429289
timing__hold__ws__corner:nom_tt_025C_1v80,0.308053
timing__setup__ws__corner:nom_tt_025C_1v80,12.482679
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308053
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,158
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,31
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.83437
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.83437
timing__hold__ws__corner:nom_ss_100C_1v60,0.839318
timing__setup__ws__corner:nom_ss_100C_1v60,8.407468
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.839318
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.407468
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,31
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.277993
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.277993
timing__hold__ws__corner:nom_ff_n40C_1v95,0.109744
timing__setup__ws__corner:nom_ff_n40C_1v95,13.635362
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.109744
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,173
design__max_fanout_violation__count,31
design__max_cap_violation__count,2
clock__skew__worst_hold,0.849163
clock__skew__worst_setup,0.272836
timing__hold__ws,0.109359
timing__setup__ws,7.923663
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109359
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.923663
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3392
design__instance__area__stdcell,30556.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.89203
design__instance__utilization__stdcell,0.89203
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,84729.3
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,295
antenna__violating__nets,15
antenna__violating__pins,17
route__antenna_violation__count,15
route__net,2955
route__net__special,2
route__drc_errors__iter:1,4550
route__wirelength__iter:1,103830
route__drc_errors__iter:2,2145
route__wirelength__iter:2,101775
route__drc_errors__iter:3,2001
route__wirelength__iter:3,101306
route__drc_errors__iter:4,1048
route__wirelength__iter:4,101244
route__drc_errors__iter:5,559
route__wirelength__iter:5,101144
route__drc_errors__iter:6,402
route__wirelength__iter:6,101052
route__drc_errors__iter:7,300
route__wirelength__iter:7,101078
route__drc_errors__iter:8,150
route__wirelength__iter:8,101109
route__drc_errors__iter:9,139
route__wirelength__iter:9,101087
route__drc_errors__iter:10,122
route__wirelength__iter:10,101094
route__drc_errors__iter:11,114
route__wirelength__iter:11,101095
route__drc_errors__iter:12,114
route__wirelength__iter:12,101095
route__drc_errors__iter:13,30
route__wirelength__iter:13,101145
route__drc_errors__iter:14,23
route__wirelength__iter:14,101139
route__drc_errors__iter:15,21
route__wirelength__iter:15,101139
route__drc_errors__iter:16,21
route__wirelength__iter:16,101139
route__drc_errors__iter:17,21
route__wirelength__iter:17,101139
route__drc_errors__iter:18,21
route__wirelength__iter:18,101139
route__drc_errors__iter:19,21
route__wirelength__iter:19,101139
route__drc_errors__iter:20,16
route__wirelength__iter:20,101175
route__drc_errors__iter:21,16
route__wirelength__iter:21,101175
route__drc_errors__iter:22,8
route__wirelength__iter:22,101221
route__drc_errors__iter:23,0
route__wirelength__iter:23,101219
route__drc_errors,0
route__wirelength,101219
route__vias,25069
route__vias__singlecut,25069
route__vias__multicut,0
design__disconnected_pin__count,14
design__critical_disconnected_pin__count,0
route__wirelength__max,425.89
timing__unannotated_net__count__corner:nom_tt_025C_1v80,26
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,26
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,26
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,7
design__max_fanout_violation__count__corner:min_tt_025C_1v80,31
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.422475
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.422475
timing__hold__ws__corner:min_tt_025C_1v80,0.303727
timing__setup__ws__corner:min_tt_025C_1v80,12.713013
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.303727
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,26
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,93
design__max_fanout_violation__count__corner:min_ss_100C_1v60,31
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.82266
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.82266
timing__hold__ws__corner:min_ss_100C_1v60,0.831988
timing__setup__ws__corner:min_ss_100C_1v60,8.972501
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.831988
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,8.972501
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,26
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,31
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.272836
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.272836
timing__hold__ws__corner:min_ff_n40C_1v95,0.109359
timing__setup__ws__corner:min_ff_n40C_1v95,13.767067
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109359
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,26
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,13
design__max_fanout_violation__count__corner:max_tt_025C_1v80,31
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.437866
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.437866
timing__hold__ws__corner:max_tt_025C_1v80,0.312664
timing__setup__ws__corner:max_tt_025C_1v80,12.282813
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.312664
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,26
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,173
design__max_fanout_violation__count__corner:max_ss_100C_1v60,31
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.849163
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.849163
timing__hold__ws__corner:max_ss_100C_1v60,0.84865
timing__setup__ws__corner:max_ss_100C_1v60,7.923663
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.84865
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.923663
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,26
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,31
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.284134
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.284134
timing__hold__ws__corner:max_ff_n40C_1v95,0.110802
timing__setup__ws__corner:max_ff_n40C_1v95,13.51029
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110802
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,26
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,26
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79987
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00012926
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000969534
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00002357
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000969534
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002409999999999999965058332385137163100807811133563518524169921875
ir__drop__worst,0.00012899999999999999140964934696285126847214996814727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
