{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574752380923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574752380923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 01:13:00 2019 " "Processing started: Tue Nov 26 01:13:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574752380923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574752380923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574752380923 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574752381233 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574752381989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574752381989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382039 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "878 " "The Timing Analyzer is analyzing 878 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574752382409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574752382462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382470 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ " "create_clock -period 1.000 -name sensa_boton:inst7\|RELOJ sensa_boton:inst7\|RELOJ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574752382470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574752382470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " "create_clock -period 1.000 -name etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574752382470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw " "create_clock -period 1.000 -name etapa3:inst2\|reg_acoplo_4:inst107\|memw etapa3:inst2\|reg_acoplo_4:inst107\|memw" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574752382470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574752382470 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752382470 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752382482 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574752382482 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574752382490 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752382500 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574752382500 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574752382515 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574752382562 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574752382578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.184 " "Worst-case setup slack is -14.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.184           -5483.029 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -14.184           -5483.029 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.407            -142.497 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -9.407            -142.497 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.466            -408.497 sensa_boton:inst7\|RELOJ  " "   -7.466            -408.497 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.196             -34.724 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -7.196             -34.724 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.430 " "Worst-case hold slack is -3.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.430            -209.979 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.430            -209.979 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -0.837 sensa_boton:inst7\|RELOJ  " "   -0.837              -0.837 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.015               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.254               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752382616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752382616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.278 " "Worst-case minimum pulse width slack is -8.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.278          -25150.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -8.278          -25150.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -228.689 sensa_boton:inst7\|RELOJ  " "   -1.403            -228.689 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.353               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.438               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752382616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752382616 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574752382678 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752382678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574752382678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574752382716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574752387208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574752387410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752387410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574752387475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.124 " "Worst-case setup slack is -13.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.124           -5148.647 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "  -13.124           -5148.647 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.754            -133.070 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -8.754            -133.070 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.803            -373.836 sensa_boton:inst7\|RELOJ  " "   -6.803            -373.836 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.606             -31.603 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -6.606             -31.603 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.225 " "Worst-case hold slack is -3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225            -198.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.225            -198.556 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -0.786 sensa_boton:inst7\|RELOJ  " "   -0.786              -0.786 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.085              -0.085 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.243               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk  " "    0.398               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752387491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752387506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.605 " "Worst-case minimum pulse width slack is -7.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.605          -22819.876 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -7.605          -22819.876 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk  " "   -3.000              -5.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -228.689 sensa_boton:inst7\|RELOJ  " "   -1.403            -228.689 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.465               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574752387560 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752387560 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574752387560 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ci~4  from: datab  to: combout " "Cell: inst2\|inst3\|ci~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ii~0  from: datab  to: combout " "Cell: inst2\|inst3\|ii~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout " "Cell: inst2\|inst3\|ni~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout " "Cell: inst2\|inst3\|vi~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|inst3\|zi~2  from: datab  to: combout " "Cell: inst2\|inst3\|zi~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout " "Cell: inst3\|inst2\|sal\[0\]~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[2\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[3\]~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout " "Cell: inst3\|inst2\|sal\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout " "Cell: inst3\|inst3\|Add0~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~7  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout " "Cell: inst3\|inst3\|Add0~9  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout " "Cell: inst3\|inst3\|Add0~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout " "Cell: inst3\|inst3\|Add0~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1574752387807 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1574752387807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752387823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574752387845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.659 " "Worst-case setup slack is -5.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.659           -2429.533 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -5.659           -2429.533 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.090             -58.122 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -4.090             -58.122 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990            -129.171 sensa_boton:inst7\|RELOJ  " "   -2.990            -129.171 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.871             -13.602 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "   -2.871             -13.602 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 clk  " "    0.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.084 " "Worst-case hold slack is -1.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.084             -55.481 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -1.084             -55.481 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 sensa_boton:inst7\|RELOJ  " "   -0.293              -0.293 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.446 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "   -0.209              -0.446 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.111               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752387876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574752387876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.312 " "Worst-case minimum pulse width slack is -3.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.312           -8551.958 etapa3:inst2\|reg_acoplo_4:inst107\|memw  " "   -3.312           -8551.958 etapa3:inst2\|reg_acoplo_4:inst107\|memw " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.068 clk  " "   -3.000              -5.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -163.000 sensa_boton:inst7\|RELOJ  " "   -1.000            -163.000 sensa_boton:inst7\|RELOJ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\]  " "    0.388               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selfalgs\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\]  " "    0.408               0.000 etapa2:inst3\|reg_acoplo_3:inst10\|selop\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574752387892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574752387892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574752387929 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574752387929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574752389557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574752389557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574752389657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 01:13:09 2019 " "Processing ended: Tue Nov 26 01:13:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574752389657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574752389657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574752389657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574752389657 ""}
