#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 16 10:10:41 2017
# Process ID: 26343
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram
# Command line: vivado
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 6235.508 ; gain = 273.945 ; free physical = 92220 ; free virtual = 196105
open_bd_design {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/b2000t_c2c_bram.bd}
Adding cell -- xilinx.com:ip:axi_chip2chip:4.2 - axi_chip2chip_0
Adding cell -- xilinx.com:ip:aurora_64b66b:11.1 - aurora_64b66b_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding cell -- xilinx.com:ip:vio:3.0 - vio_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila
Adding cell -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding cell -- xilinx.com:ip:system_ila:1.0 - system_ila1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /aurora_64b66b_0/mmcm_not_locked_out(undef) and /axi_chip2chip_0/aurora_mmcm_not_locked(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <b2000t_c2c_bram> from BD file </home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/b2000t_c2c_bram.bd>
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
startgroup
set_property -dict [list CONFIG.C_LINE_RATE {6.25} CONFIG.C_REFCLK_FREQUENCY {125.000} CONFIG.C_INIT_CLK {100.0} CONFIG.DRP_FREQ {150.0}] [get_bd_cells aurora_64b66b_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.00} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_bd_cells clk_wiz]
endgroup
disconnect_bd_net /vio_0_probe_out0 [get_bd_ports aurora_pma_init_in]
connect_bd_net [get_bd_ports pma_init_out] [get_bd_pins vio_0/probe_out0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_chip2chip_0/aurora_pma_init_in(rst) and /vio_0/probe_out0(undef)
delete_bd_objs [get_bd_ports aurora_pma_init_in]
save_bd_design
Wrote  : </home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/b2000t_c2c_bram.bd> 
Wrote  : </home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ui/bd_e415f932.ui> 
open_bd_design {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/b2000t_c2c_bram.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_diff_refclk1 of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : INIT CLK of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 100000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : USER CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : SYNC CLK OUT of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : gt_refclk1_out of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.1-5910] /aurora_64b66b_0 NOTE : drp_clk of /aurora_64b66b_0 (Aurora IP) has input port frequency configured as 150000000 Hz.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's00_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's00_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(16) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_rid'(1) to net 'jtag_axi_0_M_AXI_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/jtag_axi_0/m_axi_bid'(1) to net 'jtag_axi_0_M_AXI_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_chip2chip_0/m_axi_rid'(1) to net 'axi_chip2chip_0_m_axi_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila/SLOT_0_AXI_rid'(1) to net 'axi_chip2chip_0_m_axi_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_chip2chip_0/m_axi_bid'(1) to net 'axi_chip2chip_0_m_axi_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/system_ila/SLOT_0_AXI_bid'(1) to net 'axi_chip2chip_0_m_axi_BID'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.v
Verilog Output written to : /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram_wrapper.v
Wrote  : </home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/b2000t_c2c_bram.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_chip2chip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aurora_64b66b_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hw_handoff/b2000t_c2c_bram_system_ila_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hw_handoff/b2000t_c2c_bram_system_ila_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila_0/bd_0/hdl/b2000t_c2c_bram_system_ila_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/hw_handoff/b2000t_c2c_bram_system_ila1_0.hwh
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/hw_handoff/b2000t_c2c_bram_system_ila1_0_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila1_0/bd_0/hdl/b2000t_c2c_bram_system_ila1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hw_handoff/b2000t_c2c_bram.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hw_handoff/b2000t_c2c_bram_bd.tcl
Generated Hardware Definition File /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/hdl/b2000t_c2c_bram.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_axi_chip2chip_0_0, cache-ID = 5a78f07977298097; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_axi_bram_ctrl_0_0, cache-ID = 69b28566cbc0a19f; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_rst_clk_wiz_100M_0, cache-ID = 53391eed1ee14661; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_vio_0_0, cache-ID = 6a82e2d66a3c3266; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_system_ila_0, cache-ID = 5424a348ec2bbe5f; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_jtag_axi_0_0, cache-ID = 86714819921668d5; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_xbar_0, cache-ID = 496c7cb362b45741; cache size = 65.778 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP b2000t_c2c_bram_system_ila1_0, cache-ID = 2dbbbf61483fa460; cache size = 65.778 MB.
[Fri Jun 16 10:37:38 2017] Launched b2000t_c2c_bram_clk_wiz_0_synth_1, b2000t_c2c_bram_aurora_64b66b_0_0_synth_1, synth_1...
Run output will be captured here:
b2000t_c2c_bram_clk_wiz_0_synth_1: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_clk_wiz_0_synth_1/runme.log
b2000t_c2c_bram_aurora_64b66b_0_0_synth_1: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/b2000t_c2c_bram_aurora_64b66b_0_0_synth_1/runme.log
synth_1: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/synth_1/runme.log
[Fri Jun 16 10:37:38 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:00:44 . Memory (MB): peak = 7125.184 ; gain = 190.070 ; free physical = 90977 ; free virtual = 194793
open_hw
connect_hw_server -url 192.168.0.44:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:192.168.0.44:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000018938f9c01]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target 192.168.0.44:3121/xilinx_tcf/Xilinx/000018938f9c01
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/b2000t_c2c_bram_wrapper.bit} [lindex [get_hw_devices xc7v2000t_0] 0]
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7v2000t_0] 0]
current_hw_device [lindex [get_hw_devices xc7v2000t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7v2000t_0] 0]
INFO: [Labtools 27-1435] Device xc7v2000t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7v2000t_0] 0]
set_property PROGRAM.FILE {/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.runs/impl_1/b2000t_c2c_bram_wrapper.bit} [lindex [get_hw_devices xc7v2000t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7v2000t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 7207.629 ; gain = 0.000 ; free physical = 90782 ; free virtual = 194711
refresh_hw_device [lindex [get_hw_devices xc7v2000t_0] 0]
INFO: [Labtools 27-2302] Device xc7v2000t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7v2000t (JTAG device index = 0) is programmed with a design that has 1 JTAG AXI core(s).
INFO: [Labtools 27-2302] Device xc7v2000t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 7276.566 ; gain = 68.938 ; free physical = 90727 ; free virtual = 194657
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7v2000t_0] -filter {CELL_NAME=~"b2000t_c2c_bram_i/system_ila/inst/ila_lib"}]]
Processed interface axi_chip2chip_0_m_axi_ila1_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7v2000t_0] -filter {CELL_NAME=~"b2000t_c2c_bram_i/system_ila1/inst/ila_lib"}]]
Processed interface axi_chip2chip_0_AXIS_TX_ila2_slot0
Processed interface aurora_64b66b_0_USER_DATA_M_AXIS_RX_ila2_slot1
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
disconnect_hw_server 192.168.0.44:3121
close_project
