// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "06/02/2024 16:13:35"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TOP_TX (
	clk,
	start,
	reset,
	tx_out);
input 	clk;
input 	start;
input 	reset;
output 	tx_out;

// Design Ports Information
// tx_out	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \UTx|state.001~feeder_combout ;
wire \UTx|state.001~DUPLICATE_q ;
wire \reset~input_o ;
wire \start~input_o ;
wire \UTx|state.001~q ;
wire \UTx|Selector1~0_combout ;
wire \UTx|done~q ;
wire \controller_inst|Selector3~0_combout ;
wire \controller_inst|state.WAIT_DONE~q ;
wire \controller_inst|state~12_combout ;
wire \controller_inst|state.CHECK_EMPTY~q ;
wire \controller_inst|Selector2~0_combout ;
wire \controller_inst|state.IDEL~q ;
wire \controller_inst|WideOr1~0_combout ;
wire \controller_inst|PISO_reset~q ;
wire \comb~0_combout ;
wire \controller_inst|Selector0~0_combout ;
wire \controller_inst|state.LOAD~q ;
wire \controller_inst|PISO_load~q ;
wire \piso_inst|empty~DUPLICATE_q ;
wire \piso_inst|shift_reg[67]~0_combout ;
wire \piso_inst|count[0]~_wirecell_combout ;
wire \piso_inst|count[0]~DUPLICATE_q ;
wire \piso_inst|Add0~2_combout ;
wire \piso_inst|count[1]~DUPLICATE_q ;
wire \piso_inst|Add0~1_combout ;
wire \piso_inst|Add0~0_combout ;
wire \piso_inst|count[2]~DUPLICATE_q ;
wire \piso_inst|empty~0_combout ;
wire \controller_inst|state.START_UART_Tx~DUPLICATE_q ;
wire \piso_inst|empty~1_combout ;
wire \piso_inst|empty~q ;
wire \controller_inst|Selector1~0_combout ;
wire \controller_inst|state.LoadByteToUDR~DUPLICATE_q ;
wire \controller_inst|state.START_UART_Tx~q ;
wire \controller_inst|tx_start~DUPLICATE_q ;
wire \controller_inst|state.LoadByteToUDR~q ;
wire \controller_inst|state.WAIT_DONE~DUPLICATE_q ;
wire \controller_inst|WideOr0~combout ;
wire \controller_inst|EnTx~q ;
wire \UTx|Selector15~0_combout ;
wire \UTx|state.010~q ;
wire \controller_inst|EnTx~DUPLICATE_q ;
wire \controller_inst|tx_start~q ;
wire \UTx|Selector16~0_combout ;
wire \UTx|state.011~q ;
wire \UTx|state.100~q ;
wire \UTx|Selector4~0_combout ;
wire \UTx|Selector3~0_combout ;
wire \UTx|Selector17~0_combout ;
wire \UTx|Selector17~1_combout ;
wire \UTx|state.100~DUPLICATE_q ;
wire \UTx|Selector5~0_combout ;
wire \UTx|bitIdx[0]~DUPLICATE_q ;
wire \UTx|bitIdx[1]~DUPLICATE_q ;
wire \UTx|Selector18~0_combout ;
wire \UTx|state.101~DUPLICATE_q ;
wire \piso_inst|shift_reg~50_combout ;
wire \piso_inst|shift_reg~51_combout ;
wire \piso_inst|shift_reg~49_combout ;
wire \piso_inst|shift_reg~47_combout ;
wire \piso_inst|shift_reg~43_combout ;
wire \piso_inst|shift_reg~40_combout ;
wire \piso_inst|shift_reg~34_combout ;
wire \piso_inst|shift_reg~31_combout ;
wire \piso_inst|shift_reg~27_combout ;
wire \piso_inst|shift_reg[77]~feeder_combout ;
wire \piso_inst|shift_reg~17_combout ;
wire \piso_inst|shift_reg~11_combout ;
wire \piso_inst|shift_reg~7_combout ;
wire \piso_inst|shift_reg[125]~feeder_combout ;
wire \piso_inst|serial_out[7]~0_combout ;
wire \UART_REG|data_out[5]~feeder_combout ;
wire \controller_inst|WideOr0~0_combout ;
wire \controller_inst|EN_UDR~q ;
wire \UTx|data~0_combout ;
wire \UTx|state.101~q ;
wire \UTx|Selector13~0_combout ;
wire \piso_inst|shift_reg[34]~feeder_combout ;
wire \piso_inst|shift_reg~48_combout ;
wire \piso_inst|shift_reg~46_combout ;
wire \piso_inst|shift_reg~42_combout ;
wire \piso_inst|shift_reg~39_combout ;
wire \piso_inst|shift_reg~33_combout ;
wire \piso_inst|shift_reg~26_combout ;
wire \piso_inst|shift_reg~20_combout ;
wire \piso_inst|shift_reg~16_combout ;
wire \piso_inst|shift_reg~10_combout ;
wire \piso_inst|shift_reg~6_combout ;
wire \piso_inst|serial_out[6]~feeder_combout ;
wire \UTx|data~3_combout ;
wire \piso_inst|shift_reg[31]~feeder_combout ;
wire \piso_inst|shift_reg~41_combout ;
wire \piso_inst|shift_reg~35_combout ;
wire \piso_inst|shift_reg[79]~feeder_combout ;
wire \piso_inst|serial_out[7]~feeder_combout ;
wire \UART_REG|data_out[7]~feeder_combout ;
wire \UTx|data~1_combout ;
wire \piso_inst|shift_reg~37_combout ;
wire \piso_inst|shift_reg~32_combout ;
wire \piso_inst|shift_reg~28_combout ;
wire \piso_inst|shift_reg~22_combout ;
wire \piso_inst|shift_reg~19_combout ;
wire \piso_inst|shift_reg~12_combout ;
wire \piso_inst|shift_reg~8_combout ;
wire \piso_inst|serial_out[1]~feeder_combout ;
wire \UTx|data~4_combout ;
wire \piso_inst|shift_reg[74]~feeder_combout ;
wire \piso_inst|shift_reg~25_combout ;
wire \piso_inst|shift_reg~13_combout ;
wire \piso_inst|shift_reg~5_combout ;
wire \UART_REG|data_out[2]~feeder_combout ;
wire \UTx|data~7_combout ;
wire \piso_inst|shift_reg~44_combout ;
wire \piso_inst|shift_reg~36_combout ;
wire \piso_inst|shift_reg~29_combout ;
wire \piso_inst|shift_reg~23_combout ;
wire \piso_inst|shift_reg[91]~feeder_combout ;
wire \piso_inst|shift_reg~9_combout ;
wire \piso_inst|shift_reg~3_combout ;
wire \UART_REG|data_out[3]~feeder_combout ;
wire \UTx|data~5_combout ;
wire \piso_inst|shift_reg[47]~DUPLICATE_q ;
wire \piso_inst|shift_reg~45_combout ;
wire \piso_inst|shift_reg~38_combout ;
wire \piso_inst|shift_reg~30_combout ;
wire \piso_inst|shift_reg~24_combout ;
wire \piso_inst|shift_reg~15_combout ;
wire \piso_inst|shift_reg~4_combout ;
wire \UART_REG|data_out[0]~feeder_combout ;
wire \UTx|data~6_combout ;
wire \UTx|Mux0~4_combout ;
wire \piso_inst|shift_reg~21_combout ;
wire \piso_inst|shift_reg~18_combout ;
wire \piso_inst|shift_reg~14_combout ;
wire \piso_inst|shift_reg~2_combout ;
wire \piso_inst|shift_reg~1_combout ;
wire \piso_inst|serial_out[4]~feeder_combout ;
wire \UTx|data~2_combout ;
wire \UTx|Mux0~0_combout ;
wire \UTx|Selector0~0_combout ;
wire \UTx|out~q ;
wire [7:0] \piso_inst|serial_out ;
wire [7:0] \UTx|data ;
wire [3:0] \piso_inst|count ;
wire [7:0] \UART_REG|data_out ;
wire [127:0] \piso_inst|shift_reg ;
wire [2:0] \UTx|bitIdx ;


// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \tx_out~output (
	.i(\UTx|out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx_out),
	.obar());
// synopsys translate_off
defparam \tx_out~output .bus_hold = "false";
defparam \tx_out~output .open_drain_output = "false";
defparam \tx_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N21
cyclonev_lcell_comb \UTx|state.001~feeder (
// Equation(s):
// \UTx|state.001~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|state.001~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|state.001~feeder .extended_lut = "off";
defparam \UTx|state.001~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \UTx|state.001~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N22
dffeas \UTx|state.001~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|state.001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.001~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.001~DUPLICATE .is_wysiwyg = "true";
defparam \UTx|state.001~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \UTx|state.001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|state.001~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.001 .is_wysiwyg = "true";
defparam \UTx|state.001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N42
cyclonev_lcell_comb \UTx|Selector1~0 (
// Equation(s):
// \UTx|Selector1~0_combout  = ( \UTx|done~q  & ( \UTx|state.001~DUPLICATE_q  & ( \UTx|state.101~DUPLICATE_q  ) ) ) # ( !\UTx|done~q  & ( \UTx|state.001~DUPLICATE_q  & ( \UTx|state.101~DUPLICATE_q  ) ) ) # ( \UTx|done~q  & ( !\UTx|state.001~DUPLICATE_q  ) ) 
// # ( !\UTx|done~q  & ( !\UTx|state.001~DUPLICATE_q  & ( \UTx|state.101~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\UTx|state.101~DUPLICATE_q ),
	.datae(!\UTx|done~q ),
	.dataf(!\UTx|state.001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector1~0 .extended_lut = "off";
defparam \UTx|Selector1~0 .lut_mask = 64'h00FFFFFF00FF00FF;
defparam \UTx|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N43
dffeas \UTx|done (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|done .is_wysiwyg = "true";
defparam \UTx|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N57
cyclonev_lcell_comb \controller_inst|Selector3~0 (
// Equation(s):
// \controller_inst|Selector3~0_combout  = ( \controller_inst|state.WAIT_DONE~q  & ( \UTx|done~q  & ( \controller_inst|state.START_UART_Tx~q  ) ) ) # ( !\controller_inst|state.WAIT_DONE~q  & ( \UTx|done~q  & ( \controller_inst|state.START_UART_Tx~q  ) ) ) # 
// ( \controller_inst|state.WAIT_DONE~q  & ( !\UTx|done~q  ) ) # ( !\controller_inst|state.WAIT_DONE~q  & ( !\UTx|done~q  & ( \controller_inst|state.START_UART_Tx~q  ) ) )

	.dataa(!\controller_inst|state.START_UART_Tx~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller_inst|state.WAIT_DONE~q ),
	.dataf(!\UTx|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector3~0 .extended_lut = "off";
defparam \controller_inst|Selector3~0 .lut_mask = 64'h5555FFFF55555555;
defparam \controller_inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N59
dffeas \controller_inst|state.WAIT_DONE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.WAIT_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.WAIT_DONE .is_wysiwyg = "true";
defparam \controller_inst|state.WAIT_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N18
cyclonev_lcell_comb \controller_inst|state~12 (
// Equation(s):
// \controller_inst|state~12_combout  = ( \UTx|done~q  & ( \controller_inst|state.WAIT_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.WAIT_DONE~q ),
	.datae(gnd),
	.dataf(!\UTx|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|state~12 .extended_lut = "off";
defparam \controller_inst|state~12 .lut_mask = 64'h0000000000FF00FF;
defparam \controller_inst|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N19
dffeas \controller_inst|state.CHECK_EMPTY (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.CHECK_EMPTY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.CHECK_EMPTY .is_wysiwyg = "true";
defparam \controller_inst|state.CHECK_EMPTY .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N3
cyclonev_lcell_comb \controller_inst|Selector2~0 (
// Equation(s):
// \controller_inst|Selector2~0_combout  = ( \controller_inst|state.IDEL~q  & ( \controller_inst|state.CHECK_EMPTY~q  & ( (!\start~input_o ) # (!\piso_inst|empty~q ) ) ) ) # ( !\controller_inst|state.IDEL~q  & ( \controller_inst|state.CHECK_EMPTY~q  & ( 
// (!\piso_inst|empty~q ) # ((!\start~input_o  & !\UTx|state.001~q )) ) ) ) # ( \controller_inst|state.IDEL~q  & ( !\controller_inst|state.CHECK_EMPTY~q  & ( !\start~input_o  ) ) ) # ( !\controller_inst|state.IDEL~q  & ( !\controller_inst|state.CHECK_EMPTY~q 
//  & ( (!\start~input_o  & !\UTx|state.001~q ) ) ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(!\piso_inst|empty~q ),
	.datad(!\UTx|state.001~q ),
	.datae(!\controller_inst|state.IDEL~q ),
	.dataf(!\controller_inst|state.CHECK_EMPTY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector2~0 .extended_lut = "off";
defparam \controller_inst|Selector2~0 .lut_mask = 64'hAA00AAAAFAF0FAFA;
defparam \controller_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \controller_inst|state.IDEL (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.IDEL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.IDEL .is_wysiwyg = "true";
defparam \controller_inst|state.IDEL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N36
cyclonev_lcell_comb \controller_inst|WideOr1~0 (
// Equation(s):
// \controller_inst|WideOr1~0_combout  = ( \UTx|state.001~DUPLICATE_q  & ( \controller_inst|state.IDEL~q  ) ) # ( !\UTx|state.001~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.IDEL~q ),
	.datae(gnd),
	.dataf(!\UTx|state.001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|WideOr1~0 .extended_lut = "off";
defparam \controller_inst|WideOr1~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \controller_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N20
dffeas \controller_inst|PISO_reset (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|WideOr1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|PISO_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|PISO_reset .is_wysiwyg = "true";
defparam \controller_inst|PISO_reset .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N36
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \controller_inst|PISO_reset~q  ) # ( !\controller_inst|PISO_reset~q  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_reset~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N39
cyclonev_lcell_comb \controller_inst|Selector0~0 (
// Equation(s):
// \controller_inst|Selector0~0_combout  = ( \UTx|state.001~DUPLICATE_q  & ( (\start~input_o  & \controller_inst|state.IDEL~q ) ) ) # ( !\UTx|state.001~DUPLICATE_q  & ( \start~input_o  ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.IDEL~q ),
	.datae(gnd),
	.dataf(!\UTx|state.001~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector0~0 .extended_lut = "off";
defparam \controller_inst|Selector0~0 .lut_mask = 64'h5555555500550055;
defparam \controller_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N41
dffeas \controller_inst|state.LOAD (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.LOAD .is_wysiwyg = "true";
defparam \controller_inst|state.LOAD .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \controller_inst|PISO_load (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|state.LOAD~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|PISO_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|PISO_load .is_wysiwyg = "true";
defparam \controller_inst|PISO_load .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \piso_inst|empty~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|empty~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|empty~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|empty~DUPLICATE .is_wysiwyg = "true";
defparam \piso_inst|empty~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \piso_inst|shift_reg[67]~0 (
// Equation(s):
// \piso_inst|shift_reg[67]~0_combout  = ( \controller_inst|PISO_load~q  & ( \piso_inst|empty~DUPLICATE_q  ) ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|empty~DUPLICATE_q  & ( \controller_inst|state.START_UART_Tx~q  ) ) ) # ( 
// \controller_inst|PISO_load~q  & ( !\piso_inst|empty~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|state.START_UART_Tx~q ),
	.datad(gnd),
	.datae(!\controller_inst|PISO_load~q ),
	.dataf(!\piso_inst|empty~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[67]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[67]~0 .extended_lut = "off";
defparam \piso_inst|shift_reg[67]~0 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \piso_inst|shift_reg[67]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N28
dffeas \piso_inst|count[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|count[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[0] .is_wysiwyg = "true";
defparam \piso_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \piso_inst|count[0]~_wirecell (
// Equation(s):
// \piso_inst|count[0]~_wirecell_combout  = !\piso_inst|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|count[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|count[0]~_wirecell .extended_lut = "off";
defparam \piso_inst|count[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \piso_inst|count[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \piso_inst|count[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|count[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \piso_inst|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \piso_inst|count[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[1] .is_wysiwyg = "true";
defparam \piso_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \piso_inst|Add0~2 (
// Equation(s):
// \piso_inst|Add0~2_combout  = ( \piso_inst|count [0] & ( !\piso_inst|count [1] ) ) # ( !\piso_inst|count [0] & ( \piso_inst|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|count [1]),
	.datae(gnd),
	.dataf(!\piso_inst|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|Add0~2 .extended_lut = "off";
defparam \piso_inst|Add0~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \piso_inst|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N46
dffeas \piso_inst|count[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \piso_inst|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N45
cyclonev_lcell_comb \piso_inst|Add0~1 (
// Equation(s):
// \piso_inst|Add0~1_combout  = ( \piso_inst|count [2] & ( \piso_inst|count[1]~DUPLICATE_q  & ( !\piso_inst|count[0]~DUPLICATE_q  ) ) ) # ( !\piso_inst|count [2] & ( \piso_inst|count[1]~DUPLICATE_q  & ( \piso_inst|count[0]~DUPLICATE_q  ) ) ) # ( 
// \piso_inst|count [2] & ( !\piso_inst|count[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|count[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\piso_inst|count [2]),
	.dataf(!\piso_inst|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|Add0~1 .extended_lut = "off";
defparam \piso_inst|Add0~1 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \piso_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N46
dffeas \piso_inst|count[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[2] .is_wysiwyg = "true";
defparam \piso_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \piso_inst|Add0~0 (
// Equation(s):
// \piso_inst|Add0~0_combout  = ( \piso_inst|count [2] & ( !\piso_inst|count [3] $ (((!\piso_inst|count[0]~DUPLICATE_q ) # (!\piso_inst|count[1]~DUPLICATE_q ))) ) ) # ( !\piso_inst|count [2] & ( \piso_inst|count [3] ) )

	.dataa(gnd),
	.datab(!\piso_inst|count[0]~DUPLICATE_q ),
	.datac(!\piso_inst|count[1]~DUPLICATE_q ),
	.datad(!\piso_inst|count [3]),
	.datae(gnd),
	.dataf(!\piso_inst|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|Add0~0 .extended_lut = "off";
defparam \piso_inst|Add0~0 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \piso_inst|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \piso_inst|count[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[3] .is_wysiwyg = "true";
defparam \piso_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \piso_inst|count[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|Add0~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \piso_inst|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \piso_inst|empty~0 (
// Equation(s):
// \piso_inst|empty~0_combout  = ( \piso_inst|count [0] & ( (\piso_inst|count[2]~DUPLICATE_q  & \piso_inst|count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|count[2]~DUPLICATE_q ),
	.datad(!\piso_inst|count [1]),
	.datae(gnd),
	.dataf(!\piso_inst|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|empty~0 .extended_lut = "off";
defparam \piso_inst|empty~0 .lut_mask = 64'h00000000000F000F;
defparam \piso_inst|empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N4
dffeas \controller_inst|state.START_UART_Tx~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|state.LoadByteToUDR~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.START_UART_Tx~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.START_UART_Tx~DUPLICATE .is_wysiwyg = "true";
defparam \controller_inst|state.START_UART_Tx~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \piso_inst|empty~1 (
// Equation(s):
// \piso_inst|empty~1_combout  = ( \piso_inst|empty~q  & ( \controller_inst|state.START_UART_Tx~DUPLICATE_q  & ( (!\piso_inst|count [3]) # ((!\piso_inst|empty~0_combout ) # (\controller_inst|PISO_load~q )) ) ) ) # ( !\piso_inst|empty~q  & ( 
// \controller_inst|state.START_UART_Tx~DUPLICATE_q  & ( \controller_inst|PISO_load~q  ) ) ) # ( \piso_inst|empty~q  & ( !\controller_inst|state.START_UART_Tx~DUPLICATE_q  ) ) # ( !\piso_inst|empty~q  & ( !\controller_inst|state.START_UART_Tx~DUPLICATE_q  & 
// ( \controller_inst|PISO_load~q  ) ) )

	.dataa(!\piso_inst|count [3]),
	.datab(!\piso_inst|empty~0_combout ),
	.datac(gnd),
	.datad(!\controller_inst|PISO_load~q ),
	.datae(!\piso_inst|empty~q ),
	.dataf(!\controller_inst|state.START_UART_Tx~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|empty~1 .extended_lut = "off";
defparam \piso_inst|empty~1 .lut_mask = 64'h00FFFFFF00FFEEFF;
defparam \piso_inst|empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N49
dffeas \piso_inst|empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|empty~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|empty .is_wysiwyg = "true";
defparam \piso_inst|empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N51
cyclonev_lcell_comb \controller_inst|Selector1~0 (
// Equation(s):
// \controller_inst|Selector1~0_combout  = ( \controller_inst|state.CHECK_EMPTY~q  & ( (\controller_inst|state.LOAD~q ) # (\piso_inst|empty~q ) ) ) # ( !\controller_inst|state.CHECK_EMPTY~q  & ( \controller_inst|state.LOAD~q  ) )

	.dataa(gnd),
	.datab(!\piso_inst|empty~q ),
	.datac(!\controller_inst|state.LOAD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|state.CHECK_EMPTY~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|Selector1~0 .extended_lut = "off";
defparam \controller_inst|Selector1~0 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \controller_inst|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N52
dffeas \controller_inst|state.LoadByteToUDR~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.LoadByteToUDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.LoadByteToUDR~DUPLICATE .is_wysiwyg = "true";
defparam \controller_inst|state.LoadByteToUDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \controller_inst|state.START_UART_Tx (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|state.LoadByteToUDR~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.START_UART_Tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.START_UART_Tx .is_wysiwyg = "true";
defparam \controller_inst|state.START_UART_Tx .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N11
dffeas \controller_inst|tx_start~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|state.START_UART_Tx~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|tx_start~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|tx_start~DUPLICATE .is_wysiwyg = "true";
defparam \controller_inst|tx_start~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N53
dffeas \controller_inst|state.LoadByteToUDR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.LoadByteToUDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.LoadByteToUDR .is_wysiwyg = "true";
defparam \controller_inst|state.LoadByteToUDR .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N58
dffeas \controller_inst|state.WAIT_DONE~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|state.WAIT_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|state.WAIT_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \controller_inst|state.WAIT_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N48
cyclonev_lcell_comb \controller_inst|WideOr0 (
// Equation(s):
// \controller_inst|WideOr0~combout  = ( \controller_inst|state.WAIT_DONE~DUPLICATE_q  ) # ( !\controller_inst|state.WAIT_DONE~DUPLICATE_q  & ( (\controller_inst|state.START_UART_Tx~q ) # (\controller_inst|state.LoadByteToUDR~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|state.LoadByteToUDR~q ),
	.datad(!\controller_inst|state.START_UART_Tx~q ),
	.datae(gnd),
	.dataf(!\controller_inst|state.WAIT_DONE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|WideOr0 .extended_lut = "off";
defparam \controller_inst|WideOr0 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \controller_inst|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N50
dffeas \controller_inst|EnTx (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|EnTx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|EnTx .is_wysiwyg = "true";
defparam \controller_inst|EnTx .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N39
cyclonev_lcell_comb \UTx|Selector15~0 (
// Equation(s):
// \UTx|Selector15~0_combout  = ( \UTx|state.101~DUPLICATE_q  ) # ( !\UTx|state.101~DUPLICATE_q  & ( (!\UTx|state.001~DUPLICATE_q ) # ((\UTx|state.010~q  & ((!\controller_inst|tx_start~DUPLICATE_q ) # (!\controller_inst|EnTx~q )))) ) )

	.dataa(!\UTx|state.001~DUPLICATE_q ),
	.datab(!\controller_inst|tx_start~DUPLICATE_q ),
	.datac(!\controller_inst|EnTx~q ),
	.datad(!\UTx|state.010~q ),
	.datae(gnd),
	.dataf(!\UTx|state.101~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector15~0 .extended_lut = "off";
defparam \UTx|Selector15~0 .lut_mask = 64'hAAFEAAFEFFFFFFFF;
defparam \UTx|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N41
dffeas \UTx|state.010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.010 .is_wysiwyg = "true";
defparam \UTx|state.010 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N1
dffeas \UTx|bitIdx[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|bitIdx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|bitIdx[0] .is_wysiwyg = "true";
defparam \UTx|bitIdx[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N49
dffeas \controller_inst|EnTx~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|EnTx~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|EnTx~DUPLICATE .is_wysiwyg = "true";
defparam \controller_inst|EnTx~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N10
dffeas \controller_inst|tx_start (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller_inst|state.START_UART_Tx~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|tx_start .is_wysiwyg = "true";
defparam \controller_inst|tx_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N30
cyclonev_lcell_comb \UTx|Selector16~0 (
// Equation(s):
// \UTx|Selector16~0_combout  = ( \controller_inst|EnTx~DUPLICATE_q  & ( \controller_inst|tx_start~q  & ( \UTx|state.010~q  ) ) )

	.dataa(gnd),
	.datab(!\UTx|state.010~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller_inst|EnTx~DUPLICATE_q ),
	.dataf(!\controller_inst|tx_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector16~0 .extended_lut = "off";
defparam \UTx|Selector16~0 .lut_mask = 64'h0000000000003333;
defparam \UTx|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N32
dffeas \UTx|state.011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.011 .is_wysiwyg = "true";
defparam \UTx|state.011 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \UTx|state.100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.100 .is_wysiwyg = "true";
defparam \UTx|state.100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N3
cyclonev_lcell_comb \UTx|Selector4~0 (
// Equation(s):
// \UTx|Selector4~0_combout  = ( \UTx|state.100~DUPLICATE_q  & ( !\UTx|bitIdx[0]~DUPLICATE_q  $ (!\UTx|bitIdx [1]) ) ) # ( !\UTx|state.100~DUPLICATE_q  & ( (!\UTx|state.010~q  & \UTx|bitIdx [1]) ) )

	.dataa(!\UTx|bitIdx[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\UTx|state.010~q ),
	.datad(!\UTx|bitIdx [1]),
	.datae(gnd),
	.dataf(!\UTx|state.100~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector4~0 .extended_lut = "off";
defparam \UTx|Selector4~0 .lut_mask = 64'h00F000F055AA55AA;
defparam \UTx|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N4
dffeas \UTx|bitIdx[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|bitIdx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|bitIdx[1] .is_wysiwyg = "true";
defparam \UTx|bitIdx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N15
cyclonev_lcell_comb \UTx|Selector3~0 (
// Equation(s):
// \UTx|Selector3~0_combout  = ( \UTx|bitIdx [2] & ( \UTx|bitIdx [1] & ( (!\UTx|state.100~q  & (!\UTx|state.010~q )) # (\UTx|state.100~q  & ((!\UTx|bitIdx [0]))) ) ) ) # ( !\UTx|bitIdx [2] & ( \UTx|bitIdx [1] & ( (\UTx|bitIdx [0] & \UTx|state.100~q ) ) ) ) # 
// ( \UTx|bitIdx [2] & ( !\UTx|bitIdx [1] & ( (!\UTx|state.010~q ) # (\UTx|state.100~q ) ) ) )

	.dataa(gnd),
	.datab(!\UTx|state.010~q ),
	.datac(!\UTx|bitIdx [0]),
	.datad(!\UTx|state.100~q ),
	.datae(!\UTx|bitIdx [2]),
	.dataf(!\UTx|bitIdx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector3~0 .extended_lut = "off";
defparam \UTx|Selector3~0 .lut_mask = 64'h0000CCFF000FCCF0;
defparam \UTx|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \UTx|bitIdx[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|bitIdx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|bitIdx[2] .is_wysiwyg = "true";
defparam \UTx|bitIdx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N24
cyclonev_lcell_comb \UTx|Selector17~0 (
// Equation(s):
// \UTx|Selector17~0_combout  = ( \UTx|bitIdx [2] & ( (\UTx|state.100~q  & ((!\UTx|bitIdx [1]) # (!\UTx|bitIdx [0]))) ) ) # ( !\UTx|bitIdx [2] & ( \UTx|state.100~q  ) )

	.dataa(!\UTx|state.100~q ),
	.datab(gnd),
	.datac(!\UTx|bitIdx [1]),
	.datad(!\UTx|bitIdx [0]),
	.datae(gnd),
	.dataf(!\UTx|bitIdx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector17~0 .extended_lut = "off";
defparam \UTx|Selector17~0 .lut_mask = 64'h5555555555505550;
defparam \UTx|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y3_N27
cyclonev_lcell_comb \UTx|Selector17~1 (
// Equation(s):
// \UTx|Selector17~1_combout  = ( \UTx|Selector17~0_combout  & ( (!\UTx|state.101~DUPLICATE_q  & \UTx|state.001~q ) ) ) # ( !\UTx|Selector17~0_combout  & ( (!\UTx|state.101~DUPLICATE_q  & (\UTx|state.011~q  & \UTx|state.001~q )) ) )

	.dataa(gnd),
	.datab(!\UTx|state.101~DUPLICATE_q ),
	.datac(!\UTx|state.011~q ),
	.datad(!\UTx|state.001~q ),
	.datae(gnd),
	.dataf(!\UTx|Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector17~1 .extended_lut = "off";
defparam \UTx|Selector17~1 .lut_mask = 64'h000C000C00CC00CC;
defparam \UTx|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y3_N28
dffeas \UTx|state.100~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.100~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.100~DUPLICATE .is_wysiwyg = "true";
defparam \UTx|state.100~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N0
cyclonev_lcell_comb \UTx|Selector5~0 (
// Equation(s):
// \UTx|Selector5~0_combout  = ( \UTx|state.100~DUPLICATE_q  & ( !\UTx|bitIdx [0] ) ) # ( !\UTx|state.100~DUPLICATE_q  & ( (!\UTx|state.010~q  & \UTx|bitIdx [0]) ) )

	.dataa(gnd),
	.datab(!\UTx|state.010~q ),
	.datac(gnd),
	.datad(!\UTx|bitIdx [0]),
	.datae(gnd),
	.dataf(!\UTx|state.100~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector5~0 .extended_lut = "off";
defparam \UTx|Selector5~0 .lut_mask = 64'h00CC00CCFF00FF00;
defparam \UTx|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N2
dffeas \UTx|bitIdx[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|bitIdx[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|bitIdx[0]~DUPLICATE .is_wysiwyg = "true";
defparam \UTx|bitIdx[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N5
dffeas \UTx|bitIdx[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|bitIdx[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|bitIdx[1]~DUPLICATE .is_wysiwyg = "true";
defparam \UTx|bitIdx[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N18
cyclonev_lcell_comb \UTx|Selector18~0 (
// Equation(s):
// \UTx|Selector18~0_combout  = ( \UTx|bitIdx [2] & ( (\UTx|bitIdx[0]~DUPLICATE_q  & (\UTx|bitIdx[1]~DUPLICATE_q  & \UTx|state.100~q )) ) )

	.dataa(!\UTx|bitIdx[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\UTx|bitIdx[1]~DUPLICATE_q ),
	.datad(!\UTx|state.100~q ),
	.datae(gnd),
	.dataf(!\UTx|bitIdx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector18~0 .extended_lut = "off";
defparam \UTx|Selector18~0 .lut_mask = 64'h0000000000050005;
defparam \UTx|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N19
dffeas \UTx|state.101~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.101~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.101~DUPLICATE .is_wysiwyg = "true";
defparam \UTx|state.101~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y5_N48
cyclonev_lcell_comb \piso_inst|shift_reg~50 (
// Equation(s):
// \piso_inst|shift_reg~50_combout  = ( \piso_inst|shift_reg [23] & ( \controller_inst|state.START_UART_Tx~DUPLICATE_q  & ( !\piso_inst|empty~q  ) ) ) # ( \piso_inst|shift_reg [23] & ( !\controller_inst|state.START_UART_Tx~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\piso_inst|empty~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\piso_inst|shift_reg [23]),
	.dataf(!\controller_inst|state.START_UART_Tx~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~50 .extended_lut = "off";
defparam \piso_inst|shift_reg~50 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \piso_inst|shift_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y5_N49
dffeas \piso_inst|shift_reg[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~50_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\controller_inst|PISO_load~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[23] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N9
cyclonev_lcell_comb \piso_inst|shift_reg~51 (
// Equation(s):
// \piso_inst|shift_reg~51_combout  = ( \piso_inst|shift_reg [23] ) # ( !\piso_inst|shift_reg [23] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~51 .extended_lut = "off";
defparam \piso_inst|shift_reg~51 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \piso_inst|shift_reg[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~51_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[26] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N6
cyclonev_lcell_comb \piso_inst|shift_reg~49 (
// Equation(s):
// \piso_inst|shift_reg~49_combout  = ( \piso_inst|shift_reg [26] ) # ( !\piso_inst|shift_reg [26] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~49 .extended_lut = "off";
defparam \piso_inst|shift_reg~49 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \piso_inst|shift_reg[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~49_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[21] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N27
cyclonev_lcell_comb \piso_inst|shift_reg~47 (
// Equation(s):
// \piso_inst|shift_reg~47_combout  = ( \piso_inst|shift_reg [21] & ( \controller_inst|PISO_load~q  ) ) # ( !\piso_inst|shift_reg [21] & ( \controller_inst|PISO_load~q  ) ) # ( \piso_inst|shift_reg [21] & ( !\controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\piso_inst|shift_reg [21]),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~47 .extended_lut = "off";
defparam \piso_inst|shift_reg~47 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \piso_inst|shift_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N28
dffeas \piso_inst|shift_reg[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~47_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[29] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \piso_inst|shift_reg~43 (
// Equation(s):
// \piso_inst|shift_reg~43_combout  = ( \piso_inst|shift_reg [29] ) # ( !\piso_inst|shift_reg [29] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~43 .extended_lut = "off";
defparam \piso_inst|shift_reg~43 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \piso_inst|shift_reg[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~43_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[37] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \piso_inst|shift_reg~40 (
// Equation(s):
// \piso_inst|shift_reg~40_combout  = ( \piso_inst|shift_reg [37] ) # ( !\piso_inst|shift_reg [37] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~40 .extended_lut = "off";
defparam \piso_inst|shift_reg~40 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N38
dffeas \piso_inst|shift_reg[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~40_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[45] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \piso_inst|shift_reg~34 (
// Equation(s):
// \piso_inst|shift_reg~34_combout  = ( \piso_inst|shift_reg [45] ) # ( !\piso_inst|shift_reg [45] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|PISO_load~q ),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~34 .extended_lut = "off";
defparam \piso_inst|shift_reg~34 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N49
dffeas \piso_inst|shift_reg[53] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~34_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[53] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N18
cyclonev_lcell_comb \piso_inst|shift_reg~31 (
// Equation(s):
// \piso_inst|shift_reg~31_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [53] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [53]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~31 .extended_lut = "off";
defparam \piso_inst|shift_reg~31 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N20
dffeas \piso_inst|shift_reg[61] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~31_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[61] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N54
cyclonev_lcell_comb \piso_inst|shift_reg~27 (
// Equation(s):
// \piso_inst|shift_reg~27_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [61] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [61]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~27 .extended_lut = "off";
defparam \piso_inst|shift_reg~27 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N55
dffeas \piso_inst|shift_reg[69] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~27_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[69] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N42
cyclonev_lcell_comb \piso_inst|shift_reg[77]~feeder (
// Equation(s):
// \piso_inst|shift_reg[77]~feeder_combout  = ( \piso_inst|shift_reg [69] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [69]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[77]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[77]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[77]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|shift_reg[77]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N43
dffeas \piso_inst|shift_reg[77] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[77]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[77] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N33
cyclonev_lcell_comb \piso_inst|shift_reg~17 (
// Equation(s):
// \piso_inst|shift_reg~17_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [77] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [77]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~17 .extended_lut = "off";
defparam \piso_inst|shift_reg~17 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N34
dffeas \piso_inst|shift_reg[85] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[85] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \piso_inst|shift_reg[93] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [85]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[93] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N57
cyclonev_lcell_comb \piso_inst|shift_reg~11 (
// Equation(s):
// \piso_inst|shift_reg~11_combout  = ( \piso_inst|shift_reg [93] ) # ( !\piso_inst|shift_reg [93] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [93]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~11 .extended_lut = "off";
defparam \piso_inst|shift_reg~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N58
dffeas \piso_inst|shift_reg[101] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[101] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[101] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N42
cyclonev_lcell_comb \piso_inst|shift_reg~7 (
// Equation(s):
// \piso_inst|shift_reg~7_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [101] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [101]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~7 .extended_lut = "off";
defparam \piso_inst|shift_reg~7 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N43
dffeas \piso_inst|shift_reg[109] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[109] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[109] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \piso_inst|shift_reg[117] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [109]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[117] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[117] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \piso_inst|shift_reg[125]~feeder (
// Equation(s):
// \piso_inst|shift_reg[125]~feeder_combout  = ( \piso_inst|shift_reg [117] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [117]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[125]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[125]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[125]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|shift_reg[125]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \piso_inst|shift_reg[125] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[125]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[125] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[125] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \piso_inst|serial_out[7]~0 (
// Equation(s):
// \piso_inst|serial_out[7]~0_combout  = ( !\controller_inst|PISO_load~q  & ( \piso_inst|empty~DUPLICATE_q  & ( \controller_inst|state.START_UART_Tx~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.START_UART_Tx~q ),
	.datae(!\controller_inst|PISO_load~q ),
	.dataf(!\piso_inst|empty~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|serial_out[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|serial_out[7]~0 .extended_lut = "off";
defparam \piso_inst|serial_out[7]~0 .lut_mask = 64'h0000000000FF0000;
defparam \piso_inst|serial_out[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N10
dffeas \piso_inst|serial_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [125]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[5] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \UART_REG|data_out[5]~feeder (
// Equation(s):
// \UART_REG|data_out[5]~feeder_combout  = ( \piso_inst|serial_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|serial_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_REG|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_REG|data_out[5]~feeder .extended_lut = "off";
defparam \UART_REG|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_REG|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N21
cyclonev_lcell_comb \controller_inst|WideOr0~0 (
// Equation(s):
// \controller_inst|WideOr0~0_combout  = ( \controller_inst|state.WAIT_DONE~DUPLICATE_q  ) # ( !\controller_inst|state.WAIT_DONE~DUPLICATE_q  & ( \controller_inst|state.START_UART_Tx~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|state.START_UART_Tx~q ),
	.datae(gnd),
	.dataf(!\controller_inst|state.WAIT_DONE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller_inst|WideOr0~0 .extended_lut = "off";
defparam \controller_inst|WideOr0~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \controller_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N23
dffeas \controller_inst|EN_UDR (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller_inst|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller_inst|EN_UDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller_inst|EN_UDR .is_wysiwyg = "true";
defparam \controller_inst|EN_UDR .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \UART_REG|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UART_REG|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[5] .is_wysiwyg = "true";
defparam \UART_REG|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N51
cyclonev_lcell_comb \UTx|data~0 (
// Equation(s):
// \UTx|data~0_combout  = ( \UART_REG|data_out [5] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|tx_start~DUPLICATE_q ),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~0 .extended_lut = "off";
defparam \UTx|data~0 .lut_mask = 64'h00000000000F000F;
defparam \UTx|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N20
dffeas \UTx|state.101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|state.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|state.101 .is_wysiwyg = "true";
defparam \UTx|state.101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N48
cyclonev_lcell_comb \UTx|Selector13~0 (
// Equation(s):
// \UTx|Selector13~0_combout  = ( \UTx|state.101~q  ) # ( !\UTx|state.101~q  & ( \UTx|state.010~q  ) )

	.dataa(gnd),
	.datab(!\UTx|state.010~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\UTx|state.101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector13~0 .extended_lut = "off";
defparam \UTx|Selector13~0 .lut_mask = 64'h33333333FFFFFFFF;
defparam \UTx|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N53
dffeas \UTx|data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[5] .is_wysiwyg = "true";
defparam \UTx|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N12
cyclonev_lcell_comb \piso_inst|shift_reg[34]~feeder (
// Equation(s):
// \piso_inst|shift_reg[34]~feeder_combout  = \piso_inst|shift_reg [26]

	.dataa(gnd),
	.datab(!\piso_inst|shift_reg [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[34]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[34]~feeder .lut_mask = 64'h3333333333333333;
defparam \piso_inst|shift_reg[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \piso_inst|shift_reg[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[34] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N21
cyclonev_lcell_comb \piso_inst|shift_reg~48 (
// Equation(s):
// \piso_inst|shift_reg~48_combout  = ( \piso_inst|shift_reg [34] ) # ( !\piso_inst|shift_reg [34] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~48 .extended_lut = "off";
defparam \piso_inst|shift_reg~48 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \piso_inst|shift_reg[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~48_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[33] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \piso_inst|shift_reg~46 (
// Equation(s):
// \piso_inst|shift_reg~46_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [33] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [33]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~46 .extended_lut = "off";
defparam \piso_inst|shift_reg~46 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \piso_inst|shift_reg[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~46_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[38] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \piso_inst|shift_reg~42 (
// Equation(s):
// \piso_inst|shift_reg~42_combout  = ( \piso_inst|shift_reg [38] ) # ( !\piso_inst|shift_reg [38] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~42 .extended_lut = "off";
defparam \piso_inst|shift_reg~42 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N38
dffeas \piso_inst|shift_reg[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~42_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[46] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \piso_inst|shift_reg~39 (
// Equation(s):
// \piso_inst|shift_reg~39_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [46] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [46]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~39 .extended_lut = "off";
defparam \piso_inst|shift_reg~39 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \piso_inst|shift_reg[54] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~39_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[54] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \piso_inst|shift_reg~33 (
// Equation(s):
// \piso_inst|shift_reg~33_combout  = ( \piso_inst|shift_reg [54] ) # ( !\piso_inst|shift_reg [54] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~33 .extended_lut = "off";
defparam \piso_inst|shift_reg~33 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N56
dffeas \piso_inst|shift_reg[62] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~33_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[62] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N58
dffeas \piso_inst|shift_reg[70] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [62]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[70] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \piso_inst|shift_reg~26 (
// Equation(s):
// \piso_inst|shift_reg~26_combout  = ( \piso_inst|shift_reg [70] ) # ( !\piso_inst|shift_reg [70] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [70]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~26 .extended_lut = "off";
defparam \piso_inst|shift_reg~26 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \piso_inst|shift_reg[78] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~26_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[78] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N12
cyclonev_lcell_comb \piso_inst|shift_reg~20 (
// Equation(s):
// \piso_inst|shift_reg~20_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [78] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [78]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~20 .extended_lut = "off";
defparam \piso_inst|shift_reg~20 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \piso_inst|shift_reg[86] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[86] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N33
cyclonev_lcell_comb \piso_inst|shift_reg~16 (
// Equation(s):
// \piso_inst|shift_reg~16_combout  = ( \piso_inst|shift_reg [86] ) # ( !\piso_inst|shift_reg [86] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~16 .extended_lut = "off";
defparam \piso_inst|shift_reg~16 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N34
dffeas \piso_inst|shift_reg[94] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[94] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[94] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N35
dffeas \piso_inst|shift_reg[102] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [94]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[102] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[102] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N39
cyclonev_lcell_comb \piso_inst|shift_reg~10 (
// Equation(s):
// \piso_inst|shift_reg~10_combout  = ( \piso_inst|shift_reg [102] ) # ( !\piso_inst|shift_reg [102] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [102]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~10 .extended_lut = "off";
defparam \piso_inst|shift_reg~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \piso_inst|shift_reg[110] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[110] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[110] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N18
cyclonev_lcell_comb \piso_inst|shift_reg~6 (
// Equation(s):
// \piso_inst|shift_reg~6_combout  = ( \piso_inst|shift_reg [110] ) # ( !\piso_inst|shift_reg [110] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [110]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~6 .extended_lut = "off";
defparam \piso_inst|shift_reg~6 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \piso_inst|shift_reg[118] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg~6_combout ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[118] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[118] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N40
dffeas \piso_inst|shift_reg[126] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [118]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[126] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[126] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N6
cyclonev_lcell_comb \piso_inst|serial_out[6]~feeder (
// Equation(s):
// \piso_inst|serial_out[6]~feeder_combout  = ( \piso_inst|shift_reg [126] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [126]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|serial_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|serial_out[6]~feeder .extended_lut = "off";
defparam \piso_inst|serial_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|serial_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \piso_inst|serial_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|serial_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[6] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y3_N13
dffeas \UART_REG|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|serial_out [6]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[6] .is_wysiwyg = "true";
defparam \UART_REG|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N36
cyclonev_lcell_comb \UTx|data~3 (
// Equation(s):
// \UTx|data~3_combout  = ( \UART_REG|data_out [6] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(!\controller_inst|tx_start~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~3 .extended_lut = "off";
defparam \UTx|data~3 .lut_mask = 64'h0000000000330033;
defparam \UTx|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N49
dffeas \UTx|data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\UTx|data~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(vcc),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[6] .is_wysiwyg = "true";
defparam \UTx|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N54
cyclonev_lcell_comb \piso_inst|shift_reg[31]~feeder (
// Equation(s):
// \piso_inst|shift_reg[31]~feeder_combout  = ( \piso_inst|shift_reg [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[31]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|shift_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N56
dffeas \piso_inst|shift_reg[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[31] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N50
dffeas \piso_inst|shift_reg[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [31]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[39] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N21
cyclonev_lcell_comb \piso_inst|shift_reg~41 (
// Equation(s):
// \piso_inst|shift_reg~41_combout  = ( \piso_inst|shift_reg [39] ) # ( !\piso_inst|shift_reg [39] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~41 .extended_lut = "off";
defparam \piso_inst|shift_reg~41 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N22
dffeas \piso_inst|shift_reg[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~41_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[47] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N18
cyclonev_lcell_comb \piso_inst|shift_reg~35 (
// Equation(s):
// \piso_inst|shift_reg~35_combout  = ( \piso_inst|shift_reg [47] ) # ( !\piso_inst|shift_reg [47] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~35 .extended_lut = "off";
defparam \piso_inst|shift_reg~35 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N20
dffeas \piso_inst|shift_reg[55] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~35_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[55] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N2
dffeas \piso_inst|shift_reg[63] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [55]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[63] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N59
dffeas \piso_inst|shift_reg[71] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [63]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[71] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N15
cyclonev_lcell_comb \piso_inst|shift_reg[79]~feeder (
// Equation(s):
// \piso_inst|shift_reg[79]~feeder_combout  = \piso_inst|shift_reg [71]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [71]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[79]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[79]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[79]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \piso_inst|shift_reg[79]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N16
dffeas \piso_inst|shift_reg[79] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[79] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N29
dffeas \piso_inst|shift_reg[87] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [79]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[87] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[87] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N31
dffeas \piso_inst|shift_reg[95] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [87]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[95] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[95] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N13
dffeas \piso_inst|shift_reg[103] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [95]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[103] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[103] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N37
dffeas \piso_inst|shift_reg[111] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [103]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[111] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[111] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \piso_inst|shift_reg[119] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [111]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[119] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[119] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \piso_inst|shift_reg[127] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [119]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[127] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[127] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N36
cyclonev_lcell_comb \piso_inst|serial_out[7]~feeder (
// Equation(s):
// \piso_inst|serial_out[7]~feeder_combout  = ( \piso_inst|shift_reg [127] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [127]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|serial_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|serial_out[7]~feeder .extended_lut = "off";
defparam \piso_inst|serial_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|serial_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \piso_inst|serial_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|serial_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[7] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \UART_REG|data_out[7]~feeder (
// Equation(s):
// \UART_REG|data_out[7]~feeder_combout  = ( \piso_inst|serial_out [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|serial_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_REG|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_REG|data_out[7]~feeder .extended_lut = "off";
defparam \UART_REG|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_REG|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \UART_REG|data_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UART_REG|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[7] .is_wysiwyg = "true";
defparam \UART_REG|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N24
cyclonev_lcell_comb \UTx|data~1 (
// Equation(s):
// \UTx|data~1_combout  = ( \UART_REG|data_out [7] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(!\controller_inst|tx_start~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~1 .extended_lut = "off";
defparam \UTx|data~1 .lut_mask = 64'h0000000000330033;
defparam \UTx|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N26
dffeas \UTx|data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[7] .is_wysiwyg = "true";
defparam \UTx|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \piso_inst|shift_reg[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [33]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[41] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N25
dffeas \piso_inst|shift_reg[49] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [41]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[49] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \piso_inst|shift_reg~37 (
// Equation(s):
// \piso_inst|shift_reg~37_combout  = ( \piso_inst|shift_reg [49] ) # ( !\piso_inst|shift_reg [49] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~37 .extended_lut = "off";
defparam \piso_inst|shift_reg~37 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \piso_inst|shift_reg[57] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~37_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[57] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \piso_inst|shift_reg~32 (
// Equation(s):
// \piso_inst|shift_reg~32_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [57] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [57]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~32 .extended_lut = "off";
defparam \piso_inst|shift_reg~32 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N43
dffeas \piso_inst|shift_reg[65] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~32_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[65] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \piso_inst|shift_reg~28 (
// Equation(s):
// \piso_inst|shift_reg~28_combout  = ( \piso_inst|shift_reg [65] ) # ( !\piso_inst|shift_reg [65] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [65]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~28 .extended_lut = "off";
defparam \piso_inst|shift_reg~28 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N34
dffeas \piso_inst|shift_reg[73] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~28_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[73] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \piso_inst|shift_reg~22 (
// Equation(s):
// \piso_inst|shift_reg~22_combout  = ( \piso_inst|shift_reg [73] ) # ( !\piso_inst|shift_reg [73] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [73]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~22 .extended_lut = "off";
defparam \piso_inst|shift_reg~22 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N32
dffeas \piso_inst|shift_reg[81] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~22_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[81] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N39
cyclonev_lcell_comb \piso_inst|shift_reg~19 (
// Equation(s):
// \piso_inst|shift_reg~19_combout  = ( \piso_inst|shift_reg [81] ) # ( !\piso_inst|shift_reg [81] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [81]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~19 .extended_lut = "off";
defparam \piso_inst|shift_reg~19 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N41
dffeas \piso_inst|shift_reg[89] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[89] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[89] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \piso_inst|shift_reg[97] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [89]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[97] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N24
cyclonev_lcell_comb \piso_inst|shift_reg~12 (
// Equation(s):
// \piso_inst|shift_reg~12_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [97] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [97]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~12 .extended_lut = "off";
defparam \piso_inst|shift_reg~12 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \piso_inst|shift_reg[105] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[105] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[105] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \piso_inst|shift_reg~8 (
// Equation(s):
// \piso_inst|shift_reg~8_combout  = ( \piso_inst|shift_reg [105] ) # ( !\piso_inst|shift_reg [105] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|PISO_load~q ),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [105]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~8 .extended_lut = "off";
defparam \piso_inst|shift_reg~8 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N35
dffeas \piso_inst|shift_reg[113] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[113] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[113] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N34
dffeas \piso_inst|shift_reg[121] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [113]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[121] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[121] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N9
cyclonev_lcell_comb \piso_inst|serial_out[1]~feeder (
// Equation(s):
// \piso_inst|serial_out[1]~feeder_combout  = ( \piso_inst|shift_reg [121] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [121]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|serial_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|serial_out[1]~feeder .extended_lut = "off";
defparam \piso_inst|serial_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|serial_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N11
dffeas \piso_inst|serial_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|serial_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[1] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N46
dffeas \UART_REG|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|serial_out [1]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[1] .is_wysiwyg = "true";
defparam \UART_REG|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N42
cyclonev_lcell_comb \UTx|data~4 (
// Equation(s):
// \UTx|data~4_combout  = ( \UART_REG|data_out [1] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(!\controller_inst|tx_start~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~4 .extended_lut = "off";
defparam \UTx|data~4 .lut_mask = 64'h0000000000330033;
defparam \UTx|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N44
dffeas \UTx|data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[1] .is_wysiwyg = "true";
defparam \UTx|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N8
dffeas \piso_inst|shift_reg[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [34]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[42] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N10
dffeas \piso_inst|shift_reg[50] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [42]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[50] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N14
dffeas \piso_inst|shift_reg[58] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [50]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[58] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N55
dffeas \piso_inst|shift_reg[66] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [58]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[66] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N30
cyclonev_lcell_comb \piso_inst|shift_reg[74]~feeder (
// Equation(s):
// \piso_inst|shift_reg[74]~feeder_combout  = \piso_inst|shift_reg [66]

	.dataa(gnd),
	.datab(!\piso_inst|shift_reg [66]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[74]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[74]~feeder .lut_mask = 64'h3333333333333333;
defparam \piso_inst|shift_reg[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \piso_inst|shift_reg[74] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[74] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[74] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N9
cyclonev_lcell_comb \piso_inst|shift_reg~25 (
// Equation(s):
// \piso_inst|shift_reg~25_combout  = (\controller_inst|PISO_load~q ) # (\piso_inst|shift_reg [74])

	.dataa(!\piso_inst|shift_reg [74]),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~25 .extended_lut = "off";
defparam \piso_inst|shift_reg~25 .lut_mask = 64'h7777777777777777;
defparam \piso_inst|shift_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \piso_inst|shift_reg[82] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~25_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[82] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \piso_inst|shift_reg[90] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [82]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[90] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N26
dffeas \piso_inst|shift_reg[98] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [90]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[98] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N15
cyclonev_lcell_comb \piso_inst|shift_reg~13 (
// Equation(s):
// \piso_inst|shift_reg~13_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [98] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [98]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~13 .extended_lut = "off";
defparam \piso_inst|shift_reg~13 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N16
dffeas \piso_inst|shift_reg[106] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[106] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[106] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \piso_inst|shift_reg[114] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [106]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[114] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N0
cyclonev_lcell_comb \piso_inst|shift_reg~5 (
// Equation(s):
// \piso_inst|shift_reg~5_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [114] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [114]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~5 .extended_lut = "off";
defparam \piso_inst|shift_reg~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \piso_inst|shift_reg[122] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[122] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[122] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N52
dffeas \piso_inst|serial_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [122]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[2] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \UART_REG|data_out[2]~feeder (
// Equation(s):
// \UART_REG|data_out[2]~feeder_combout  = ( \piso_inst|serial_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|serial_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_REG|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_REG|data_out[2]~feeder .extended_lut = "off";
defparam \UART_REG|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_REG|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \UART_REG|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UART_REG|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[2] .is_wysiwyg = "true";
defparam \UART_REG|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N27
cyclonev_lcell_comb \UTx|data~7 (
// Equation(s):
// \UTx|data~7_combout  = ( \UART_REG|data_out [2] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|tx_start~DUPLICATE_q ),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~7 .extended_lut = "off";
defparam \UTx|data~7 .lut_mask = 64'h00000000000F000F;
defparam \UTx|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N29
dffeas \UTx|data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[2] .is_wysiwyg = "true";
defparam \UTx|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N4
dffeas \piso_inst|shift_reg[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [39]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[35] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \piso_inst|shift_reg~44 (
// Equation(s):
// \piso_inst|shift_reg~44_combout  = ( \piso_inst|shift_reg [35] ) # ( !\piso_inst|shift_reg [35] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~44 .extended_lut = "off";
defparam \piso_inst|shift_reg~44 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N47
dffeas \piso_inst|shift_reg[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~44_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[43] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N16
dffeas \piso_inst|shift_reg[51] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [43]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[51] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N21
cyclonev_lcell_comb \piso_inst|shift_reg~36 (
// Equation(s):
// \piso_inst|shift_reg~36_combout  = ( \piso_inst|shift_reg [51] ) # ( !\piso_inst|shift_reg [51] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~36 .extended_lut = "off";
defparam \piso_inst|shift_reg~36 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \piso_inst|shift_reg[59] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~36_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[59] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \piso_inst|shift_reg[67] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [59]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[67] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N45
cyclonev_lcell_comb \piso_inst|shift_reg~29 (
// Equation(s):
// \piso_inst|shift_reg~29_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [67] ) )

	.dataa(gnd),
	.datab(!\piso_inst|shift_reg [67]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~29 .extended_lut = "off";
defparam \piso_inst|shift_reg~29 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N46
dffeas \piso_inst|shift_reg[75] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~29_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[75] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N24
cyclonev_lcell_comb \piso_inst|shift_reg~23 (
// Equation(s):
// \piso_inst|shift_reg~23_combout  = ( \piso_inst|shift_reg [75] & ( \controller_inst|PISO_load~q  ) ) # ( !\piso_inst|shift_reg [75] & ( \controller_inst|PISO_load~q  ) ) # ( \piso_inst|shift_reg [75] & ( !\controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\piso_inst|shift_reg [75]),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~23 .extended_lut = "off";
defparam \piso_inst|shift_reg~23 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \piso_inst|shift_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \piso_inst|shift_reg[83] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~23_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[83] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N30
cyclonev_lcell_comb \piso_inst|shift_reg[91]~feeder (
// Equation(s):
// \piso_inst|shift_reg[91]~feeder_combout  = \piso_inst|shift_reg [83]

	.dataa(gnd),
	.datab(!\piso_inst|shift_reg [83]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg[91]~feeder .extended_lut = "off";
defparam \piso_inst|shift_reg[91]~feeder .lut_mask = 64'h3333333333333333;
defparam \piso_inst|shift_reg[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \piso_inst|shift_reg[91] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[91] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \piso_inst|shift_reg[99] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [91]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[99] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N35
dffeas \piso_inst|shift_reg[107] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [99]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[107] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[107] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N3
cyclonev_lcell_comb \piso_inst|shift_reg~9 (
// Equation(s):
// \piso_inst|shift_reg~9_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [107] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [107]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~9 .extended_lut = "off";
defparam \piso_inst|shift_reg~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N4
dffeas \piso_inst|shift_reg[115] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[115] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \piso_inst|shift_reg~3 (
// Equation(s):
// \piso_inst|shift_reg~3_combout  = ( \piso_inst|shift_reg [115] ) # ( !\piso_inst|shift_reg [115] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|PISO_load~q ),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [115]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~3 .extended_lut = "off";
defparam \piso_inst|shift_reg~3 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \piso_inst|shift_reg[123] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[123] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[123] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N49
dffeas \piso_inst|serial_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [123]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[3] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N36
cyclonev_lcell_comb \UART_REG|data_out[3]~feeder (
// Equation(s):
// \UART_REG|data_out[3]~feeder_combout  = ( \piso_inst|serial_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|serial_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_REG|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_REG|data_out[3]~feeder .extended_lut = "off";
defparam \UART_REG|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_REG|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N37
dffeas \UART_REG|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UART_REG|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[3] .is_wysiwyg = "true";
defparam \UART_REG|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N54
cyclonev_lcell_comb \UTx|data~5 (
// Equation(s):
// \UTx|data~5_combout  = ( \UART_REG|data_out [3] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(!\controller_inst|tx_start~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~5 .extended_lut = "off";
defparam \UTx|data~5 .lut_mask = 64'h0000000000330033;
defparam \UTx|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N55
dffeas \UTx|data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[3] .is_wysiwyg = "true";
defparam \UTx|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \piso_inst|shift_reg[47]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~41_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg[47]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[47]~DUPLICATE .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[47]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \piso_inst|shift_reg[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg[47]~DUPLICATE_q ),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[32] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N45
cyclonev_lcell_comb \piso_inst|shift_reg~45 (
// Equation(s):
// \piso_inst|shift_reg~45_combout  = ( \piso_inst|shift_reg [32] ) # ( !\piso_inst|shift_reg [32] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~45 .extended_lut = "off";
defparam \piso_inst|shift_reg~45 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N47
dffeas \piso_inst|shift_reg[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~45_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[40] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N28
dffeas \piso_inst|shift_reg[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [40]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[48] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N51
cyclonev_lcell_comb \piso_inst|shift_reg~38 (
// Equation(s):
// \piso_inst|shift_reg~38_combout  = ( \piso_inst|shift_reg [48] ) # ( !\piso_inst|shift_reg [48] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~38 .extended_lut = "off";
defparam \piso_inst|shift_reg~38 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N52
dffeas \piso_inst|shift_reg[56] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~38_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[56] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N44
dffeas \piso_inst|shift_reg[64] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [56]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[64] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \piso_inst|shift_reg~30 (
// Equation(s):
// \piso_inst|shift_reg~30_combout  = ( \piso_inst|shift_reg [64] ) # ( !\piso_inst|shift_reg [64] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [64]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~30 .extended_lut = "off";
defparam \piso_inst|shift_reg~30 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N16
dffeas \piso_inst|shift_reg[72] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~30_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[72] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \piso_inst|shift_reg~24 (
// Equation(s):
// \piso_inst|shift_reg~24_combout  = ( \piso_inst|shift_reg [72] ) # ( !\piso_inst|shift_reg [72] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~24 .extended_lut = "off";
defparam \piso_inst|shift_reg~24 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N52
dffeas \piso_inst|shift_reg[80] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~24_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[80] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \piso_inst|shift_reg[88] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [80]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[88] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \piso_inst|shift_reg~15 (
// Equation(s):
// \piso_inst|shift_reg~15_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [88] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [88]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~15 .extended_lut = "off";
defparam \piso_inst|shift_reg~15 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \piso_inst|shift_reg[96] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[96] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[96] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N16
dffeas \piso_inst|shift_reg[104] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [96]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[104] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[104] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N32
dffeas \piso_inst|shift_reg[112] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [104]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[112] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[112] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y4_N15
cyclonev_lcell_comb \piso_inst|shift_reg~4 (
// Equation(s):
// \piso_inst|shift_reg~4_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [112] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\piso_inst|shift_reg [112]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~4 .extended_lut = "off";
defparam \piso_inst|shift_reg~4 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \piso_inst|shift_reg[120] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[120] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[120] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \piso_inst|serial_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [120]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[0] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \UART_REG|data_out[0]~feeder (
// Equation(s):
// \UART_REG|data_out[0]~feeder_combout  = ( \piso_inst|serial_out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|serial_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UART_REG|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UART_REG|data_out[0]~feeder .extended_lut = "off";
defparam \UART_REG|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \UART_REG|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N10
dffeas \UART_REG|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UART_REG|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[0] .is_wysiwyg = "true";
defparam \UART_REG|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N57
cyclonev_lcell_comb \UTx|data~6 (
// Equation(s):
// \UTx|data~6_combout  = ( \UART_REG|data_out [0] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|tx_start~DUPLICATE_q ),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~6 .extended_lut = "off";
defparam \UTx|data~6 .lut_mask = 64'h00000000000F000F;
defparam \UTx|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N59
dffeas \UTx|data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[0] .is_wysiwyg = "true";
defparam \UTx|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N12
cyclonev_lcell_comb \UTx|Mux0~4 (
// Equation(s):
// \UTx|Mux0~4_combout  = ( !\UTx|bitIdx[1]~DUPLICATE_q  & ( (!\UTx|bitIdx[0]~DUPLICATE_q  & (((\UTx|data [0] & ((!\UTx|bitIdx [2])))))) # (\UTx|bitIdx[0]~DUPLICATE_q  & ((((\UTx|bitIdx [2]))) # (\UTx|data [1]))) ) ) # ( \UTx|bitIdx[1]~DUPLICATE_q  & ( 
// (!\UTx|bitIdx[0]~DUPLICATE_q  & (((\UTx|data [2] & ((!\UTx|bitIdx [2])))))) # (\UTx|bitIdx[0]~DUPLICATE_q  & ((((\UTx|bitIdx [2]) # (\UTx|data [3]))))) ) )

	.dataa(!\UTx|bitIdx[0]~DUPLICATE_q ),
	.datab(!\UTx|data [1]),
	.datac(!\UTx|data [2]),
	.datad(!\UTx|data [3]),
	.datae(!\UTx|bitIdx[1]~DUPLICATE_q ),
	.dataf(!\UTx|bitIdx [2]),
	.datag(!\UTx|data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Mux0~4 .extended_lut = "on";
defparam \UTx|Mux0~4 .lut_mask = 64'h1B1B0A5F55555555;
defparam \UTx|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N23
dffeas \piso_inst|shift_reg[68] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [67]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[68] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N57
cyclonev_lcell_comb \piso_inst|shift_reg~21 (
// Equation(s):
// \piso_inst|shift_reg~21_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [68] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [68]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~21 .extended_lut = "off";
defparam \piso_inst|shift_reg~21 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N58
dffeas \piso_inst|shift_reg[76] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~21_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[76] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N48
cyclonev_lcell_comb \piso_inst|shift_reg~18 (
// Equation(s):
// \piso_inst|shift_reg~18_combout  = ( \piso_inst|shift_reg [76] ) # ( !\piso_inst|shift_reg [76] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(!\controller_inst|PISO_load~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~18 .extended_lut = "off";
defparam \piso_inst|shift_reg~18 .lut_mask = 64'h33333333FFFFFFFF;
defparam \piso_inst|shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y4_N49
dffeas \piso_inst|shift_reg[84] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[84] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N42
cyclonev_lcell_comb \piso_inst|shift_reg~14 (
// Equation(s):
// \piso_inst|shift_reg~14_combout  = ( \piso_inst|shift_reg [84] ) # ( !\piso_inst|shift_reg [84] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|PISO_load~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~14 .extended_lut = "off";
defparam \piso_inst|shift_reg~14 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \piso_inst|shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N43
dffeas \piso_inst|shift_reg[92] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[92] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \piso_inst|shift_reg[100] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [92]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[100] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N47
dffeas \piso_inst|shift_reg[108] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|shift_reg [100]),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(\controller_inst|PISO_load~q ),
	.sload(vcc),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[108] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[108] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N39
cyclonev_lcell_comb \piso_inst|shift_reg~2 (
// Equation(s):
// \piso_inst|shift_reg~2_combout  = ( \controller_inst|PISO_load~q  ) # ( !\controller_inst|PISO_load~q  & ( \piso_inst|shift_reg [108] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\piso_inst|shift_reg [108]),
	.datae(gnd),
	.dataf(!\controller_inst|PISO_load~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~2 .extended_lut = "off";
defparam \piso_inst|shift_reg~2 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N41
dffeas \piso_inst|shift_reg[116] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[116] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \piso_inst|shift_reg~1 (
// Equation(s):
// \piso_inst|shift_reg~1_combout  = ( \piso_inst|shift_reg [116] ) # ( !\piso_inst|shift_reg [116] & ( \controller_inst|PISO_load~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller_inst|PISO_load~q ),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [116]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|shift_reg~1 .extended_lut = "off";
defparam \piso_inst|shift_reg~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \piso_inst|shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \piso_inst|shift_reg[124] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|shift_reg[67]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|shift_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|shift_reg[124] .is_wysiwyg = "true";
defparam \piso_inst|shift_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y4_N39
cyclonev_lcell_comb \piso_inst|serial_out[4]~feeder (
// Equation(s):
// \piso_inst|serial_out[4]~feeder_combout  = ( \piso_inst|shift_reg [124] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\piso_inst|shift_reg [124]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\piso_inst|serial_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \piso_inst|serial_out[4]~feeder .extended_lut = "off";
defparam \piso_inst|serial_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \piso_inst|serial_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N40
dffeas \piso_inst|serial_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\piso_inst|serial_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\comb~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\piso_inst|serial_out[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\piso_inst|serial_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \piso_inst|serial_out[4] .is_wysiwyg = "true";
defparam \piso_inst|serial_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N4
dffeas \UART_REG|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\piso_inst|serial_out [4]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controller_inst|EN_UDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_REG|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_REG|data_out[4] .is_wysiwyg = "true";
defparam \UART_REG|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N45
cyclonev_lcell_comb \UTx|data~2 (
// Equation(s):
// \UTx|data~2_combout  = ( \UART_REG|data_out [4] & ( (\controller_inst|tx_start~DUPLICATE_q  & \controller_inst|EnTx~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller_inst|tx_start~DUPLICATE_q ),
	.datad(!\controller_inst|EnTx~q ),
	.datae(gnd),
	.dataf(!\UART_REG|data_out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|data~2 .extended_lut = "off";
defparam \UTx|data~2 .lut_mask = 64'h00000000000F000F;
defparam \UTx|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N47
dffeas \UTx|data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\UTx|state.010~q ),
	.sload(gnd),
	.ena(\UTx|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|data[4] .is_wysiwyg = "true";
defparam \UTx|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \UTx|Mux0~0 (
// Equation(s):
// \UTx|Mux0~0_combout  = ( !\UTx|bitIdx[1]~DUPLICATE_q  & ( (!\UTx|bitIdx [2] & ((((\UTx|Mux0~4_combout ))))) # (\UTx|bitIdx [2] & (((!\UTx|Mux0~4_combout  & ((\UTx|data [4]))) # (\UTx|Mux0~4_combout  & (\UTx|data [5]))))) ) ) # ( \UTx|bitIdx[1]~DUPLICATE_q 
//  & ( ((!\UTx|bitIdx [2] & (((\UTx|Mux0~4_combout )))) # (\UTx|bitIdx [2] & ((!\UTx|Mux0~4_combout  & (\UTx|data [6])) # (\UTx|Mux0~4_combout  & ((\UTx|data [7])))))) ) )

	.dataa(!\UTx|data [5]),
	.datab(!\UTx|bitIdx [2]),
	.datac(!\UTx|data [6]),
	.datad(!\UTx|data [7]),
	.datae(!\UTx|bitIdx[1]~DUPLICATE_q ),
	.dataf(!\UTx|Mux0~4_combout ),
	.datag(!\UTx|data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Mux0~0 .extended_lut = "on";
defparam \UTx|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \UTx|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N6
cyclonev_lcell_comb \UTx|Selector0~0 (
// Equation(s):
// \UTx|Selector0~0_combout  = ( \UTx|out~q  & ( \UTx|Mux0~0_combout  & ( (!\UTx|state.001~DUPLICATE_q ) # (((\UTx|state.010~q ) # (\UTx|state.100~q )) # (\UTx|state.101~DUPLICATE_q )) ) ) ) # ( !\UTx|out~q  & ( \UTx|Mux0~0_combout  & ( (\UTx|state.010~q ) # 
// (\UTx|state.100~q ) ) ) ) # ( \UTx|out~q  & ( !\UTx|Mux0~0_combout  & ( (!\UTx|state.001~DUPLICATE_q ) # ((\UTx|state.010~q ) # (\UTx|state.101~DUPLICATE_q )) ) ) ) # ( !\UTx|out~q  & ( !\UTx|Mux0~0_combout  & ( \UTx|state.010~q  ) ) )

	.dataa(!\UTx|state.001~DUPLICATE_q ),
	.datab(!\UTx|state.101~DUPLICATE_q ),
	.datac(!\UTx|state.100~q ),
	.datad(!\UTx|state.010~q ),
	.datae(!\UTx|out~q ),
	.dataf(!\UTx|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\UTx|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \UTx|Selector0~0 .extended_lut = "off";
defparam \UTx|Selector0~0 .lut_mask = 64'h00FFBBFF0FFFBFFF;
defparam \UTx|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y3_N7
dffeas \UTx|out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\UTx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UTx|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UTx|out .is_wysiwyg = "true";
defparam \UTx|out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
