<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 57</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page57-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce057.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:774px;white-space:nowrap" class="ft00">Vol. 3A&#160;1-5</p>
<p style="position:absolute;top:47px;left:712px;white-space:nowrap" class="ft01">ABOUT THIS MANUAL</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft07"><b>Chapter 16&#160;— Interpreting&#160;Machine-Check Error&#160;Codes.&#160;</b>Gives an example of how to&#160;interpret&#160;the error codes&#160;<br/>for&#160;a machine-check error that occurred on a&#160;P6&#160;family&#160;processor.<br/><b>Chapter 17 —&#160;Debug, Branch Profile, TSC, and&#160;Resource Monitoring Features.</b>&#160;Describes the&#160;debugging&#160;<br/>registers and&#160;other debug&#160;mechanism&#160;provided&#160;in Intel 64&#160;or IA-32 processors.&#160;This&#160;chapter&#160;also describes&#160;the&#160;<br/>time-stamp counter.&#160;<br/><b>Chapter 18&#160;— Performance&#160;Monitoring.&#160;</b>Describes the Intel 64 and IA-32 architectures’&#160;facilities for monitoring&#160;<br/>performance.<br/><b>Chapter&#160;19 — Performance-Monitoring Events.&#160;</b>Lists architectural performance&#160;events. Non-architectural&#160;<br/>performance events&#160;(i.e.&#160;model-specific&#160;events) are listed for&#160;each generation&#160;of&#160;microarchitecture.<br/><b>Chapter 20&#160;— 8086&#160;Emulation.</b>&#160;Describes the&#160;real-address and&#160;virtual-8086&#160;modes&#160;of the&#160;IA-32&#160;architecture.<br/><b>Chapter 21 —&#160;Mixing&#160;16-Bit and 32-Bit Code.</b>&#160;Describes&#160;how to mix&#160;16-bit&#160;and 32-bit code modules within the&#160;<br/>same program or&#160;task.<br/><b>Chapter 22 —&#160;IA-32 Architecture&#160;Compatibility.</b>&#160;Describes architectural compatibility among&#160;IA-32&#160;proces-<br/>sors.<br/><b>Chapter&#160;23 — Introduction to Virtual&#160;Machine Extensions.&#160;</b>Describes the&#160;basic&#160;elements&#160;of virtual machine&#160;<br/>architecture and&#160;the virtual machine&#160;extensions&#160;for Intel&#160;64 and&#160;IA-32&#160;Architectures.<br/><b>Chapter 24&#160;— Virtual Machine Control Structures.</b>&#160;Describes components that manage&#160;VMX operation.&#160;These&#160;<br/>include&#160;the&#160;working-VMCS pointer&#160;and the&#160;controlling-VMCS pointer.<br/><b>Chapter 25 — VMX Non-Root Operation.&#160;</b>Describes&#160;the operation of&#160;a VMX&#160;non-root operation. Processor oper-<br/>ation in VMX non-root mode can be restricted programmatically such that certain operations,&#160;events or conditions&#160;<br/>can cause the processor to transfer control from the guest (running in VMX non-root mode)&#160;to&#160;the monitor software&#160;<br/>(running&#160;in VMX root mode).<br/><b>Chapter&#160;26 — VM&#160;Entries.&#160;</b>Describes&#160;VM entries.&#160;VM&#160;entry transitions&#160;the&#160;processor from&#160;the VMM running in&#160;<br/>VMX&#160;root-mode to a VM running in VMX non-root mode. VM-Entry&#160;is performed&#160;by the execution of&#160;VMLAUNCH&#160;or&#160;<br/>VMRESUME instructions.<br/><b>Chapter&#160;27&#160;— VM&#160;Exits.&#160;</b>Describes&#160;VM exits. Certain&#160;events,&#160;operations or&#160;situations while the processor is in&#160;VMX&#160;<br/>non-root&#160;operation&#160;may cause&#160;VM-exit transitions. In&#160;addition, VM exits&#160;can also&#160;occur on failed VM entries.<br/><b>Chapter&#160;28 — VMX&#160;Support&#160;for Address Translation.&#160;</b>Describes virtual-machine extensions&#160;that support&#160;<br/>address&#160;translation and&#160;the&#160;virtualization of&#160;physical memory.<br/><b>Chapter&#160;29&#160;—&#160;APIC&#160;Virtualization and&#160;Virtual Interrupts.&#160;</b>Describes the&#160;VMCS including controls&#160;that enable&#160;<br/>the virtualization&#160;of interrupts&#160;and the Advanced Programmable&#160;Interrupt&#160;Controller&#160;(APIC).<br/><b>Chapter&#160;30&#160;— VMX&#160;Instruction Reference.&#160;</b>Describes&#160;the&#160;virtual-machine&#160;extensions&#160;(VMX). VMX is&#160;intended&#160;<br/>for&#160;a system executive&#160;to&#160;support&#160;virtualization of processor hardware&#160;and a system&#160;software layer&#160;acting as&#160;a host&#160;<br/>to multiple&#160;guest&#160;software environments.<br/><b>Chapter&#160;31&#160;— Virtual-Machine&#160;Monitor Programming Considerations.&#160;</b>Describes&#160;programming consider-<br/>ations for VMMs.&#160;VMMs&#160;manage&#160;virtual machines&#160;(VMs).<br/><b>Chapter&#160;32&#160;— Virtualization&#160;of&#160;System Resources</b>. Describes the virtualization&#160;of&#160;the&#160;system resources. These&#160;<br/>include: debugging facilities,&#160;address&#160;translation,&#160;physical memory,&#160;and microcode update facilities.<br/><b>Chapter 33 — Handling Boundary Conditions in a Virtual&#160;Machine Monitor.</b>&#160;Describes what a&#160;VMM must&#160;<br/>consider&#160;when&#160;handling exceptions, interrupts,&#160;error&#160;conditions, and&#160;transitions between activity&#160;states.<br/><b>Chapter 34&#160;— System Management Mode.&#160;</b>Describes&#160;Intel&#160;64&#160;and IA-32 architectures’ system&#160;management&#160;<br/>mode (SMM)&#160;facilities.<br/><b>Chapter 35&#160;— Model-Specific Registers (MSRs).&#160;</b>Lists&#160;the MSRs&#160;available in&#160;the Pentium processors,&#160;the P6&#160;<br/>family processors,&#160;the Pentium 4, Intel&#160;Xeon, Intel&#160;Core Solo, Intel&#160;Core Duo&#160;processors, and&#160;Intel&#160;Core&#160;2&#160;<br/>processor&#160;family and describes&#160;their functions.<br/><b>Chapter 36 — Intel</b></p>
<p style="position:absolute;top:990px;left:210px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:993px;left:221px;white-space:nowrap" class="ft02"><b>&#160;Processor Trace.&#160;</b>Describes details of Intel</p>
<p style="position:absolute;top:990px;left:522px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:993px;left:532px;white-space:nowrap" class="ft03">&#160;Processor Trace.</p>
<p style="position:absolute;top:1017px;left:69px;white-space:nowrap" class="ft02"><b>Chapter&#160;37 — Introduction to Intel</b></p>
<p style="position:absolute;top:1014px;left:330px;white-space:nowrap" class="ft05"><b>®</b></p>
<p style="position:absolute;top:1017px;left:340px;white-space:nowrap" class="ft02"><b>&#160;Software Guard Extensions.&#160;</b>Provides&#160;an overview of&#160;the&#160;Intel</p>
<p style="position:absolute;top:1014px;left:780px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:1017px;left:791px;white-space:nowrap" class="ft03">&#160;Soft-</p>
<p style="position:absolute;top:1033px;left:69px;white-space:nowrap" class="ft03">ware&#160;Guard Extensions (Intel</p>
<p style="position:absolute;top:1031px;left:266px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:1033px;left:277px;white-space:nowrap" class="ft03">&#160;SGX)&#160;set of&#160;instructions.</p>
</div>
</body>
</html>
