# compile verilog/system verilog design source files
verilog xil_defaultlib  "memory_cir_wrapper_tb_time_synth.v"
sv xil_defaultlib  "../../../../project_4_1.srcs/sim_1/imports/lab_4/memory_cir_wrapper_tb.sv"

# Do not sort compile order
nosort
