python3  -m "efx_dbg.DbgWizard" --device  "T120F324" --family  "Trion" --in_profile_name  "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/debug_profile.wizard.json" --out_dbg_vdb  "debug_top.post.vdb" --out_profile_name  "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/debug_profile.wizard.json" --out_dir  "work_dbg"
efx_map  --allow-const-ram-index "0" --blackbox-error "1" --blast_const_operand_adders "1" --bram_output_regs_packing "1" --create-onehot-fsms "0" --fanout-limit "0" --hdl-compile-unit "1" --infer-clk-enable "3" --infer-sync-set-reset "1" --max_ram "-1" --max_mult "-1" --min-sr-fanout "0" --min-ce-fanout "0" --mode "speed" --mult-auto-pipeline "0" --mult-decomp-retime "0" --operator-sharing "0" --optimize-adder-tree "0" --optimize-zero-init-rom "1" --retiming "1" --seq_opt "1" --seq-opt-sync-only "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo" --family "Trion" --device "T120F324" --root "edb_top" --v "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v" --write-postmap-module "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.post.vdb" --generate_sig_profile "false" --work-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg" --output-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow"
efx_map  --family "Trion" --device "T120F324" --allow-const-ram-index "0" --blackbox-error "1" --blast_const_operand_adders "1" --bram_output_regs_packing "1" --create-onehot-fsms "0" --fanout-limit "0" --hdl-compile-unit "1" --infer-clk-enable "3" --infer-sync-set-reset "1" --max_ram "-1" --max_mult "-1" --min-sr-fanout "0" --min-ce-fanout "0" --mode "speed" --mult-auto-pipeline "0" --mult-decomp-retime "0" --operator-sharing "0" --optimize-adder-tree "0" --optimize-zero-init-rom "1" --retiming "1" --seq_opt "1" --seq-opt-sync-only "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing" --I "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo" --root "ws2812_phy" --vdb "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow/WS2812_Protocol.elab.vdb" --vdb "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.post.vdb" --write-efx-verilog "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/WS2812_Protocol.dbg.map.v" --binary-db "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/WS2812_Protocol.dbg.vdb" --merge_vdbs=1 --conn "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/debug_profile.wizard.json" --generate_sig_profile "false" --work-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg" --output-dir "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow"
python3  "/home/tejas/Downloads/efinity/2023.2/scripts/efx_pt_jtag_util.py" --device "T120F324" --project "WS2812_Protocol" --design_file "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/WS2812_Protocol.peri.xml" --action "add" --jtag_user "JTAG_USER1" --output "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/WS2812_Protocol.dbg.peri.xml"
python 
