Classic Timing Analyzer report for MAIN
Wed Jun 14 20:51:24 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'INCLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                    ; To                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.749 ns                                       ; ADDR6                                                                                                   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; INCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.412 ns                                      ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2]                         ; Q6                                                                                                       ; OUTCLK     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.171 ns                                      ; ADDR5                                                                                                   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; INCLK    ; 0            ;
; Clock Setup: 'INCLK'         ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a7~porta_memory_reg0  ; INCLK      ; INCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                         ;                                                                                                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; OUTCLK          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; INCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'INCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                    ; To                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg1 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a1~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg2 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a2~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg3 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a3~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg4 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a4~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg5 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a5~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg6 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a6~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a7~porta_memory_reg0 ; INCLK      ; INCLK    ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                             ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                       ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.749 ns   ; ADDR6 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 ; INCLK    ;
; N/A   ; None         ; 5.535 ns   ; DATA6 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg2  ; INCLK    ;
; N/A   ; None         ; 5.526 ns   ; DATA2 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg6  ; INCLK    ;
; N/A   ; None         ; 5.526 ns   ; DATA3 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg5  ; INCLK    ;
; N/A   ; None         ; 5.438 ns   ; ADDR7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg1 ; INCLK    ;
; N/A   ; None         ; 5.346 ns   ; WREN  ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_we_reg       ; INCLK    ;
; N/A   ; None         ; 5.211 ns   ; ADDR1 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg7 ; INCLK    ;
; N/A   ; None         ; 5.026 ns   ; DATA1 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg7  ; INCLK    ;
; N/A   ; None         ; 4.976 ns   ; DATA5 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg3  ; INCLK    ;
; N/A   ; None         ; 4.859 ns   ; ADDR8 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg0 ; INCLK    ;
; N/A   ; None         ; 4.545 ns   ; DATA7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg1  ; INCLK    ;
; N/A   ; None         ; 4.365 ns   ; DATA8 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0  ; INCLK    ;
; N/A   ; None         ; 4.350 ns   ; DATA4 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg4  ; INCLK    ;
; N/A   ; None         ; 0.676 ns   ; ADDR2 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg6 ; INCLK    ;
; N/A   ; None         ; 0.674 ns   ; ADDR3 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg5 ; INCLK    ;
; N/A   ; None         ; 0.601 ns   ; ADDR4 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg4 ; INCLK    ;
; N/A   ; None         ; 0.484 ns   ; ADDR5 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 ; INCLK    ;
+-------+--------------+------------+-------+----------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                    ;
+-------+--------------+------------+---------------------------------------------------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                                                                            ; To  ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------+-----+------------+
; N/A   ; None         ; 10.412 ns  ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] ; Q6  ; OUTCLK     ;
; N/A   ; None         ; 10.153 ns  ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[1] ; Q7  ; OUTCLK     ;
; N/A   ; None         ; 9.684 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[3] ; Q5  ; OUTCLK     ;
; N/A   ; None         ; 9.449 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[0] ; Q8  ; OUTCLK     ;
; N/A   ; None         ; 9.080 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[7] ; Q01 ; OUTCLK     ;
; N/A   ; None         ; 8.933 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[5] ; Q3  ; OUTCLK     ;
; N/A   ; None         ; 8.493 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[6] ; Q2  ; OUTCLK     ;
; N/A   ; None         ; 7.719 ns   ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[4] ; Q4  ; OUTCLK     ;
+-------+--------------+------------+---------------------------------------------------------------------------------+-----+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                    ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                       ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.171 ns ; ADDR5 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 ; INCLK    ;
; N/A           ; None        ; -0.288 ns ; ADDR4 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg4 ; INCLK    ;
; N/A           ; None        ; -0.361 ns ; ADDR3 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg5 ; INCLK    ;
; N/A           ; None        ; -0.363 ns ; ADDR2 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg6 ; INCLK    ;
; N/A           ; None        ; -4.037 ns ; DATA4 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg4  ; INCLK    ;
; N/A           ; None        ; -4.052 ns ; DATA8 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0  ; INCLK    ;
; N/A           ; None        ; -4.232 ns ; DATA7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg1  ; INCLK    ;
; N/A           ; None        ; -4.546 ns ; ADDR8 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg0 ; INCLK    ;
; N/A           ; None        ; -4.663 ns ; DATA5 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg3  ; INCLK    ;
; N/A           ; None        ; -4.713 ns ; DATA1 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg7  ; INCLK    ;
; N/A           ; None        ; -4.898 ns ; ADDR1 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg7 ; INCLK    ;
; N/A           ; None        ; -5.033 ns ; WREN  ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_we_reg       ; INCLK    ;
; N/A           ; None        ; -5.125 ns ; ADDR7 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg1 ; INCLK    ;
; N/A           ; None        ; -5.213 ns ; DATA2 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg6  ; INCLK    ;
; N/A           ; None        ; -5.213 ns ; DATA3 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg5  ; INCLK    ;
; N/A           ; None        ; -5.222 ns ; DATA6 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg2  ; INCLK    ;
; N/A           ; None        ; -5.436 ns ; ADDR6 ; SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 ; INCLK    ;
+---------------+-------------+-----------+-------+----------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Jun 14 20:51:23 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAIN -c MAIN --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "OUTCLK" is an undefined clock
    Info: Assuming node "INCLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "OUTCLK"
Info: Clock "INCLK" Internal fmax is restricted to 163.03 MHz between source memory "SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y2; Fanout = 0; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "INCLK" to destination memory is 2.897 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.815 ns) = 2.897 ns; Loc. = M4K_X27_Y2; Fanout = 0; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.905 ns ( 65.76 % )
                Info: Total interconnect delay = 0.992 ns ( 34.24 % )
            Info: - Longest clock path from clock "INCLK" to source memory is 2.916 ns
                Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.834 ns) = 2.916 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.924 ns ( 65.98 % )
                Info: Total interconnect delay = 0.992 ns ( 34.02 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "ADDR6", clock pin = "INCLK") is 5.749 ns
    Info: + Longest pin to memory delay is 8.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'ADDR6'
        Info: 2: + IC(7.500 ns) + CELL(0.176 ns) = 8.620 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.120 ns ( 12.99 % )
        Info: Total interconnect delay = 7.500 ns ( 87.01 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "INCLK" to destination memory is 2.917 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.835 ns) = 2.917 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.925 ns ( 65.99 % )
        Info: Total interconnect delay = 0.992 ns ( 34.01 % )
Info: tco from clock "OUTCLK" to destination pin "Q6" through memory "SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2]" is 10.412 ns
    Info: + Longest clock path from clock "OUTCLK" to source memory is 2.897 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'OUTCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'OUTCLK~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.815 ns) = 2.897 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2]'
        Info: Total cell delay = 1.905 ns ( 65.76 % )
        Info: Total interconnect delay = 0.992 ns ( 34.24 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 7.255 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2]'
        Info: 2: + IC(4.090 ns) + CELL(3.056 ns) = 7.255 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q6'
        Info: Total cell delay = 3.165 ns ( 43.63 % )
        Info: Total interconnect delay = 4.090 ns ( 56.37 % )
Info: th for memory "SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3" (data pin = "ADDR5", clock pin = "INCLK") is -0.171 ns
    Info: + Longest clock path from clock "INCLK" to destination memory is 2.917 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'
        Info: 3: + IC(0.853 ns) + CELL(0.835 ns) = 2.917 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.925 ns ( 65.99 % )
        Info: Total interconnect delay = 0.992 ns ( 34.01 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 3.355 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ADDR5'
        Info: 2: + IC(2.069 ns) + CELL(0.176 ns) = 3.355 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 1.286 ns ( 38.33 % )
        Info: Total interconnect delay = 2.069 ns ( 61.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Wed Jun 14 20:51:24 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


