============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Feb 20 2020  08:45:18 pm
  Module:                 filter_regular
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                    Type         Fanout  Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clock_name)       launch                                          0 R 
in_reg_reg[6][0]/CP                                        0             0 R 
in_reg_reg[6][0]/QN      HS65_LS_DFPRQNX9       1  12.6   47  +176     176 F 
g7821/A                                                         +0     176   
g7821/Z                  HS65_LS_IVX35         84 479.2  395  +239     415 R 
S0[6].U0/e4[0] 
  g18752/B                                                      +0     415   
  g18752/Z               HS65_LS_NAND2X29       2  12.9   83  +123     538 F 
  g18632/CI                                                     +0     538   
  g18632/CO              HS65_LS_FA1X18         1  12.8   41  +128     666 F 
  g18574/CI                                                     +0     666   
  g18574/CO              HS65_LS_FA1X27         1  15.6   34  +101     767 F 
  g18534/A0                                                     +0     767   
  g18534/CO              HS65_LS_FA1X27         1   7.8   28   +94     861 F 
  g18483/A0                                                     +0     861   
  g18483/CO              HS65_LS_FA1X9          1   6.6   41  +114     976 F 
  g18437/A0                                                     +0     976   
  g18437/CO              HS65_LS_FA1X4          1   7.8   70  +162    1138 F 
  g18397/A0                                                     +0    1138   
  g18397/CO              HS65_LS_FA1X9          1   6.6   41  +133    1271 F 
  g18360/A0                                                     +0    1271   
  g18360/S0              HS65_LS_FA1X4          1   6.6   65  +221    1492 R 
  csa_tree_U_S2_add_90_9_groupi/in_0[8] 
    g418/A0                                                     +0    1492   
    g418/S0              HS65_LS_FA1X4          1   6.4   62  +209    1701 F 
    g246/B0                                                     +0    1701   
    g246/CO              HS65_LS_FA1X4          1   6.6   64  +168    1869 F 
    g245/A0                                                     +0    1869   
    g245/CO              HS65_LS_FA1X4          1   6.6   64  +167    2036 F 
    g244/A0                                                     +0    2036   
    g244/CO              HS65_LS_FA1X4          1   6.6   64  +167    2203 F 
    g243/A0                                                     +0    2203   
    g243/CO              HS65_LS_FA1X4          1   7.0   66  +169    2372 F 
    g242/A                                                      +0    2372   
    g242/Z               HS65_LS_XOR3X9         6  31.9  102  +214    2586 F 
  csa_tree_U_S2_add_90_9_groupi/out_0[12] 
  U_S4_add_90_9/A[12] 
    g300/CI                                                     +0    2586   
    g300/CO              HS65_LS_FA1X4          1   6.6   65  +180    2766 F 
    g299/A0                                                     +0    2766   
    g299/CO              HS65_LS_FA1X4          1   6.5   64  +167    2933 F 
    g298/CI                                                     +0    2934   
    g298/CO              HS65_LS_FA1X9          2  11.7   54  +139    3072 F 
    g296/A                                                      +0    3072   
    g296/Z               HS65_LS_PAOI2X6        1   6.6   82   +74    3147 R 
    g295/A0                                                     +0    3147   
    g295/S0              HS65_LS_FA1X4          1   5.0   55  +234    3381 R 
    g294/A                                                      +0    3381   
    g294/Z               HS65_LS_IVX9           1   3.6   23   +35    3416 F 
  U_S4_add_90_9/Z[16] 
S0[6].U0/f1[9] 
reg_f1_reg[6][9]/D  <<<  HS65_LS_DFPHQX9                        +0    3416   
reg_f1_reg[6][9]/CP      setup                             0  +160    3576 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)       capture                                      3676 R 
                         adjustments                          -100    3576   
-----------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : in_reg_reg[6][0]/CP
End-point    : reg_f1_reg[6][9]/D
