// Seed: 1943104031
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6 = 1;
  assign module_1.type_1 = 0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri  id_0,
    input wor  id_1,
    input tri1 id_2
    , id_5,
    input tri1 id_3
);
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6,
      id_7
  );
  id_9(
      .id_0(id_7)
  );
endmodule
