#### 5.3.5 Doorbell Buffer Config command

> **Section ID**: 5.3.5 | **Page**: 485-486

The Doorbell Buffer Config command is used to provide two separate memory buffers that mirror the
controller's doorbell properties defined in section 3.1.4. This command is intended for emulated controllers
and is not typically supported by a physical NVMe controller. The two buffers are known as ‚ÄúShadow
Doorbell‚Äù and ‚ÄúEventIdx‚Äù, respectively. Refer to ‚ÄúUpdating Controller Doorbell Properties using a Shadow
Doorbell Buffer‚Äù in section B.5.2 for an example of how these buffers may be used.
The Doorbell Buffer Config command uses the PRP Entry 1 and PRP Entry 2 fields. All other command
specific fields are reserved. The command is not namespace specific, does not support metadata, and does
not support SGLs. The settings are not retained across a Controller Level Reset.
Each buffer supplied with the Doorbell Buffer Config command shall be a single physical memory page as
defined by the CC.MPS field. The controller shall ensure that the following condition is satisfied:


---
### üìä Tables (1)

#### Table 1: Table_5_3_5_Doorbell_Buffer_Config_command
![Table_5_3_5_Doorbell_Buffer_Config_command](../section_images/Table_5_3_5_Doorbell_Buffer_Config_command.png)

| Start (Offset in Buffer)<sup>1, 2</sup> | End (Offset in Buffer)<sup>1, 2</sup> | Description<sup>2</sup> |
| :--- | :--- | :--- |
| 00h | 03h | Submission Queue 0 Tail Doorbell or EventIdx (Admin) |
| 00h + (1 * (4 << CAP.DSTRD)) | 03h + (1 * (4 << CAP.DSTRD)) | Completion Queue 0 Head Doorbell or EventIdx (Admin) |
| 00h + (2 * (4 << CAP.DSTRD)) | 03h + (2 * (4 << CAP.DSTRD)) | Submission Queue 1 Tail Doorbell or EventIdx |
| 00h + (3 * (4 << CAP.DSTRD)) | 03h + (3 * (4 << CAP.DSTRD)) | Completion Queue 1 Head Doorbell or EventIdx |
| ... | ... | ... |
| 00h + (2y * (4 << CAP.DSTRD)) | 03h + (2y * (4 << CAP.DSTRD)) | Submission Queue y Tail Doorbell or EventIdx |
| Start (Offset in Buffer)<sup>1, 2</sup> | End (Offset in Buffer)<sup>1, 2</sup> | Description<sup>2</sup> |
| 00h + ((2y + 1) * (4 << CAP.DSTRD)) | 03h + ((2y + 1) * (4 << CAP.DSTRD)) | Completion Queue y Head Doorbell or EventIdx |
| Notes: | | |
| 1. The offsets in Start and End are referenced to the value provided in PRP1 for the doorbell buffer and to the value provided in PRP2 for the EventIdx buffer. | | |
| 2. The value of y is equal to max(NSQA, NCQA). | | |
| Bits | Description | |
| 63:00 | PRP Entry 1 (PRP1): This field specifies a 64-bit base memory address pointer to the Shadow Doorbell buffer with the definition specified in Figure 515. The Shadow Doorbell buffer is updated by the host. This buffer shall be memory page aligned. | |
| Bits | Description | |
| 63:00 | PRP Entry 2 (PRP2): This field specifies a 64-bit base memory address pointer to the EventIdx buffer with the definition specified in Figure 515. The EventIdx buffer is updated by the para-virtualized controller. This buffer shall be memory page aligned. | |

