#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Apr 17 09:04:28 2023
# Process ID: 9160
# Current directory: D:/Janovec/LAB05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1012 D:\Janovec\LAB05\LAB05.xpr
# Log file: D:/Janovec/LAB05/vivado.log
# Journal file: D:/Janovec/LAB05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Janovec/LAB05/LAB05.xpr
INFO: [Project 1-313] Project file moved from 'E:/TransparenceCloud/CITE2022/LAB05_select/LAB05' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/marti/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: decoder
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1289.523 ; gain = 238.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Janovec/LAB05/LAB05.srcs/sources_1/new/decoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'decoder' (1#1) [D:/Janovec/LAB05/LAB05.srcs/sources_1/new/decoder.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.395 ; gain = 313.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.395 ; gain = 313.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.395 ; gain = 313.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1364.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[13]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[14]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[15]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'char_sel[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'char_sel[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'char_sel[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'char_sel[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'disp_sel[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'disp_sel[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'disp_sel[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'segments[7]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[4]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[5]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[6]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'displays[7]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1459.816 ; gain = 409.266
6 Infos, 39 Warnings, 39 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1459.816 ; gain = 446.262
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 17 09:19:32 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/synth_1/runme.log
[Mon Apr 17 09:19:32 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.441 ; gain = 4.414
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645777A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2799.559 ; gain = 1289.117
set_property PROGRAM.FILE {D:/Janovec/LAB05/LAB05.runs/impl_1/decoder.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB05/LAB05.runs/impl_1/decoder.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB05/manual_displays.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 17 09:58:15 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/impl_1/runme.log
set_property top displays [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 17 10:02:39 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/synth_1/runme.log
[Mon Apr 17 10:02:39 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB05/manual_displays.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB05/LAB05.runs/impl_1/displays.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 17 10:08:15 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.648 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3505.348 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3505.348 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3505.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3597.133 ; gain = 730.008
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 17 10:10:11 2023] Launched synth_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/synth_1/runme.log
[Mon Apr 17 10:10:11 2023] Launched impl_1...
Run output will be captured here: D:/Janovec/LAB05/LAB05.runs/impl_1/runme.log
close_design
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3719.691 ; gain = 13.961
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'displays' [D:/Janovec/LAB05/LAB05.srcs/sources_1/new/displays.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'displays' (1#1) [D:/Janovec/LAB05/LAB05.srcs/sources_1/new/displays.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.691 ; gain = 13.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.691 ; gain = 13.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3719.691 ; gain = 13.961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3719.691 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[4]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[5]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[6]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[7]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[8]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[9]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[10]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[11]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[12]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[13]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[14]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'switches[15]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[0]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[1]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[2]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'q[3]'. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Janovec/LAB05/LAB05.srcs/constrs_1/imports/CITE2022/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3746.723 ; gain = 40.992
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Janovec/LAB05/LAB05.runs/impl_1/displays.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 10:14:05 2023...
