<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="info" file="Xst" num="0" delta="new" >Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1113: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1117: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3499: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3516: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 338: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 339: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 342: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 343: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 347: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 348: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 352: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 353: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 354: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 431: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 461: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 463: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 476: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 489: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 842: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 843: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 844: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 845: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 846: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 895: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 897: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 899: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 901: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 903: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 912: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 957: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1008: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1013: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1014: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1015: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1016: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1017: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 942: Assignment to <arg fmt="%s" index="1">base_en_cntrl</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 1963: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 1294: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2084: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3970: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3970: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3987: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\global_pkg.vhd" Line 3987: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 122: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 125: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 138: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 138: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 140: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\mem.vhd" Line 140: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2346: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2431: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\buff.vhd" Line 86: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\calc.vhd" Line 123: Net &lt;<arg fmt="%s" index="1">gen_virtex.ac_in[29]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\calc.vhd" Line 126: Net &lt;<arg fmt="%s" index="1">gen_virtex.bc_in[17]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3520: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3522: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3523: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3539: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3826: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3854: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3860: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3866: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3866: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3880: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="746" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3884: Range is empty (null range)
</msg>

<msg type="warning" file="HDLCompiler" num="220" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 3884: Assignment ignored
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 425: Net &lt;<arg fmt="%s" index="1">sclr_end</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 852: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.address[1][5]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 862: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl[1][0]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 948: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.i_cntrl.v_chan_max</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2024: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_addr[2][0][1]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2036: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_datain[3][0][17]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2040: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].mem_if_we[2][0]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="HDLCompiler" num="634" delta="new" >"C:\kintex7dsp_getting_started_reference_design\RTL\Reference_Design\implementation\VHDL\PlanAhead\K7RTLTut\K7RTLTut.srcs\sources_1\ip\fir_compiler_v6_3_2\tmp\_cg\_dbg\fir_compiler_v6_3\halfband_interpolation.vhd" Line 2141: Net &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].p_casc[0]_casc[52]</arg>&gt; does not have a driver.
</msg>

<msg type="warning" file="Xst" num="2972" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%d" index="2">3126</arg>. All outputs of instance &lt;<arg fmt="%s" index="3">g_semi_parallel_and_smac.i_chan_max_dly</arg>&gt; of block &lt;<arg fmt="%s" index="4">delay</arg>&gt; are unconnected in block &lt;<arg fmt="%s" index="5">halfband_interpolation</arg>&gt;. Underlying logic will be removed.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">m_axis_data_tuser</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">s_axis_config_tready</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">s_axis_reload_tready</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">m_axis_data_tlast</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_data_chanid_incorrect</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_config_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_config_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_reload_tlast_missing</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/duc_imf2.vhd</arg>&quot; line <arg fmt="%s" index="2">162</arg>: Output port &lt;<arg fmt="%s" index="3">event_s_reload_tlast_unexpected</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">U0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tuser&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tdata&lt;47:41&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tdata&lt;23:17&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tdata&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tdata&lt;0:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">aclken</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_data_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tvalid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_config_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tvalid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">s_axis_reload_tlast</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">m_axis_data_tready</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">add</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">rd_avail</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">rd_valid</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">full</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">empty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">aempty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">not_full</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">563</arg>: Output port &lt;<arg fmt="%s" index="3">not_aempty</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_s_data_chan_fifo.i_s_data_chan_fifo</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1671</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_data_in</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1692</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_coef_addr_base</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1708</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_data_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1753</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_coef_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1772</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_data_sym_addr</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1857</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_src</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1907</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_srl_clear.i_cntrl_blank_mem</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1928</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_sclr.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_sclr.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.mem_we.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.buff_we.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.sym_mem_we.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">1946</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_cntrl_signals.addsup.i_delay</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2229</arg>: Output port &lt;<arg fmt="%s" index="3">DOUTB</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2806</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2822</arg>: Output port &lt;<arg fmt="%s" index="3">POUT_casc</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2822</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2806</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2822</arg>: Output port &lt;<arg fmt="%s" index="3">POUT_casc</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2822</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2878</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_load</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">2898</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_accumulate</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">3107</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_latch_op</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">3126</arg>: Output port &lt;<arg fmt="%s" index="3">D_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_chan_max_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">3126</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_semi_parallel_and_smac.i_chan_max_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">3487</arg>: Output port &lt;<arg fmt="%s" index="3">DA_OUT</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_opbuff.i_buffer</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/halfband_interpolation.vhd</arg>&quot; line <arg fmt="%s" index="2">3655</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_opbuff.i_latch_op_sel</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">m_axis_data_tuser</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.address&lt;1&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.cntrl&lt;1&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_addr&lt;2&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;3&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;2&gt;&lt;0&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;1&gt;&lt;0&gt;&lt;17&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_datain&lt;0&gt;&lt;0&gt;&lt;17&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;0&gt;.mem_if_we&lt;2&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].p_casc[0]_casc</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_datain&lt;1&gt;&lt;0&gt;&lt;17&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths&lt;1&gt;.mem_if_datain&lt;0&gt;&lt;0&gt;&lt;17&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[1].p_casc[0]_casc</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">s_axis_config_tready</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">1</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">s_axis_reload_tready</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">1</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_config_tlast_missing</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_config_tlast_unexpected</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_reload_tlast_missing</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">event_s_reload_tlast_unexpected</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="2935" delta="new" >Signal &apos;<arg fmt="%s" index="1">sclr_end</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">halfband_interpolation</arg>&apos;, is tied to its initial value (<arg fmt="%s" index="3">0</arg>).
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.i_cntrl.v_chan_max</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/axi_utils_v1_1/glb_ifx_slave.vhd</arg>&quot; line <arg fmt="%s" index="2">141</arg>: Output port &lt;<arg fmt="%s" index="3">afull</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">fifo0</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3019" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">544</arg> flip-flops were inferred for signal &lt;<arg fmt="%s" index="2">fifo_1</arg>&gt;. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINA&lt;17:17&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINB&lt;17:17&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">ADDRB&lt;1:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DINB&lt;17:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WEB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_A</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">DATA_IN&lt;17:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">rom</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">sp_mem_2</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">RE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/buff.vhd</arg>&quot; line <arg fmt="%s" index="2">103</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">g_buff.i_buff</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_fab&lt;47:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_casc&lt;52:48&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">167</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cntrl_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">186</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">207</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_datain_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">221</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_data_symin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">235</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_coefin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">AC</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET_B</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">POUT_casc&lt;52:48&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADDSUB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CED</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">193</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_b_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">337</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_a_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.ac_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.bc_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">WE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CLK</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_fab&lt;47:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PIN_casc&lt;52:48&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">167</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cntrl_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">186</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_cin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">207</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_datain_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">221</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_data_symin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">235</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_coefin_int</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">AC</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/addsub_mult_accum.vhd</arg>&quot; line <arg fmt="%s" index="2">249</arg>: Output port &lt;<arg fmt="%s" index="3">PAT_DET_B</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">i_addsub_mult_accum</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">POUT_casc&lt;52:48&gt;</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">PRE_ADDSUB</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CED</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">193</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_b_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">337</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_a_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">c:/kintex7dsp_getting_started_reference_design/rtl/reference_design/implementation/vhdl/planahead/k7rtltut/k7rtltut.srcs/sources_1/ip/fir_compiler_v6_3_2/tmp/_cg/_dbg/fir_compiler_v6_3/calc.vhd</arg>&quot; line <arg fmt="%s" index="2">472</arg>: Output port &lt;<arg fmt="%s" index="3">SCLR_PIPE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">gen_virtex.gen_dsp48e.gen_dsp48e1_v6.gen_d_extra_dly</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.ac_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">gen_virtex.bc_in</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="653" delta="new" >Signal &lt;<arg fmt="%s" index="1">SCLR_PIPE</arg>&gt; is used but never assigned. This sourceless signal will be automatically connected to value <arg fmt="%s" index="2">GND</arg>.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_ALT</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">CE_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_A</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">SCLR_B</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="1767" delta="new" >HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
</msg>

<msg type="info" file="Xst" num="3216" delta="new" >HDL ADVISOR - LUT implementation is currently selected for the RAM &lt;<arg fmt="%s" index="1">Mram_ram</arg>&gt;. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
</msg>

<msg type="info" file="Xst" num="3216" delta="new" >HDL ADVISOR - LUT implementation is currently selected for the RAM &lt;<arg fmt="%s" index="1">Mram_rom</arg>&gt;. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">chan_max</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_chanid_incorrect</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_tlast_missing</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">event_s_data_tlast_unexpected</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">flush_datax2_sub1</arg>&gt; has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">g_m_data_chan_no_fifo.m_axis_data_tlast_int</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1896" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">chan_2nd_last</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">not_aempty_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">glb_srl_fifo</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">base_max_px</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;base_max_px_cntrl&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">base_en_px_cntrl</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;base_en_px&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.i_cntrl_cntrl_mem_we/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.i_load/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_we.i_delay/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_paths[1].g_smac.i_maccum/i_coefin_int/gen_reg.d_reg_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.buff_we.i_delay/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">flush_datax2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.addsup.i_delay/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.i_delay/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.buff_re.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.i_delay/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">g_semi_parallel_and_smac.g_cntrl_signals.wrap_buff_we.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;g_semi_parallel_and_smac.g_cntrl_signals.addsup.i_delay/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1426" delta="new" >The value init of the FF/Latch <arg fmt="%s" index="1">d_out_11</arg> hinder the constant cleaning in the block <arg fmt="%s" index="2">sp_mem_2</arg>.
You should achieve better results by setting this init to <arg fmt="%i" index="3">1</arg>.
</msg>

<msg type="warning" file="Xst" num="1426" delta="new" >The value init of the FF/Latch <arg fmt="%s" index="1">d_out_1</arg> hinder the constant cleaning in the block <arg fmt="%s" index="2">sp_mem_2</arg>.
You should achieve better results by setting this init to <arg fmt="%i" index="3">1</arg>.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">halfband_interpolation</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;accum_opcode_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">accum_opcode_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">halfband_interpolation</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;accum_opcode_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_out_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sp_mem_2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_out_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_out_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sp_mem_2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_out_4&gt; &lt;d_out_7&gt; &lt;d_out_14&gt; &lt;d_out_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_out_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sp_mem_2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">5 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_out_6&gt; &lt;d_out_8&gt; &lt;d_out_9&gt; &lt;d_out_10&gt; &lt;d_out_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">d_out_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sp_mem_2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_out_16&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.i_delay/gen_dly.delay_bus&lt;2&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.sym_buff_we.i_delay/gen_dly.delay_bus&lt;3&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.mem_we.i_delay/gen_reg.d_reg_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_sclr.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_re.i_delay/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_cntrl_signals.buff_re.i_delay/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_address_0_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;0&gt;.path_cntrl_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_flush</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">rd_avail_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">not_full_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">afull_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">full_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">rd_valid_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_11</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_12</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_13</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_14</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_28</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_29</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_32</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_33</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_34</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">d_out_a_35</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.i_buffer</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.sclr_cntrl_algn_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">duc_imf2</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass/gen_dly.delay_bus&lt;0&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass/gen_dly.delay_bus&lt;0&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.gen_data_sym_addr_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.gen_data_addr_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen_cntrl</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/we_gen&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_cntrl_data_addr/gen_reg.d_reg_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.i_cntrl_data_sym_addr/gen_reg.d_reg_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.opbuff_addr_out_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_opbuff.op_2nd_phase&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_23</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">6 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_22&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_21&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_20&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_19&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_18&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_47</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">6 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_46&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_45&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_44&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_43&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_42&gt; &lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_41&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/base_max_cntrl</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/base_max&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[0].g_smac.i_pre_add_bypass/gen_dly.delay_bus&lt;1&gt;_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths[1].g_smac.i_pre_add_bypass/gen_dly.delay_bus&lt;1&gt;_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/accum_opcode_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/accum_opcode_4&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_semi_parallel_and_smac.g_paths&lt;1&gt;.path_cntrl_0_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">duc_imf2</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2169" delta="new" >HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
</msg>

</messages>

