
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122887                       # Number of seconds simulated
sim_ticks                                122886514891                       # Number of ticks simulated
final_tick                               1180745336204                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123841                       # Simulator instruction rate (inst/s)
host_op_rate                                   156397                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3447809                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922008                       # Number of bytes of host memory used
host_seconds                                 35641.92                       # Real time elapsed on the host
sim_insts                                  4413917496                       # Number of instructions simulated
sim_ops                                    5574283766                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4082816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4323072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1564288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2245248                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12221952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3321984                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3321984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        31897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12221                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        17541                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 95484                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           25953                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                25953                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33224280                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35179385                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12729533                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18270906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99457227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14583                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27032942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27032942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27032942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33224280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35179385                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12729533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18270906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126490169                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               147522828                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185146                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092786                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933005                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9377850                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674300                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437161                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87538                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104513466                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128070796                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185146                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111461                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27196160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6264857                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6705881                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107951                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142715485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.093101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.535605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115519325     80.94%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784449      1.95%     82.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365628      1.66%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381376      1.67%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264539      1.59%     87.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126324      0.79%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779706      0.55%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978541      1.39%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13515597      9.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142715485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.157163                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.868142                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103331405                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8132622                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26847562                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4293511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3733014                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6468                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154478869                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51202                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4293511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103848743                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        5274658                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1674402                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431221                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1192942                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153018849                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4575                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        402732                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626204                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        38259                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214090417                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713213885                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713213885                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45831192                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33737                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17715                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3827467                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7900452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311133                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1696249                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149155150                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33735                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139202290                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       109512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25200459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57213745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1691                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142715485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.975383                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.577759                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     85307735     59.77%     59.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23748384     16.64%     76.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11967406      8.39%     84.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7807876      5.47%     90.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6908244      4.84%     95.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2700727      1.89%     97.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3062665      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116719      0.78%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95729      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142715485                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976895     74.95%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155201     11.91%     86.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171344     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114970787     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012507      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360023     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842951      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139202290                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.943598                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303440                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009364                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422533017                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174390015                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135088994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140505730                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201305                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977115                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158782                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4293511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4536370                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       263370                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149188885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189244                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7900452                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17713                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        210436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13117                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084756                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136828728                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14109843                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2373562                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950962                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296326                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841119                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.927509                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135094431                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135088994                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81524542                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221175692                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.915716                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26777807                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957882                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    138421974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.884411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.703926                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     89318948     64.53%     64.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22510078     16.26%     80.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811668      7.81%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816301      3.48%     92.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763687      2.72%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535332      1.11%     95.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562775      1.13%     97.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093939      0.79%     97.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3009246      2.17%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    138421974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3009246                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284612451                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302693154                       # The number of ROB writes
system.switch_cpus0.timesIdled                  59374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4807343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.475228                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.475228                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.677861                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.677861                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618308437                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186408458                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145840362                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               147522828                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23612163                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19134334                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2048125                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9549477                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9069606                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2524532                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103029164                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130008288                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23612163                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11594138                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28403655                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6649224                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3876941                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12024476                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1652324                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139865745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.134863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111462090     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2671044      1.91%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2037871      1.46%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5002436      3.58%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1126107      0.81%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1615277      1.15%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1222498      0.87%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          768787      0.55%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13959635      9.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139865745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160058                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.881276                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101806571                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5468401                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27963068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113372                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4514324                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4076203                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41665                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     156823224                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76185                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4514324                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102670682                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1502304                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2464763                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27201465                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1512199                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155202219                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32272                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275362                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       606330                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       194166                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218059236                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    722881585                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    722881585                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172095599                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45963619                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5041549                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14965795                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7304743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       120934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1622444                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152449169                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37377                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141613884                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193790                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27773070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60244791                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4037                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139865745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012499                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562316                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80536803     57.58%     57.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24942002     17.83%     75.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11650942      8.33%     83.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8539504      6.11%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7587856      5.43%     95.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3013703      2.15%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2983045      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       461843      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150047      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139865745                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569250     68.95%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        113717     13.77%     82.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142668     17.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118864911     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2128778      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13368603      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7234923      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141613884                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.959946                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             825635                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424112938                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180260044                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138050701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142439519                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       346824                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3639863                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1027                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221488                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4514324                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         874434                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93686                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152486546                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        50749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14965795                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7304743                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20707                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81737                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1116570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2281504                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139059766                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12846036                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2554118                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20079229                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19752026                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7233193                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.942632                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138231594                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138050701                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82798656                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229385350                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935792                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360959                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100819474                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123815750                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28673161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2051307                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135351421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.914772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.689881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84573382     62.48%     62.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23756442     17.55%     80.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10466579      7.73%     87.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5490902      4.06%     91.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4368875      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1573552      1.16%     96.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1332998      0.98%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       997332      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2791359      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135351421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100819474                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123815750                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18409187                       # Number of memory references committed
system.switch_cpus1.commit.loads             11325932                       # Number of loads committed
system.switch_cpus1.commit.membars              16670                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17789934                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111562416                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2520641                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2791359                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285048973                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309492374                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                7657083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100819474                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123815750                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100819474                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.463237                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.463237                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683416                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683416                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       627054300                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192290921                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146713590                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               147522828                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24356203                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19751781                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2079658                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10023830                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9379029                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2621591                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96615                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106426743                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             133182279                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24356203                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12000620                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29312917                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6769306                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3660489                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12432052                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1635047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144063253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.131533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.536304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114750336     79.65%     79.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2063546      1.43%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3778612      2.62%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3427425      2.38%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2179025      1.51%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1788179      1.24%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1037295      0.72%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1082174      0.75%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13956661      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144063253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165101                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902791                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105340492                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5077193                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28934177                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49905                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4661480                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4212989                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1628                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     161180750                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        12493                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4661480                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106189213                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1133132                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2732602                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28116999                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1229821                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     159386178                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237877                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       529182                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    225460060                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    742191550                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    742191550                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178504558                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46955445                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35152                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17576                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4406010                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15106379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7498211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85095                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1676947                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156367448                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145324718                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163777                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27395470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60099515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    144063253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.008756                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.557701                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     83186946     57.74%     57.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25062067     17.40%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13167849      9.14%     84.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7614809      5.29%     89.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8425768      5.85%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3125830      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2778434      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       532700      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168850      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144063253                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         582520     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119640     14.15%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143374     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122378465     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2056578      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17576      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13412712      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7459387      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145324718                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.985100                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             845534                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005818                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    435721998                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183798284                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142130568                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146170252                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       280800                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3469724                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126536                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4661480                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         730324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113715                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156402600                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63718                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15106379                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7498211                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         98632                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1163876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1160503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2324379                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142923243                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12881774                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2401473                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20340783                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20339892                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7459009                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968821                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142261166                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142130568                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82935810                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232917801                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963448                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356073                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103960532                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128005632                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28397334                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2104399                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139401773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.918250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     86749533     62.23%     62.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24390048     17.50%     79.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12118621      8.69%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4120247      2.96%     91.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5073065      3.64%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1778298      1.28%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1252919      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1035999      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2883043      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139401773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103960532                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128005632                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19008329                       # Number of memory references committed
system.switch_cpus2.commit.loads             11636654                       # Number of loads committed
system.switch_cpus2.commit.membars              17576                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18476297                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115323137                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2640069                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2883043                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292921696                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          317467632                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3459575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103960532                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128005632                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103960532                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419027                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419027                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704708                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704708                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643533967                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198955706                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150176315                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               147522828                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22277923                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18364966                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1989764                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9174989                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8547769                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2337409                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88023                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108577713                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122359642                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22277923                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10885178                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25579153                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5883753                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4783071                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12596335                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1646456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142800856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.472744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       117221703     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1330509      0.93%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887150      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2471744      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2773302      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2060581      1.44%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184406      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1745952      1.22%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12125509      8.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142800856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.151013                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829429                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107381106                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6379872                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25121014                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58179                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3860684                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3558353                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147648406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3860684                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108124153                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1101732                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3943906                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24438818                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1331557                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146664597                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1405                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        269800                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       549550                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1120                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204536778                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    685182270                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    685182270                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167158364                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37378405                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38741                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22423                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4019800                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13936626                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7243232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119745                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1578534                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142544242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38707                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133421173                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27069                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20471052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48281275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6071                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142800856                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934316                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86336159     60.46%     60.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22745259     15.93%     76.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12603322      8.83%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8119023      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7456106      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2970817      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1805846      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       515976      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248348      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142800856                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64113     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94050     33.37%     56.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123719     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112015605     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2034817      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16318      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12167256      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7187177      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133421173                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.904410                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281882                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409952149                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163054329                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130872737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133703055                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       325023                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2905918                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          150                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172913                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3860684                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         849021                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109902                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142582949                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1336753                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13936626                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7243232                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22389                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83077                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1170878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1122066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2292944                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131615279                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12001744                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1805890                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19187289                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18444046                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7185545                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.892169                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130872931                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130872737                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76659148                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208233906                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.887135                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368140                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97896319                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120318762                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22272098                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2022248                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138940172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.865975                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676060                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     90166948     64.90%     64.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23449761     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9212274      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4740190      3.41%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4133075      2.97%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1986393      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1721196      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810238      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2720097      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138940172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97896319                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120318762                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18101022                       # Number of memory references committed
system.switch_cpus3.commit.loads             11030706                       # Number of loads committed
system.switch_cpus3.commit.membars              16318                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17256460                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108451112                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2455017                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2720097                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278810935                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289042461                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4721972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97896319                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120318762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97896319                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.506929                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.506929                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663601                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663601                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593063905                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181581814                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138312123                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32636                       # number of misc regfile writes
system.l20.replacements                         31907                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          358989                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33955                       # Sample count of references to valid blocks.
system.l20.avg_refs                         10.572493                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.140497                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.416300                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1696.913001                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           348.530201                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001045                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.828571                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.170181                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        66793                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  66793                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10828                       # number of Writeback hits
system.l20.Writeback_hits::total                10828                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        66793                       # number of demand (read+write) hits
system.l20.demand_hits::total                   66793                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        66793                       # number of overall hits
system.l20.overall_hits::total                  66793                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        31897                       # number of ReadReq misses
system.l20.ReadReq_misses::total                31907                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        31897                       # number of demand (read+write) misses
system.l20.demand_misses::total                 31907                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        31897                       # number of overall misses
system.l20.overall_misses::total                31907                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2709443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9742056990                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9744766433                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2709443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9742056990                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9744766433                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2709443                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9742056990                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9744766433                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98690                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98700                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10828                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10828                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98690                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98700                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98690                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98700                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.323204                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.323273                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.323204                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.323273                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.323204                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.323273                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 305422.359156                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 305411.553358                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 305422.359156                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 305411.553358                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 270944.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 305422.359156                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 305411.553358                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5388                       # number of writebacks
system.l20.writebacks::total                     5388                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        31897                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           31907                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        31897                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            31907                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        31897                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           31907                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7704676735                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7706746823                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7704676735                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7706746823                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2070088                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7704676735                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7706746823                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.323204                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.323273                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.323204                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.323273                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.323204                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.323273                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 241548.632630                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 241537.807472                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 241548.632630                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 241537.807472                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 207008.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 241548.632630                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 241537.807472                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         33788                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          149597                       # Total number of references to valid blocks.
system.l21.sampled_refs                         35836                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.174489                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.033820                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.783937                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1686.502618                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           355.679625                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000383                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.823488                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.173672                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        39761                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  39761                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8608                       # number of Writeback hits
system.l21.Writeback_hits::total                 8608                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        39761                       # number of demand (read+write) hits
system.l21.demand_hits::total                   39761                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        39761                       # number of overall hits
system.l21.overall_hits::total                  39761                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        33774                       # number of ReadReq misses
system.l21.ReadReq_misses::total                33787                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        33774                       # number of demand (read+write) misses
system.l21.demand_misses::total                 33787                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        33774                       # number of overall misses
system.l21.overall_misses::total                33787                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3373783                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  11364192785                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    11367566568                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3373783                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  11364192785                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     11367566568                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3373783                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  11364192785                       # number of overall miss cycles
system.l21.overall_miss_latency::total    11367566568                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73535                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73548                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8608                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8608                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73535                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73548                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73535                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73548                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.459291                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.459387                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.459291                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.459387                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.459291                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.459387                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 336477.550335                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 336447.940569                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 336477.550335                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 336447.940569                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 259521.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 336477.550335                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 336447.940569                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4903                       # number of writebacks
system.l21.writebacks::total                     4903                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        33774                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           33787                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        33774                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            33787                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        33774                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           33787                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9204501069                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9207040292                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9204501069                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9207040292                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2539223                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9204501069                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9207040292                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.459291                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.459387                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.459291                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.459387                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.459291                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.459387                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 272532.156955                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 272502.450410                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 272532.156955                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 272502.450410                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 195324.846154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 272532.156955                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 272502.450410                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12241                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          188329                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14289                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.179999                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.349494                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.447989                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1534.202219                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           488.000298                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.011889                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000707                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.749122                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.238281                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        28263                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  28263                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9289                       # number of Writeback hits
system.l22.Writeback_hits::total                 9289                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        28263                       # number of demand (read+write) hits
system.l22.demand_hits::total                   28263                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        28263                       # number of overall hits
system.l22.overall_hits::total                  28263                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12221                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12235                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12221                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12235                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12221                       # number of overall misses
system.l22.overall_misses::total                12235                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4009463                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3594135880                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3598145343                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4009463                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3594135880                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3598145343                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4009463                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3594135880                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3598145343                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40484                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40498                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9289                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9289                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40484                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40498                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40484                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40498                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.301872                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.302114                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.301872                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.302114                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.301872                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.302114                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 294095.072416                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 294086.256069                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 294095.072416                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 294086.256069                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 286390.214286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 294095.072416                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 294086.256069                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5492                       # number of writebacks
system.l22.writebacks::total                     5492                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12221                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12235                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12221                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12235                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12221                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12235                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2813263599                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2816377852                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2813263599                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2816377852                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3114253                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2813263599                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2816377852                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.301872                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.302114                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.301872                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.302114                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.301872                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.302114                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 230199.132559                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 230190.261708                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 230199.132559                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 230190.261708                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 222446.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 230199.132559                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 230190.261708                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         17561                       # number of replacements
system.l23.tagsinuse                      2047.981416                       # Cycle average of tags in use
system.l23.total_refs                          206683                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19609                       # Sample count of references to valid blocks.
system.l23.avg_refs                         10.540211                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.615682                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.202379                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1651.443473                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.719882                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.008601                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000587                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.806369                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184434                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        33731                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  33731                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19060                       # number of Writeback hits
system.l23.Writeback_hits::total                19060                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        33731                       # number of demand (read+write) hits
system.l23.demand_hits::total                   33731                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        33731                       # number of overall hits
system.l23.overall_hits::total                  33731                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        17536                       # number of ReadReq misses
system.l23.ReadReq_misses::total                17550                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        17541                       # number of demand (read+write) misses
system.l23.demand_misses::total                 17555                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        17541                       # number of overall misses
system.l23.overall_misses::total                17555                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3859656                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   5734806636                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     5738666292                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1534138                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1534138                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3859656                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   5736340774                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      5740200430                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3859656                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   5736340774                       # number of overall miss cycles
system.l23.overall_miss_latency::total     5740200430                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51267                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51281                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19060                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19060                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51272                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51286                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51272                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51286                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.342052                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.342232                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.342117                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.342296                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.342117                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.342296                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275689.714286                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 327030.487911                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 326989.532308                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 306827.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 306827.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275689.714286                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 327024.729149                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 326983.789803                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275689.714286                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 327024.729149                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 326983.789803                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10170                       # number of writebacks
system.l23.writebacks::total                    10170                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        17536                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           17550                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        17541                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            17555                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        17541                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           17555                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2966204                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4613984310                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4616950514                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1214427                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1214427                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2966204                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4615198737                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4618164941                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2966204                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4615198737                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4618164941                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.342052                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.342232                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.342117                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.342296                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.342117                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.342296                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211871.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 263114.981182                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 263074.103362                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 242885.400000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 242885.400000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211871.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 263109.214811                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 263068.353233                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211871.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 263109.214811                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 263068.353233                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.994322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012115602                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840210.185455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.994322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016017                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881401                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107941                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107941                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107941                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107941                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107941                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107941                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2897443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2897443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2897443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2897443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107951                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107951                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107951                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107951                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107951                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 289744.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 289744.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 289744.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2792443                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2792443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2792443                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 279244.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 279244.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98690                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191215952                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98946                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1932.528369                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.511746                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.488254                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916062                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083938                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10951412                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10951412                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17271                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18660837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18660837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18660837                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18660837                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       412572                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       412572                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       412672                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        412672                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       412672                       # number of overall misses
system.cpu0.dcache.overall_misses::total       412672                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  57384472384                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  57384472384                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15880575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15880575                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  57400352959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  57400352959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  57400352959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  57400352959                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363984                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363984                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073509                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073509                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073509                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073509                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036305                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021636                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021636                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021636                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021636                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139089.594989                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139089.594989                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 158805.750000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 158805.750000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139094.372671                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139094.372671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139094.372671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139094.372671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10828                       # number of writebacks
system.cpu0.dcache.writebacks::total            10828                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       313882                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       313882                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313982                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313982                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313982                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313982                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98690                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98690                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98690                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14402055267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14402055267                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  14402055267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14402055267                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  14402055267                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14402055267                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005174                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005174                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005174                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005174                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145932.265346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 145932.265346                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145932.265346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145932.265346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145932.265346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145932.265346                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996141                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017105214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050615.350806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996141                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12024459                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12024459                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12024459                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12024459                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12024459                       # number of overall hits
system.cpu1.icache.overall_hits::total       12024459                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4537924                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4537924                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4537924                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4537924                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4537924                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4537924                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12024476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12024476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12024476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12024476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12024476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12024476                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 266936.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 266936.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 266936.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 266936.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3481683                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3481683                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3481683                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3481683                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 267821.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 267821.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73535                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180489917                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73791                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2445.961120                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.726349                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.273651                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901275                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098725                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9669342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9669342                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7049916                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7049916                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20429                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20429                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16719258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16719258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16719258                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16719258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       180850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       180850                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       180850                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        180850                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       180850                       # number of overall misses
system.cpu1.dcache.overall_misses::total       180850                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34461282955                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34461282955                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34461282955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34461282955                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34461282955                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34461282955                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9850192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9850192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7049916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7049916                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20429                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16900108                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16900108                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16900108                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16900108                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018360                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018360                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010701                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010701                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010701                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010701                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 190551.744291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190551.744291                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 190551.744291                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 190551.744291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 190551.744291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 190551.744291                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8608                       # number of writebacks
system.cpu1.dcache.writebacks::total             8608                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107315                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107315                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       107315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       107315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       107315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       107315                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73535                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73535                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73535                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73535                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  14239584596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14239584596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  14239584596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14239584596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14239584596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14239584596                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007465                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004351                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004351                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004351                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004351                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 193643.633589                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 193643.633589                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 193643.633589                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 193643.633589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 193643.633589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 193643.633589                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996740                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015391909                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2193071.077754                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996740                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12432035                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12432035                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12432035                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12432035                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12432035                       # number of overall hits
system.cpu2.icache.overall_hits::total       12432035                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4886241                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4886241                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4886241                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4886241                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12432052                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12432052                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12432052                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12432052                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12432052                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12432052                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 287425.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 287425.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 287425.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4125663                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4125663                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4125663                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 294690.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 294690.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40484                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169160725                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40740                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4152.202381                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.904742                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.095258                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905878                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094122                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9688708                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9688708                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7337101                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7337101                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17576                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17576                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17576                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17025809                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17025809                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17025809                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17025809                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122706                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122706                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122706                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122706                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122706                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122706                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19276195575                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19276195575                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19276195575                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19276195575                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19276195575                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19276195575                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9811414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9811414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7337101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7337101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17148515                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17148515                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17148515                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17148515                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012506                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012506                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007155                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007155                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007155                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 157092.526649                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 157092.526649                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 157092.526649                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 157092.526649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 157092.526649                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 157092.526649                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9289                       # number of writebacks
system.cpu2.dcache.writebacks::total             9289                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82222                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82222                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82222                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82222                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82222                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40484                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40484                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40484                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40484                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40484                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5533928267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5533928267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5533928267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5533928267                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5533928267                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5533928267                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136694.206773                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136694.206773                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136694.206773                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136694.206773                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136694.206773                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136694.206773                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995967                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015819739                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043902.895372                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995967                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12596318                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12596318                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12596318                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12596318                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12596318                       # number of overall hits
system.cpu3.icache.overall_hits::total       12596318                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4614025                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4614025                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4614025                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4614025                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4614025                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4614025                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12596335                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12596335                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12596335                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12596335                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12596335                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12596335                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271413.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271413.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271413.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271413.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271413.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271413.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3975856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3975856                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3975856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3975856                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3975856                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3975856                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283989.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283989.714286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283989.714286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283989.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283989.714286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283989.714286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51272                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172473296                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51528                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3347.176215                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221795                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778205                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911023                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088977                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8936935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8936935                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7033623                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7033623                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17259                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17259                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16318                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16318                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15970558                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15970558                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15970558                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15970558                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148908                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148908                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3071                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3071                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151979                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151979                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151979                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151979                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  26707788443                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26707788443                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    801406290                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    801406290                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  27509194733                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  27509194733                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  27509194733                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  27509194733                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9085843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9085843                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7036694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7036694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16122537                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16122537                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16122537                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16122537                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016389                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016389                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000436                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009426                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009426                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009426                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009426                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 179357.646621                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 179357.646621                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 260959.391078                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 260959.391078                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 181006.551780                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 181006.551780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 181006.551780                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 181006.551780                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1283494                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 213915.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19060                       # number of writebacks
system.cpu3.dcache.writebacks::total            19060                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97641                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97641                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3066                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3066                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100707                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100707                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51267                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51267                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51272                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51272                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51272                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51272                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8092634881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8092634881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1575638                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1575638                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8094210519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8094210519                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8094210519                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8094210519                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 157852.709950                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 157852.709950                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 315127.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 315127.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 157868.047258                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 157868.047258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 157868.047258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 157868.047258                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
