// Seed: 3519915328
`define pp_0 0
module module_0;
  logic id_1;
  tri   id_2;
  logic id_3 = id_1;
  type_11(
      id_2[1], id_0
  );
  logic id_4;
  defparam id_5.id_6 = id_5;
  always @(posedge id_3 or id_3#(.id_4(1)
  ))
  begin
    id_5 <= 1;
  end
  logic id_7;
endmodule
