
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119248                       # Number of seconds simulated
sim_ticks                                119248164774                       # Number of ticks simulated
final_tick                               684546596601                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169826                       # Simulator instruction rate (inst/s)
host_op_rate                                   215155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2147380                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342320                       # Number of bytes of host memory used
host_seconds                                 55531.94                       # Real time elapsed on the host
sim_insts                                  9430762178                       # Number of instructions simulated
sim_ops                                   11947960187                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2023552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2781056                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1320576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1322240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1335296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1091456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1932288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1073408                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12920704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40832                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5220608                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5220608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15809                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        21727                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10317                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        10432                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8527                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        15096                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8386                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                100943                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40786                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40786                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37569                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16969251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23321583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     11074183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11088137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11197623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9152812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39715                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16203922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        45082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9001463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               108351387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37569                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        45082                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             342412                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43779357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43779357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43779357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37569                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16969251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23321583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     11074183                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11088137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11197623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9152812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16203922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        45082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9001463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              152130744                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21803133                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19460780                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739762                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14439501                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14200818                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310265                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52104                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230244003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123882757                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21803133                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15511083                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27607104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5715752                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3207031                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13934522                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707813                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265024379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237417275     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4200461      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133678      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155005      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334824      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838039      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          608494      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988742      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347861      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265024379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076244                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.433207                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       227966188                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5537929                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27552045                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22375                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945838                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064458                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20373                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138598213                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945838                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228226917                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3214272                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1520278                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27306887                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       810183                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138405696                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          147                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        107081                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622409                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181424337                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627350969                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627350969                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34390005                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18588                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9400                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1862855                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24935176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4065568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26146                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925743                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137692294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18655                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128891644                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82443                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24919487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51114878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265024379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099239                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208552772     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17753721      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18886302      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10987597      4.15%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5673774      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419508      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678215      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39318      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33172      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265024379                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215515     57.43%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86669     23.09%     80.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73104     19.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101089355     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012910      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22748258     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031931      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128891644                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450722                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375288                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002912                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523265397                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162630777                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125611542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129266932                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102679                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5097110                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        99623                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945838                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2251287                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101154                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137711034                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18274                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24935176                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4065568                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9397                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1964                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844494                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127260486                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22428682                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1631157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26460409                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19333149                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031727                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.445018                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125639470                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125611542                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76002002                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165663752                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439252                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458773                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25099924                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728888                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261078541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219117752     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500000      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10572743      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353097      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5533607      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1078261      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685751      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627677      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609653      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261078541                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609653                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395184414                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279380835                       # The number of ROB writes
system.switch_cpus0.timesIdled                5123194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20942444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.859668                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.859668                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349691                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349691                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591477290                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163692211                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147146050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23291761                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19044607                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2276716                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9836485                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9211150                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2400193                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       101923                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    226338376                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132100547                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23291761                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11611343                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27696786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6579647                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3774144                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13914497                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2295719                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    262062394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.967013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234365608     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1498172      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2372634      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3769100      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1574007      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1770861      0.68%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1861550      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1226164      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13624298      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    262062394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081449                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.461944                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       224337050                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5791575                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27610867                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        70318                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4252582                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3822833                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161352271                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3194                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4252582                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       224657631                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1881216                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2971820                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27364093                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       935050                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161270852                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19345                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        277488                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       352101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        29391                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    223897231                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    750194848                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    750194848                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191487088                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32410143                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40872                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22359                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2858617                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15379060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8264883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       249965                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1874492                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161074095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152585868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       187405                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20220428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     44782904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3654                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    262062394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.273852                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197718118     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25825524      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14126292      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9624833      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9000325      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2600251      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2010142      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       685418      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       471491      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    262062394                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          35550     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        110051     38.69%     51.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138819     48.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127827171     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2409363      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18511      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14104349      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8226474      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152585868                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533579                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             284420                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    567705955                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181337183                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    150145727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152870288                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       461568                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2742178                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          334                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1700                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232082                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9511                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4252582                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1304066                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       136916                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161115240                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15379060                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8264883                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22340                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1700                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1334044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1293740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2627784                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150425255                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13268357                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2160613                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  153                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21492939                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21170380                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8224582                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526023                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             150146848                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            150145727                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87788062                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229312483                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525046                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382832                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112475115                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    137863668                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23251803                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37338                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2324962                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    257809812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534749                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388268                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201833029     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27110300     10.52%     88.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10556245      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5684134      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4262044      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2377478      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1464436      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1310874      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3211272      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    257809812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112475115                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     137863668                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20669683                       # Number of memory references committed
system.switch_cpus1.commit.loads             12636882                       # Number of loads committed
system.switch_cpus1.commit.membars              18628                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19789309                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124225407                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2800338                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3211272                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           415713257                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326483760                       # The number of ROB writes
system.switch_cpus1.timesIdled                3643351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23904429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112475115                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            137863668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112475115                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.542490                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.542490                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393315                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393315                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       678365084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208135224                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150487086                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus2.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23676686                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19371617                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2313772                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10013230                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9347427                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2449325                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       105519                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    228150662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132306208                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23676686                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11796752                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27641011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6284746                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4785194                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13955173                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2315637                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    264517787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.614340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.956603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       236876776     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1293944      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2051626      0.78%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2772668      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2855522      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2414313      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1362044      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2004470      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12886424      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    264517787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082795                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.462663                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       225830477                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7125209                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27591390                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        30198                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3940512                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3898035                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          385                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162379699                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2015                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3940512                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       226451951                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1533415                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4171771                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27007748                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1412387                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162321182                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        192985                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       615608                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    226475009                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    755140521                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    755140521                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    196674125                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29800884                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40624                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21291                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4195110                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15208679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8238128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        97037                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1887359                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162125064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40768                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154090174                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        20995                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17726434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     42274262                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1781                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    264517787                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582532                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273421                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    199341467     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26775771     10.12%     85.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13570474      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10255504      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8063432      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3264247      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2036517      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1070122      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       140253      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    264517787                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          29353     11.48%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         93949     36.75%     48.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       132336     51.77%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129595257     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2296741      1.49%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        19330      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13966971      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8211875      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154090174                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538839                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             255638                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    572974768                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    179892884                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151789021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     154345812                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       312593                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2432510                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       110650                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3940512                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1214642                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       136803                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    162165991                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62236                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15208679                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8238128                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21294                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          619                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1349201                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1294963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2644164                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    151973909                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13142841                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2116265                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  159                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21354402                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21602842                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8211561                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531439                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151789267                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151789021                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87133542                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        234784124                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530792                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371122                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    114648964                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    141073475                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21092542                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        38987                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2343050                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    260577275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.541388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.391079                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    202757100     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     28636840     10.99%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10836552      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5162708      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4331219      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2496272      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2198259      0.84%     98.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       986983      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3171342      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    260577275                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    114648964                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     141073475                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20903647                       # Number of memory references committed
system.switch_cpus2.commit.loads             12776169                       # Number of loads committed
system.switch_cpus2.commit.membars              19450                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          20343297                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        127105087                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2904953                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3171342                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           419571170                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328272608                       # The number of ROB writes
system.switch_cpus2.timesIdled                3455867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21449036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          114648964                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            141073475                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    114648964                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.494282                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.494282                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400917                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400917                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684027173                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211436202                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      150523009                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         38954                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus3.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23710245                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19400859                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2309385                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9809325                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9335136                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2448015                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       105125                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    228084890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132584114                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23710245                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11783151                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27674385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6307028                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4778665                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13952174                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2311663                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    264505508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       236831123     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1291700      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2048782      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2771479      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2857227      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2416840      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1359584      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2002797      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12925976      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    264505508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082913                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463635                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       225764472                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7118671                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27624909                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        30292                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3967163                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3902731                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162679173                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1992                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3967163                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       226386379                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1526787                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4170941                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27041075                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1413160                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162621516                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        193029                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       616090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    226895597                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    756569139                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    756569139                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    196737143                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30158409                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40232                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20893                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4199050                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15214348                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8249915                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        97185                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2010591                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         162421286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40373                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154228331                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21144                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17970739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43073044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1375                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    264505508                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.583082                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273531                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    199211697     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26872069     10.16%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13598983      5.14%     90.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10248284      3.87%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8060371      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3264602      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2039110      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1068846      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       141546      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    264505508                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29176     11.36%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94668     36.86%     48.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       133019     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    129707451     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2306071      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19336      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13971333      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8224140      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154228331                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539322                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             256863                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    573240174                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180433025                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151934055                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154485194                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       316300                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2434111                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          631                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       119865                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3967163                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1208062                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       136303                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    162461822                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65306                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15214348                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8249915                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20896                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        115080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          631                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1341998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1301429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2643427                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152120149                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13149030                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2108179                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  163                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21372869                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21616857                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8223839                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531950                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151934320                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151934055                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87219745                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        235018179                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531300                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    114685664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    141118607                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21343222                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        38998                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2338676                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    260538345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541642                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390257                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    202628258     77.77%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     28714703     11.02%     88.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10833003      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5168980      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4373662      1.68%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2496299      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2172400      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       987905      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3163135      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    260538345                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    114685664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     141118607                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20910284                       # Number of memory references committed
system.switch_cpus3.commit.loads             12780234                       # Number of loads committed
system.switch_cpus3.commit.membars              19456                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20349819                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        127145728                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2905877                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3163135                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           419836259                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          328890913                       # The number of ROB writes
system.switch_cpus3.timesIdled                3451981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21461315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          114685664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            141118607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    114685664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.493484                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.493484                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.401045                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.401045                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       684655130                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211637453                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      150817241                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         38964                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus4.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23709320                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19399222                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2307928                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9822977                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9336404                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2448273                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       105314                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    228085528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             132584669                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23709320                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11784677                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27675971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6303382                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4788872                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         13950983                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2310646                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    264515754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.958630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       236839783     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1291570      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2049305      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2772939      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2856248      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2417008      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1359203      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2003391      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12926307      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    264515754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082909                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463637                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       225765303                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7128680                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27626462                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        30332                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3964976                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3903495                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162686254                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2020                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3964976                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       226386811                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1532831                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4176142                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27042912                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1412079                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162628744                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        192484                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       615774                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    226900896                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    756614354                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    756614354                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    196744692                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30156191                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40199                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20859                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4195586                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15217393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8250702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        97182                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1976157                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         162427093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        40340                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        154228990                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21091                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17977028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43107351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    264515754                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.583062                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.273637                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    199245800     75.32%     75.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     26841957     10.15%     85.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13590186      5.14%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10259195      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8063425      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3267355      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2037585      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1068917      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       141334      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    264515754                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29086     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         94588     36.88%     48.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       132815     51.78%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    129706092     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2306463      1.50%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19337      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13972296      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8224802      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     154228990                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539325                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             256489                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001663                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    573251314                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    180445085                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    151935097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     154485479                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       315895                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2436677                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          626                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       120336                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3964976                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1213419                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       136713                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    162467600                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        65788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15217393                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8250702                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20861                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        115488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          626                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1340621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1299482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2640103                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    152120653                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13148729                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2108337                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  167                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21373223                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21616344                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8224494                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531952                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             151935347                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            151935097                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         87219919                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        235023761                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.531303                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371111                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    114690123                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    141124025                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21343603                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        39002                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2337217                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    260550778                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.541637                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.390576                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    202659066     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28697279     11.01%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10832707      4.16%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5169274      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4363071      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2495422      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2179656      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       988244      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3166059      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    260550778                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    114690123                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     141124025                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20911079                       # Number of memory references committed
system.switch_cpus4.commit.loads             12780713                       # Number of loads committed
system.switch_cpus4.commit.membars              19458                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20350570                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        127150637                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2905987                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3166059                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           419851567                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          328900311                       # The number of ROB writes
system.switch_cpus4.timesIdled                3450588                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21451069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          114690123                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            141124025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    114690123                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.493387                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.493387                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.401061                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.401061                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       684659497                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      211635270                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      150818564                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         38968                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus5.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        25981008                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     21635748                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2363562                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9983636                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9519957                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2792753                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       109976                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    226183804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             142580482                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           25981008                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     12312710                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             29717124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6563770                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       7155053                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         14044401                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2259259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    267234695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.030970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       237517571     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1822971      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2305693      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3658714      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1528803      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1969753      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2300742      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1048422      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        15082026      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    267234695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090853                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498591                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       224852680                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8614270                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         29574057                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        15770                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4177913                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3950439                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          803                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     174230655                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3886                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4177913                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       225082927                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         732701                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      7239114                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         29359757                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       642273                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     173156753                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          170                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         92374                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       447855                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    241840632                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    805237241                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    805237241                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    202548305                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        39292300                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        42036                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        21969                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2256456                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     16193095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8482892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       101425                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1975590                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         169063989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        42190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        162280662                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       160182                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20365840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     41293411                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1714                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    267234695                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607259                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327698                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    198449182     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     31354375     11.73%     85.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12881807      4.82%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7181001      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      9714574      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2995332      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2948276      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1586126      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       124022      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    267234695                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        1119772     79.27%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        148779     10.53%     89.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       144040     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    136702359     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2223377      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        20066      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14879188      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8455672      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     162280662                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567481                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1412592                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008705                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    593368792                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    189472905                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    158068437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     163693254                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       122696                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      3012603                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          891                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       113186                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4177913                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         556127                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        70116                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    169106184                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       132307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     16193095                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8482892                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        21970                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         60971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          891                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1402786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1323147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2725933                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    159459820                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     14641238                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2820841                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23096204                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        22543971                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8454966                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557617                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             158068915                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            158068437                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         94719689                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        254322585                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552751                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372439                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    117864343                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    145233304                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     23873580                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        40476                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2383577                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    263056782                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.552099                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372749                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201604224     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     31137818     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11300528      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5643181      2.15%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5148185      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2168862      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2141303      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1021429      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2891252      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    263056782                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    117864343                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     145233304                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21550198                       # Number of memory references committed
system.switch_cpus5.commit.loads             13180492                       # Number of loads committed
system.switch_cpus5.commit.membars              20192                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          21045289                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        130757707                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2996663                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2891252                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           429271595                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          342391734                       # The number of ROB writes
system.switch_cpus5.timesIdled                3428267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18732128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          117864343                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            145233304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    117864343                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.426237                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.426237                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412161                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412161                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       717591133                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      220846256                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      161210311                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         40442                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               285966823                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23414677                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19201224                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2292314                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9628949                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9141180                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2400631                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       102606                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    223299301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             133086990                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23414677                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11541811                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             29268835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6520652                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6692646                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13757458                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2274387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    263453744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.617665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.969833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234184909     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         3173708      1.20%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3670809      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2015029      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         2319020      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1274955      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          868494      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         2270525      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13676295      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    263453744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081879                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465393                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       221485801                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8540388                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         29023240                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       232639                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4171672                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3801528                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        21291                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     162466597                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts       105016                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4171672                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       221840916                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        3157304                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4384185                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         28915338                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       984325                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     162366101                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          273                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        254997                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       457603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    225648905                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    755993052                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    755993052                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    192586176                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        33062707                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        42256                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        23474                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2615793                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15490955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8441887                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       222393                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1871724                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         162125264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        42321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        153170829                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       214208                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20340054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     47054535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4496                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    263453744                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.581396                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270796                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    198925715     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25949803      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13939717      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9655139      3.66%     94.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8445636      3.21%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      4315751      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1044662      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       671664      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       505657      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    263453744                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          40240     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        142865     43.09%     55.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       148448     44.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    128216816     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2396009      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18755      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14157260      9.24%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8381989      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     153170829                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535624                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             331553                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    570341162                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    182509098                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150626306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     153502382                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       387494                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2731401                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses         1006                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1461                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       187341                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9380                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4171672                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        2594116                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       168514                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    162167717                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        61566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15490955                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8441887                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        23431                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        117604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1461                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1327883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1287874                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2615757                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150911282                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13294272                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2259546                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21674100                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21115470                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8379828                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527723                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150628648                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150626306                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         89515044                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        234509656                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526727                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381712                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113091100                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    138748710                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23420466                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37825                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2305446                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    259282072                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.535127                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354372                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    202610107     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26278612     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     11012860      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      6618191      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4582215      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2957769      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1535202      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1236040      0.48%     99.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2451076      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    259282072                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113091100                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     138748710                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              21014100                       # Number of memory references committed
system.switch_cpus6.commit.loads             12759554                       # Number of loads committed
system.switch_cpus6.commit.membars              18872                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19858521                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        125086246                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2822841                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2451076                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           418999418                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          328510122                       # The number of ROB writes
system.switch_cpus6.timesIdled                3419636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               22513079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113091100                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            138748710                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113091100                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.528641                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.528641                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395469                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395469                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       680726451                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      209052437                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      151613425                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37790                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus7.numCycles               285966821                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        25973877                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     21628690                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2364812                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     10097321                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9519220                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2794162                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       110174                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    226210634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             142548763                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           25973877                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     12313382                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29714440                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6565177                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       7116264                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         14046369                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2260378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    267220266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.030805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       237505826     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1824359      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2304365      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3660409      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1528325      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1969615      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         2300468      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1050860      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        15076039      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    267220266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090828                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498480                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       224882912                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      8571981                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         29571911                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        15269                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4178188                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3950208                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          743                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     174199968                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         3778                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4178188                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       225112346                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         728530                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7204944                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         29357853                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       638395                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     173125397                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         92001                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       445463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    241802153                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    805100062                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    805100062                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    202532032                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        39270121                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42306                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        22241                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2244529                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     16196687                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8480675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        99699                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1975191                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         169045775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        162268352                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       161890                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20361049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     41285383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    267220266                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607246                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.327704                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    198436911     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     31358862     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12880594      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7178129      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      9707863      3.63%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2997373      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2951607      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1585460      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123467      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    267220266                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        1119269     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             1      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        149382     10.57%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       144020     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    136690373     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2222653      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        20064      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14882073      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8453189      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     162268352                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567438                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            1412672                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008706                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    593331532                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    189450157                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    158053343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     163681024                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       121181                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      3017273                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          880                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       111659                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4178188                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         552928                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        70183                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    169088237                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts       132388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     16196687                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8480675                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        22242                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         61052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          880                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1405151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1320850                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2726001                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    159445030                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     14639978                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2823322                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            23092471                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        22543878                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8452493                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557565                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             158053824                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            158053343                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         94707306                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        254296284                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552698                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372429                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    117854828                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    145221566                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23867400                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        40472                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2384846                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    263042078                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.552085                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372705                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    201592134     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     31136963     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     11302603      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5640052      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      5148230      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2168285      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2141724      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1022144      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2889943      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    263042078                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    117854828                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     145221566                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              21548430                       # Number of memory references committed
system.switch_cpus7.commit.loads             13179414                       # Number of loads committed
system.switch_cpus7.commit.membars              20190                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          21043594                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        130747118                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2996414                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2889943                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           429240282                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          342356160                       # The number of ROB writes
system.switch_cpus7.timesIdled                3429784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               18746555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          117854828                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            145221566                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    117854828                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.426433                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.426433                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.412128                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.412128                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       717511584                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      220830767                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      161174751                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         40438                       # number of misc regfile writes
system.l2.replacements                         100957                       # number of replacements
system.l2.tagsinuse                      32763.273929                       # Cycle average of tags in use
system.l2.total_refs                          2040405                       # Total number of references to valid blocks.
system.l2.sampled_refs                         133718                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.259015                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           209.452307                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.298761                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3524.749893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.996494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4165.502945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.114629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2379.128139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.436305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2379.716489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     10.866410                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2407.554479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     10.567904                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1876.693905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      9.227877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3437.457749                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     10.575150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   1873.998260                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1509.868785                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1881.921224                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1215.900355                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1224.883725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1190.001762                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            930.417077                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1510.794462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            965.148845                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006392                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.107567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000305                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.127121                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000309                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.072605                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.072623                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000332                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.073473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.057272                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.104903                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.057190                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.046078                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.057432                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.037106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.037380                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.036316                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.028394                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.046106                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.029454                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999856                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        46538                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        60214                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36236                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        36235                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        36142                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        32860                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        48202                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        32913                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  329355                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            98534                       # number of Writeback hits
system.l2.Writeback_hits::total                 98534                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          169                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          172                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1407                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        46622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        60366                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        36407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        36308                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        33106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        48376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        33157                       # number of demand (read+write) hits
system.l2.demand_hits::total                   330762                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        46622                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        60366                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36405                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        36407                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        36308                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        33106                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        48376                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        33157                       # number of overall hits
system.l2.overall_hits::total                  330762                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15809                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        21727                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10317                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10330                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        10432                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         8509                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        15095                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         8368                       # number of ReadReq misses
system.l2.ReadReq_misses::total                100906                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  37                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15809                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        21727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10317                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10330                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        10432                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         8527                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        15096                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         8386                       # number of demand (read+write) misses
system.l2.demand_misses::total                 100943                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15809                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        21727                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10317                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10330                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        10432                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         8527                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        15096                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         8386                       # number of overall misses
system.l2.overall_misses::total                100943                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5516104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2645481660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6284966                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3660572796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6498006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1734022344                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6895908                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1740240092                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6754331                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   1755619346                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6760052                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1440816506                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6135336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   2565509251                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6480978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1416942921                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     17010530597                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data      2915667                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       150307                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      2943212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6009186                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5516104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2645481660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6284966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3660572796                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6498006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1734022344                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6895908                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1740240092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6754331                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   1755619346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6760052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1443732173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6135336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   2565659558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6480978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1419886133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17016539783                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5516104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2645481660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6284966                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3660572796                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6498006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1734022344                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6895908                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1740240092                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6754331                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   1755619346                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6760052                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1443732173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6135336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   2565659558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6480978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1419886133                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17016539783                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62347                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        81941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        46553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        46565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        46574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        41369                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        63297                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41281                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              430261                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        98534                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             98534                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1444                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62431                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        82093                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        46722                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        46737                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        46740                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        41633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        63472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41543                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               431705                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62431                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        82093                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        46722                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        46737                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        46740                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        41633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        63472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41543                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              431705                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.253565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.265154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.221618                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.221840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.223988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.205685                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.238479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.202708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234523                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.068182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.005714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025623                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.253224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.264663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.220817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.221024                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.223192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.204813                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.237837                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.201863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.233824                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.253224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.264663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.220817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.221024                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.223192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.204813                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.237837                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.201863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.233824                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 157602.971429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167340.227718                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165393.842105                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168480.360657                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 158487.951220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 168074.279732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 164188.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168464.674927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 160817.404762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 168291.731787                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 160953.619048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 169328.535198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 165819.891892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 169957.552236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst       154309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 169328.742949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168577.989386                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 161981.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       150307                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 163511.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162410.432432                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 157602.971429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167340.227718                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165393.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168480.360657                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 158487.951220                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 168074.279732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 164188.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168464.674927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 160817.404762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 168291.731787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 160953.619048                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 169313.026035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 165819.891892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 169956.250530                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst       154309                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 169316.257214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168575.728708                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 157602.971429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167340.227718                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165393.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168480.360657                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 158487.951220                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 168074.279732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 164188.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168464.674927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 160817.404762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 168291.731787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 160953.619048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 169313.026035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 165819.891892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 169956.250530                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst       154309                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 169316.257214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168575.728708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                40786                       # number of writebacks
system.l2.writebacks::total                     40786                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15809                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        21727                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10330                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        10432                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         8509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        15095                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         8368                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           100906                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             37                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        21727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10330                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        10432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         8527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        15096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         8386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            100943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        21727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10330                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        10432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         8527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        15096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         8386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           100943                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3477599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1724281171                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4072823                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2394957945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4110425                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1133141671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4453678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1138577495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      4310247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1147986398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4316524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    945259176                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3983856                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   1686099508                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4037948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    929559434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11132625898                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data      1865798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data        92198                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      1893286                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3851282                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3477599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1724281171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4072823                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2394957945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4110425                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1133141671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4453678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1138577495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      4310247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1147986398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4316524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    947124974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3983856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   1686191706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4037948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    931452720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11136477180                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3477599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1724281171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4072823                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2394957945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4110425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1133141671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4453678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1138577495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      4310247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1147986398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4316524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    947124974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3983856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   1686191706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4037948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    931452720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11136477180                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.253565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.265154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.221618                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.221840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.223988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.205685                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.238479                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.202708                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.234523                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.068182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025623                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.253224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.264663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.220817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.221024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.223192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.204813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.237837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.201863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.253224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.264663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.220817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.221024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.223192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.204813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.237837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.201863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233824                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99359.971429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109069.591435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107179.552632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110229.573572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100254.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109832.477561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 106039.952381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110220.473863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 102624.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 110044.708397                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 102774.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 111089.337878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 107671.783784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 111699.205565                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96141.619048                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 111085.018403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110326.699086                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 103655.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        92198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 105182.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104088.702703                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 99359.971429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109069.591435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107179.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 110229.573572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100254.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109832.477561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 106039.952381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110220.473863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 102624.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 110044.708397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 102774.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 111073.645362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 107671.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 111697.913752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96141.619048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 111072.349153                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110324.412589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 99359.971429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109069.591435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107179.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 110229.573572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100254.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109832.477561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 106039.952381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110220.473863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 102624.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 110044.708397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 102774.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 111073.645362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 107671.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 111697.913752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96141.619048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 111072.349153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110324.412589                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               559.497736                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013966747                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801006.655417                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.392059                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.105677                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055115                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841516                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896631                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13934478                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13934478                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13934478                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13934478                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13934478                       # number of overall hits
system.cpu0.icache.overall_hits::total       13934478                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7046004                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7046004                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7046004                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7046004                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7046004                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7046004                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13934522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934522                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13934522                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934522                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13934522                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934522                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160136.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160136.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160136.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160136.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160136.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160136.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5949928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5949928                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5949928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5949928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5949928                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5949928                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165275.777778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165275.777778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165275.777778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165275.777778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165275.777778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165275.777778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62431                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243193961                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62687                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3879.495924                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.268758                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.731242                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.782300                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.217700                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484564                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9315                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431376                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431376                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431376                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431376                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209815                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       210226                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210226                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       210226                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210226                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22279235343                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22279235343                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35778087                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35778087                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22315013430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22315013430                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22315013430                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22315013430                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20694379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20694379                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24641602                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24641602                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24641602                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24641602                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010139                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010139                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008531                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008531                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008531                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008531                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106185.140924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106185.140924                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87051.306569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87051.306569                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106147.733534                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106147.733534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106147.733534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106147.733534                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8518                       # number of writebacks
system.cpu0.dcache.writebacks::total             8518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       147468                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       147468                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       147795                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       147795                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       147795                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       147795                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62347                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62347                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62431                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62431                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62431                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5867274219                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5867274219                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5531536                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5531536                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5872805755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5872805755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5872805755                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5872805755                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94106.760855                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94106.760855                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65851.619048                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65851.619048                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94068.743973                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94068.743973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94068.743973                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94068.743973                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.542515                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1093100927                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2066353.359168                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.542515                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060164                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845421                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13914450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13914450                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13914450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13914450                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13914450                       # number of overall hits
system.cpu1.icache.overall_hits::total       13914450                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8219407                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8219407                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8219407                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8219407                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8219407                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8219407                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13914497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13914497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13914497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13914497                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13914497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13914497                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       174881                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       174881                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       174881                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       174881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       174881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       174881                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6734970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6734970                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6734970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6734970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6734970                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6734970                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172691.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172691.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172691.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172691.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172691.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172691.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 82093                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               194801412                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 82349                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2365.558926                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.381051                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.618949                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915551                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084449                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9646783                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9646783                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7994196                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7994196                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18652                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17640979                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17640979                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17640979                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17640979                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       209121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       209121                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          919                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       210040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        210040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       210040                       # number of overall misses
system.cpu1.dcache.overall_misses::total       210040                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23249474177                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23249474177                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     77505274                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     77505274                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  23326979451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23326979451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  23326979451                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23326979451                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9855904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9855904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7995115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7995115                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17851019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17851019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17851019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17851019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021218                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021218                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011766                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011766                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011766                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011766                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111177.137528                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111177.137528                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84336.533188                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84336.533188                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111059.700300                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111059.700300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111059.700300                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111059.700300                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15722                       # number of writebacks
system.cpu1.dcache.writebacks::total            15722                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       127180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       127180                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          767                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       127947                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       127947                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       127947                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       127947                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        81941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        81941                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        82093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        82093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        82093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        82093                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7843274338                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7843274338                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9916909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9916909                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7853191247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7853191247                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7853191247                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7853191247                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004599                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004599                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004599                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004599                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95718.557718                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95718.557718                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65242.822368                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65242.822368                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95662.130109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95662.130109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95662.130109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95662.130109                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               517.968910                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1087090656                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2094587.005780                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.968910                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068860                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830078                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13955119                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13955119                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13955119                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13955119                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13955119                       # number of overall hits
system.cpu2.icache.overall_hits::total       13955119                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8833352                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8833352                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8833352                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8833352                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8833352                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8833352                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13955173                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13955173                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13955173                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13955173                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13955173                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13955173                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163580.592593                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163580.592593                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163580.592593                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163580.592593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163580.592593                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163580.592593                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7266968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7266968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7266968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7266968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7266968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7266968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165158.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 165158.363636                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 165158.363636                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 165158.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 165158.363636                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 165158.363636                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 46722                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179931862                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46978                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3830.130316                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.497892                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.502108                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912101                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087899                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9611265                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9611265                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8089103                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8089103                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21148                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21148                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        19477                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        19477                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17700368                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17700368                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17700368                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17700368                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       149619                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149619                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          990                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          990                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150609                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150609                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150609                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150609                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16871640360                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16871640360                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     84965078                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     84965078                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16956605438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16956605438                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16956605438                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16956605438                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9760884                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9760884                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8090093                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8090093                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        19477                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        19477                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17850977                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17850977                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17850977                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17850977                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015328                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015328                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008437                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008437                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008437                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008437                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112764.023018                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112764.023018                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85823.311111                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85823.311111                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112586.933304                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112586.933304                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112586.933304                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112586.933304                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10004                       # number of writebacks
system.cpu2.dcache.writebacks::total            10004                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       103066                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       103066                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          821                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          821                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       103887                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       103887                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       103887                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       103887                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        46553                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        46553                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          169                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          169                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        46722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        46722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        46722                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        46722                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4215976080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4215976080                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11200511                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11200511                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4227176591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4227176591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4227176591                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4227176591                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002617                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002617                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90562.929994                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90562.929994                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66275.213018                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66275.213018                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90475.077929                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90475.077929                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90475.077929                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90475.077929                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.637655                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087087657                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2094581.227360                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.637655                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068330                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829548                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13952120                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13952120                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13952120                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13952120                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13952120                       # number of overall hits
system.cpu3.icache.overall_hits::total       13952120                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      9178532                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      9178532                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      9178532                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      9178532                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      9178532                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      9178532                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13952174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13952174                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13952174                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13952174                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13952174                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13952174                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 169972.814815                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 169972.814815                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 169972.814815                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 169972.814815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 169972.814815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 169972.814815                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7818678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7818678                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7818678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7818678                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7818678                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7818678                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177697.227273                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177697.227273                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177697.227273                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177697.227273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177697.227273                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177697.227273                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 46737                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               179935945                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 46993                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3828.994637                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.497122                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.502878                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912098                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087902                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9613204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9613204                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8091641                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8091641                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20749                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20749                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19482                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17704845                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17704845                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17704845                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17704845                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149579                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1014                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150593                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150593                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150593                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150593                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  16873541917                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16873541917                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     86558325                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     86558325                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  16960100242                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16960100242                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  16960100242                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16960100242                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9762783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9762783                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8092655                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8092655                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19482                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17855438                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17855438                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17855438                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17855438                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015321                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015321                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000125                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008434                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008434                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008434                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008434                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 112806.890787                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112806.890787                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85363.239645                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85363.239645                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 112622.102236                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 112622.102236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 112622.102236                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 112622.102236                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10198                       # number of writebacks
system.cpu3.dcache.writebacks::total            10198                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       103014                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       103014                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          842                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          842                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       103856                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       103856                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       103856                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       103856                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        46565                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        46565                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          172                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          172                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        46737                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        46737                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        46737                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        46737                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4224214954                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4224214954                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11275842                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11275842                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4235490796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4235490796                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4235490796                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4235490796                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002618                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002618                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90716.524299                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90716.524299                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65557.220930                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65557.220930                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90623.933843                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90623.933843                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90623.933843                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90623.933843                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.703775                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087086468                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2094578.936416                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.703775                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.068436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.829653                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13950931                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13950931                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13950931                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13950931                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13950931                       # number of overall hits
system.cpu4.icache.overall_hits::total       13950931                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8644505                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8644505                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8644505                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8644505                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8644505                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8644505                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13950983                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13950983                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13950983                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13950983                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13950983                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13950983                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 166240.480769                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 166240.480769                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 166240.480769                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 166240.480769                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 166240.480769                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 166240.480769                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7459131                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7459131                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7459131                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7459131                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7459131                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7459131                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169525.704545                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169525.704545                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169525.704545                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169525.704545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169525.704545                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169525.704545                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 46740                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               179936239                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 46996                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3828.756469                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.497471                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.502529                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912099                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087901                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9613167                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9613167                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8092005                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8092005                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        20714                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        20714                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19484                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19484                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17705172                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17705172                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17705172                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17705172                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       149641                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       149641                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          964                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          964                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       150605                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        150605                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       150605                       # number of overall misses
system.cpu4.dcache.overall_misses::total       150605                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  16916666121                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  16916666121                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     81358499                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     81358499                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  16998024620                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  16998024620                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  16998024620                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  16998024620                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9762808                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9762808                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8092969                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8092969                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        20714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        20714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19484                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19484                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17855777                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17855777                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17855777                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17855777                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015328                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015328                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008435                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008435                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008435                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008435                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 113048.336492                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 113048.336492                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84396.783195                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84396.783195                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112864.942200                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112864.942200                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112864.942200                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112864.942200                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        10017                       # number of writebacks
system.cpu4.dcache.writebacks::total            10017                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       103067                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       103067                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          798                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          798                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       103865                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       103865                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       103865                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       103865                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        46574                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        46574                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          166                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        46740                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        46740                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        46740                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        46740                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   4232441485                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   4232441485                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     10894343                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     10894343                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   4243335828                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4243335828                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   4243335828                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4243335828                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90875.627711                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90875.627711                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65628.572289                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65628.572289                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90785.961232                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90785.961232                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90785.961232                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90785.961232                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               495.263778                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1090168360                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2184706.132265                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    40.263778                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.064525                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.793692                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14044346                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14044346                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14044346                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14044346                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14044346                       # number of overall hits
system.cpu5.icache.overall_hits::total       14044346                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      9367449                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9367449                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      9367449                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9367449                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      9367449                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9367449                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14044401                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14044401                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14044401                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14044401                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14044401                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14044401                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 170317.254545                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 170317.254545                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 170317.254545                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 170317.254545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 170317.254545                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 170317.254545                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7525019                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7525019                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7525019                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7525019                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7525019                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7525019                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 171023.159091                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 171023.159091                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 171023.159091                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 171023.159091                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 171023.159091                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 171023.159091                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 41633                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               177932733                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 41889                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4247.719759                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.461801                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.538199                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911960                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088040                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     11213589                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       11213589                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8325950                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8325950                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21656                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21656                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        20221                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        20221                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     19539539                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        19539539                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     19539539                       # number of overall hits
system.cpu5.dcache.overall_hits::total       19539539                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       106868                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       106868                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2632                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2632                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       109500                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        109500                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       109500                       # number of overall misses
system.cpu5.dcache.overall_misses::total       109500                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  10539874447                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10539874447                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    188347534                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    188347534                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  10728221981                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  10728221981                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  10728221981                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  10728221981                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     11320457                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     11320457                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8328582                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8328582                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        20221                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        20221                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     19649039                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     19649039                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     19649039                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     19649039                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009440                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000316                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000316                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98625.167936                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98625.167936                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 71560.613222                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 71560.613222                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97974.629963                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97974.629963                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97974.629963                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97974.629963                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       314718                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 31471.800000                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9524                       # number of writebacks
system.cpu5.dcache.writebacks::total             9524                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        65499                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        65499                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         2368                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2368                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        67867                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        67867                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        67867                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        67867                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        41369                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        41369                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          264                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        41633                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        41633                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        41633                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        41633                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3679693686                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3679693686                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     21337628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21337628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3701031314                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3701031314                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3701031314                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3701031314                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88948.093645                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88948.093645                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 80824.348485                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 80824.348485                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88896.579973                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88896.579973                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88896.579973                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88896.579973                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               519.021986                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1088425239                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2093125.459615                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.021986                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059330                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.831766                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13757412                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13757412                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13757412                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13757412                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13757412                       # number of overall hits
system.cpu6.icache.overall_hits::total       13757412                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7701721                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7701721                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7701721                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7701721                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7701721                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7701721                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13757458                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13757458                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13757458                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13757458                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13757458                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13757458                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 167428.717391                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 167428.717391                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 167428.717391                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 167428.717391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 167428.717391                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 167428.717391                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            8                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            8                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6556039                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6556039                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6556039                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6556039                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6556039                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6556039                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 172527.342105                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 172527.342105                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 172527.342105                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 172527.342105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 172527.342105                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 172527.342105                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 63472                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               186305795                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 63728                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2923.452721                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.254698                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.745302                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915057                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084943                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9703356                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9703356                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      8210289                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       8210289                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19997                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19997                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18895                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18895                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17913645                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17913645                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17913645                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17913645                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       216589                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       216589                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         3917                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3917                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       220506                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        220506                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       220506                       # number of overall misses
system.cpu6.dcache.overall_misses::total       220506                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  25841603686                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  25841603686                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    498158379                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    498158379                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  26339762065                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  26339762065                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  26339762065                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  26339762065                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9919945                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9919945                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      8214206                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      8214206                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18895                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     18134151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     18134151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     18134151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     18134151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021834                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021834                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000477                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000477                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012160                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012160                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012160                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012160                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 119311.708748                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 119311.708748                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 127178.549655                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 127178.549655                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 119451.452863                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 119451.452863                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 119451.452863                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 119451.452863                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       122514                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets       122514                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        25151                       # number of writebacks
system.cpu6.dcache.writebacks::total            25151                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       153292                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       153292                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         3742                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         3742                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       157034                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       157034                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       157034                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       157034                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        63297                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        63297                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        63472                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        63472                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        63472                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        63472                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   5900637041                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   5900637041                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     11580346                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     11580346                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   5912217387                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5912217387                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   5912217387                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5912217387                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003500                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003500                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003500                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003500                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93221.432943                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 93221.432943                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66173.405714                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66173.405714                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 93146.858252                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 93146.858252                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 93146.858252                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 93146.858252                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               496.201553                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1090170328                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   500                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2180340.656000                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.201553                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.066028                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.795195                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     14046314                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       14046314                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     14046314                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        14046314                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     14046314                       # number of overall hits
system.cpu7.icache.overall_hits::total       14046314                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           55                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           55                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           55                       # number of overall misses
system.cpu7.icache.overall_misses::total           55                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8978060                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8978060                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8978060                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8978060                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8978060                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8978060                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     14046369                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     14046369                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     14046369                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     14046369                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     14046369                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     14046369                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 163237.454545                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 163237.454545                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 163237.454545                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 163237.454545                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 163237.454545                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 163237.454545                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           45                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           45                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7278534                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7278534                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7278534                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7278534                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7278534                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7278534                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161745.200000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161745.200000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161745.200000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161745.200000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161745.200000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161745.200000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41543                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               177933021                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41799                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4256.872676                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.462017                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.537983                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911961                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088039                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     11214281                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       11214281                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8325285                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8325285                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        21919                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        21919                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        20219                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        20219                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     19539566                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        19539566                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     19539566                       # number of overall hits
system.cpu7.dcache.overall_hits::total       19539566                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       106418                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       106418                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         2611                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2611                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       109029                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        109029                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       109029                       # number of overall misses
system.cpu7.dcache.overall_misses::total       109029                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  10487392421                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  10487392421                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    186362894                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    186362894                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  10673755315                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  10673755315                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  10673755315                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  10673755315                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     11320699                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     11320699                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8327896                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8327896                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        21919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        20219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        20219                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     19648595                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     19648595                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     19648595                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     19648595                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009400                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009400                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000314                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000314                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005549                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005549                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005549                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005549                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 98549.046411                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 98549.046411                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 71376.060513                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 71376.060513                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 97898.314348                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 97898.314348                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 97898.314348                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 97898.314348                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       313109                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 62621.800000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9400                       # number of writebacks
system.cpu7.dcache.writebacks::total             9400                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        65137                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        65137                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         2349                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2349                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        67486                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        67486                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        67486                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        67486                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41281                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41281                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          262                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41543                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41543                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41543                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41543                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3659360774                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3659360774                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     21160338                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     21160338                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3680521112                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3680521112                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3680521112                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3680521112                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88645.158160                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88645.158160                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 80764.648855                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 80764.648855                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88595.458007                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88595.458007                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88595.458007                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88595.458007                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
