// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition"

// DATE "12/16/2022 22:55:15"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Lab9Part2 (
	Done,
	Resetn,
	Pro_Clock,
	Run,
	Mem_Clock,
	rst_neg,
	Address,
	BusWires,
	DIN);
output 	Done;
input 	Resetn;
input 	Pro_Clock;
input 	Run;
input 	Mem_Clock;
input 	rst_neg;
output 	[4:0] Address;
output 	[8:0] BusWires;
output 	[8:0] DIN;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \Address[4]~output_o ;
wire \Address[3]~output_o ;
wire \Address[2]~output_o ;
wire \Address[1]~output_o ;
wire \Address[0]~output_o ;
wire \BusWires[8]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[0]~output_o ;
wire \DIN[8]~output_o ;
wire \DIN[7]~output_o ;
wire \DIN[6]~output_o ;
wire \DIN[5]~output_o ;
wire \DIN[4]~output_o ;
wire \DIN[3]~output_o ;
wire \DIN[2]~output_o ;
wire \DIN[1]~output_o ;
wire \DIN[0]~output_o ;
wire \Pro_Clock~input_o ;
wire \Mem_Clock~input_o ;
wire \inst3|Q[0]~12_combout ;
wire \rst_neg~input_o ;
wire \inst3|Q[1]~4_combout ;
wire \inst3|Q[1]~5 ;
wire \inst3|Q[2]~6_combout ;
wire \inst3|Q[2]~7 ;
wire \inst3|Q[3]~8_combout ;
wire \inst3|Q[3]~9 ;
wire \inst3|Q[4]~10_combout ;
wire \Run~input_o ;
wire \inst|Tstep_D.T1~0_combout ;
wire \Resetn~input_o ;
wire \inst|Tstep_Q.T1~q ;
wire \inst|Selector0~0_combout ;
wire \inst|Selector0~1_combout ;
wire \inst|Tstep_Q.T0~q ;
wire \inst|Tstep_D.T2~0_combout ;
wire \inst|Tstep_Q.T2~q ;
wire \inst|Tstep_Q.T3~q ;
wire \inst|Selector17~0_combout ;
wire \inst|Selector10~0_combout ;
wire \inst|Selector11~0_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Gin~0_combout ;
wire \inst|DINout~0_combout ;
wire \inst|Selector1~2_combout ;
wire \inst|Selector5~1_combout ;
wire \inst|Selector4~0_combout ;
wire \inst|Selector2~2_combout ;
wire \inst|Selector4~1_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector7~1_combout ;
wire \inst|Selector8~0_combout ;
wire \inst|Selector8~1_combout ;
wire \inst|Selector8~2_combout ;
wire \inst|Equal6~0_combout ;
wire \inst|Gout~0_combout ;
wire \inst|Selector6~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Equal9~4_combout ;
wire \inst|Selector3~0_combout ;
wire \inst|Selector3~1_combout ;
wire \inst|Selector2~3_combout ;
wire \inst|Selector2~4_combout ;
wire \inst|Equal9~2_combout ;
wire \inst|Selector1~4_combout ;
wire \inst|Selector1~5_combout ;
wire \inst|Equal9~3_combout ;
wire \inst|Equal10~0_combout ;
wire \inst|Equal10~1_combout ;
wire \inst|Selector18~0_combout ;
wire \inst|Selector9~0_combout ;
wire \inst|Selector15~0_combout ;
wire \inst|Equal4~0_combout ;
wire \inst|Selector1~3_combout ;
wire \inst|Equal4~1_combout ;
wire \inst|Equal7~0_combout ;
wire \inst|Equal5~0_combout ;
wire \inst|Equal5~1_combout ;
wire \inst|Equal11~0_combout ;
wire \inst|Equal11~1_combout ;
wire \inst|Selector18~1_combout ;
wire \inst|DINout~1_combout ;
wire \inst|Equal1~0_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout ;
wire \inst|Selector19~0_combout ;
wire \inst|Selector19~1_combout ;
wire \inst|Selector20~0_combout ;
wire \inst|Selector20~1_combout ;
wire \inst|Selector21~0_combout ;
wire \inst|Selector21~1_combout ;
wire \inst|Selector22~0_combout ;
wire \inst|Selector22~1_combout ;
wire \inst|Equal8~0_combout ;
wire \inst|Selector12~0_combout ;
wire \inst|Selector22~2_combout ;
wire \inst|Selector23~0_combout ;
wire \inst|Selector23~1_combout ;
wire \inst|Selector24~0_combout ;
wire \inst|Equal8~1_combout ;
wire \inst|Selector25~0_combout ;
wire \inst|Selector25~1_combout ;
wire \inst|Selector25~2_combout ;
wire \inst|Selector26~0_combout ;
wire \inst|Selector26~1_combout ;
wire \inst|Selector26~2_combout ;
wire \inst|reg_G|Q[0]~10_cout ;
wire \inst|reg_G|Q[0]~11_combout ;
wire \inst|Selector26~3_combout ;
wire \inst|Equal4~2_combout ;
wire \inst|Equal4~3_combout ;
wire \inst|Selector16~0_combout ;
wire \inst|Selector26~4_combout ;
wire \inst|Equal7~1_combout ;
wire \inst|Equal7~2_combout ;
wire \inst|Equal6~1_combout ;
wire \inst|Equal6~2_combout ;
wire \inst|Selector14~0_combout ;
wire \inst|Selector13~0_combout ;
wire \inst|Selector26~5_combout ;
wire \inst|Selector26~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ;
wire \inst|reg_G|Q[0]~12 ;
wire \inst|reg_G|Q[1]~13_combout ;
wire \inst|Selector25~3_combout ;
wire \inst|Selector25~4_combout ;
wire \inst|Selector25~5_combout ;
wire \inst|Selector25~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout ;
wire \inst|reg_G|Q[1]~14 ;
wire \inst|reg_G|Q[2]~15_combout ;
wire \inst|Selector24~1_combout ;
wire \inst|Selector24~2_combout ;
wire \inst|Selector24~3_combout ;
wire \inst|Selector24~4_combout ;
wire \inst|Selector24~5_combout ;
wire \inst|Selector24~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout ;
wire \inst|reg_G|Q[2]~16 ;
wire \inst|reg_G|Q[3]~17_combout ;
wire \inst|Selector23~2_combout ;
wire \inst|Selector23~3_combout ;
wire \inst|Selector23~4_combout ;
wire \inst|Selector23~5_combout ;
wire \inst|Selector23~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout ;
wire \inst|reg_G|Q[3]~18 ;
wire \inst|reg_G|Q[4]~19_combout ;
wire \inst|Selector22~3_combout ;
wire \inst|Selector22~4_combout ;
wire \inst|Selector22~5_combout ;
wire \inst|Selector22~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout ;
wire \inst|reg_G|Q[4]~20 ;
wire \inst|reg_G|Q[5]~21_combout ;
wire \inst|Selector21~2_combout ;
wire \inst|Selector21~3_combout ;
wire \inst|Selector21~4_combout ;
wire \inst|Selector21~5_combout ;
wire \inst|Selector21~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout ;
wire \inst|reg_G|Q[5]~22 ;
wire \inst|reg_G|Q[6]~23_combout ;
wire \inst|Selector20~2_combout ;
wire \inst|Selector20~3_combout ;
wire \inst|Selector20~4_combout ;
wire \inst|Selector20~5_combout ;
wire \inst|Selector20~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout ;
wire \inst|reg_G|Q[6]~24 ;
wire \inst|reg_G|Q[7]~25_combout ;
wire \inst|Selector19~2_combout ;
wire \inst|Selector19~3_combout ;
wire \inst|Selector19~4_combout ;
wire \inst|Selector19~5_combout ;
wire \inst|Selector19~6_combout ;
wire \inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout ;
wire \inst|reg_G|Q[7]~26 ;
wire \inst|reg_G|Q[8]~27_combout ;
wire \inst|Selector18~2_combout ;
wire \inst|Selector18~3_combout ;
wire \inst|Selector18~4_combout ;
wire \inst|Selector18~5_combout ;
wire \inst|Selector18~6_combout ;
wire [4:0] \inst3|Q ;
wire [8:0] \inst2|altsyncram_component|auto_generated|q_a ;
wire [8:0] \inst|reg_6|Q ;
wire [8:0] \inst|reg_G|Q ;
wire [8:0] \inst|reg_4|Q ;
wire [8:0] \inst|reg_IR|Q ;
wire [8:0] \inst|reg_1|Q ;
wire [8:0] \inst|reg_5|Q ;
wire [8:0] \inst|reg_7|Q ;
wire [8:0] \inst|reg_0|Q ;
wire [8:0] \inst|reg_3|Q ;
wire [8:0] \inst|reg_2|Q ;
wire [8:0] \inst|reg_A|Q ;

wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst2|altsyncram_component|auto_generated|q_a [8] = \inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [7] = \inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [6] = \inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [5] = \inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [4] = \inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [3] = \inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [2] = \inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [1] = \inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|altsyncram_component|auto_generated|q_a [0] = \inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cycloneiv_io_obuf \Done~output (
	.i(\inst|Selector17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[4]~output (
	.i(\inst3|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[4]~output .bus_hold = "false";
defparam \Address[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[3]~output (
	.i(\inst3|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[3]~output .bus_hold = "false";
defparam \Address[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[2]~output (
	.i(\inst3|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[2]~output .bus_hold = "false";
defparam \Address[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[1]~output (
	.i(\inst3|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[1]~output .bus_hold = "false";
defparam \Address[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \Address[0]~output (
	.i(\inst3|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Address[0]~output .bus_hold = "false";
defparam \Address[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[8]~output (
	.i(\inst|Selector18~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[7]~output (
	.i(\inst|Selector19~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[6]~output (
	.i(\inst|Selector20~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[5]~output (
	.i(\inst|Selector21~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[4]~output (
	.i(\inst|Selector22~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[3]~output (
	.i(\inst|Selector23~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[2]~output (
	.i(\inst|Selector24~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[1]~output (
	.i(\inst|Selector25~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \BusWires[0]~output (
	.i(\inst|Selector26~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[8]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[8]~output .bus_hold = "false";
defparam \DIN[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[7]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[7]~output .bus_hold = "false";
defparam \DIN[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[6]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[6]~output .bus_hold = "false";
defparam \DIN[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[5]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[5]~output .bus_hold = "false";
defparam \DIN[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[4]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[4]~output .bus_hold = "false";
defparam \DIN[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[3]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[3]~output .bus_hold = "false";
defparam \DIN[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[2]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[2]~output .bus_hold = "false";
defparam \DIN[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[1]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[1]~output .bus_hold = "false";
defparam \DIN[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \DIN[0]~output (
	.i(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DIN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DIN[0]~output .bus_hold = "false";
defparam \DIN[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \Pro_Clock~input (
	.i(Pro_Clock),
	.ibar(gnd),
	.o(\Pro_Clock~input_o ));
// synopsys translate_off
defparam \Pro_Clock~input .bus_hold = "false";
defparam \Pro_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \Mem_Clock~input (
	.i(Mem_Clock),
	.ibar(gnd),
	.o(\Mem_Clock~input_o ));
// synopsys translate_off
defparam \Mem_Clock~input .bus_hold = "false";
defparam \Mem_Clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[0]~12 (
// Equation(s):
// \inst3|Q[0]~12_combout  = !\inst3|Q [0]

	.dataa(\inst3|Q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|Q[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q[0]~12 .lut_mask = 16'h5555;
defparam \inst3|Q[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \rst_neg~input (
	.i(rst_neg),
	.ibar(gnd),
	.o(\rst_neg~input_o ));
// synopsys translate_off
defparam \rst_neg~input .bus_hold = "false";
defparam \rst_neg~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst3|Q[0] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[0]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[0] .is_wysiwyg = "true";
defparam \inst3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[1]~4 (
// Equation(s):
// \inst3|Q[1]~4_combout  = (\inst3|Q [0] & (\inst3|Q [1] $ (VCC))) # (!\inst3|Q [0] & (\inst3|Q [1] & VCC))
// \inst3|Q[1]~5  = CARRY((\inst3|Q [0] & \inst3|Q [1]))

	.dataa(\inst3|Q [0]),
	.datab(\inst3|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Q[1]~4_combout ),
	.cout(\inst3|Q[1]~5 ));
// synopsys translate_off
defparam \inst3|Q[1]~4 .lut_mask = 16'h6688;
defparam \inst3|Q[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst3|Q[1] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[1]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[1] .is_wysiwyg = "true";
defparam \inst3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[2]~6 (
// Equation(s):
// \inst3|Q[2]~6_combout  = (\inst3|Q [2] & (!\inst3|Q[1]~5 )) # (!\inst3|Q [2] & ((\inst3|Q[1]~5 ) # (GND)))
// \inst3|Q[2]~7  = CARRY((!\inst3|Q[1]~5 ) # (!\inst3|Q [2]))

	.dataa(\inst3|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Q[1]~5 ),
	.combout(\inst3|Q[2]~6_combout ),
	.cout(\inst3|Q[2]~7 ));
// synopsys translate_off
defparam \inst3|Q[2]~6 .lut_mask = 16'h5A5F;
defparam \inst3|Q[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[2] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[2]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[2] .is_wysiwyg = "true";
defparam \inst3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[3]~8 (
// Equation(s):
// \inst3|Q[3]~8_combout  = (\inst3|Q [3] & (\inst3|Q[2]~7  $ (GND))) # (!\inst3|Q [3] & (!\inst3|Q[2]~7  & VCC))
// \inst3|Q[3]~9  = CARRY((\inst3|Q [3] & !\inst3|Q[2]~7 ))

	.dataa(\inst3|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|Q[2]~7 ),
	.combout(\inst3|Q[3]~8_combout ),
	.cout(\inst3|Q[3]~9 ));
// synopsys translate_off
defparam \inst3|Q[3]~8 .lut_mask = 16'hA50A;
defparam \inst3|Q[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[3] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[3] .is_wysiwyg = "true";
defparam \inst3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst3|Q[4]~10 (
// Equation(s):
// \inst3|Q[4]~10_combout  = \inst3|Q [4] $ (\inst3|Q[3]~9 )

	.dataa(\inst3|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|Q[3]~9 ),
	.combout(\inst3|Q[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Q[4]~10 .lut_mask = 16'h5A5A;
defparam \inst3|Q[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst3|Q[4] (
	.clk(\Mem_Clock~input_o ),
	.d(\inst3|Q[4]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_neg~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|Q[4] .is_wysiwyg = "true";
defparam \inst3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 32'h00000018;
// synopsys translate_on

cycloneiv_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_D.T1~0 (
// Equation(s):
// \inst|Tstep_D.T1~0_combout  = (\Run~input_o  & !\inst|Tstep_Q.T0~q )

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Tstep_Q.T0~q ),
	.cin(gnd),
	.combout(\inst|Tstep_D.T1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_D.T1~0 .lut_mask = 16'h00AA;
defparam \inst|Tstep_D.T1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|Tstep_Q.T1 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Tstep_D.T1~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q.T1 .is_wysiwyg = "true";
defparam \inst|Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst|Tstep_Q.T3~q ) # ((\inst|Tstep_Q.T1~q  & ((\inst|reg_IR|Q [8]) # (!\inst|reg_IR|Q [7]))))

	.dataa(\inst|Tstep_Q.T3~q ),
	.datab(\inst|Tstep_Q.T1~q ),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hEAEE;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (!\inst|Selector0~0_combout  & ((\inst|Tstep_Q.T0~q ) # (\Run~input_o )))

	.dataa(\inst|Selector0~0_combout ),
	.datab(gnd),
	.datac(\inst|Tstep_Q.T0~q ),
	.datad(\Run~input_o ),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'h5550;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep_Q.T0 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q.T0 .is_wysiwyg = "true";
defparam \inst|Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_IR|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Tstep_D.T2~0 (
// Equation(s):
// \inst|Tstep_D.T2~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q.T1~q  & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q.T1~q ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Tstep_D.T2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Tstep_D.T2~0 .lut_mask = 16'h0088;
defparam \inst|Tstep_D.T2~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|Tstep_Q.T2 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Tstep_D.T2~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q.T2 .is_wysiwyg = "true";
defparam \inst|Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

dffeas \inst|Tstep_Q.T3 (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Tstep_Q.T2~q ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|Tstep_Q.T3 .is_wysiwyg = "true";
defparam \inst|Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector17~0 (
// Equation(s):
// \inst|Selector17~0_combout  = (!\inst|reg_IR|Q [8] & ((\inst|reg_IR|Q [7] & (\inst|Tstep_Q.T3~q )) # (!\inst|reg_IR|Q [7] & ((\inst|Tstep_Q.T1~q )))))

	.dataa(\inst|Tstep_Q.T3~q ),
	.datab(\inst|Tstep_Q.T1~q ),
	.datac(\inst|reg_IR|Q [7]),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector17~0 .lut_mask = 16'h00AC;
defparam \inst|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 32'h00000004;
// synopsys translate_on

dffeas \inst|reg_IR|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector10~0 (
// Equation(s):
// \inst|Selector10~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector10~0 .lut_mask = 16'h0008;
defparam \inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_6|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector11~0 (
// Equation(s):
// \inst|Selector11~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [4] & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector11~0 .lut_mask = 16'h0008;
defparam \inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_5|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst|reg_IR|Q [5] & (\inst|Tstep_D.T2~0_combout  & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [5]),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'h0008;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gin~0 (
// Equation(s):
// \inst|Gin~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q.T2~q  & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gin~0 .lut_mask = 16'h0088;
defparam \inst|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|DINout~0 (
// Equation(s):
// \inst|DINout~0_combout  = (\inst|Tstep_Q.T1~q  & (!\inst|reg_IR|Q [8] & !\inst|reg_IR|Q [7]))

	.dataa(\inst|Tstep_Q.T1~q ),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|DINout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DINout~0 .lut_mask = 16'h000A;
defparam \inst|DINout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 32'h00000011;
// synopsys translate_on

dffeas \inst|reg_IR|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 32'h0000000A;
// synopsys translate_on

dffeas \inst|reg_IR|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~2 (
// Equation(s):
// \inst|Selector1~2_combout  = (!\inst|reg_IR|Q [0] & ((\inst|Gin~0_combout ) # ((\inst|DINout~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|Gin~0_combout ),
	.datab(\inst|DINout~0_combout ),
	.datac(\inst|reg_IR|Q [6]),
	.datad(\inst|reg_IR|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~2 .lut_mask = 16'h00AE;
defparam \inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 32'h00000002;
// synopsys translate_on

dffeas \inst|reg_IR|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_ram_block \inst2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Mem_Clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst3|Q [4],\inst3|Q [3],\inst3|Q [2],\inst3|Q [1],\inst3|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "inst_mem.mif";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "inst_mem:inst2|altsyncram:altsyncram_component|altsyncram_h7a1:auto_generated|ALTSYNCRAM";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst|reg_IR|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst|Tstep_Q.T0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector5~1 (
// Equation(s):
// \inst|Selector5~1_combout  = (\inst|Selector5~0_combout ) # ((\inst|Selector1~2_combout  & (\inst|reg_IR|Q [2] & !\inst|reg_IR|Q [1])))

	.dataa(\inst|Selector5~0_combout ),
	.datab(\inst|Selector1~2_combout ),
	.datac(\inst|reg_IR|Q [2]),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~1 .lut_mask = 16'hAAEA;
defparam \inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & (\inst|Tstep_D.T2~0_combout  & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|Tstep_D.T2~0_combout ),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h0080;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~2 (
// Equation(s):
// \inst|Selector2~2_combout  = (\inst|reg_IR|Q [0] & ((\inst|Gin~0_combout ) # ((\inst|DINout~0_combout  & !\inst|reg_IR|Q [6]))))

	.dataa(\inst|reg_IR|Q [0]),
	.datab(\inst|Gin~0_combout ),
	.datac(\inst|DINout~0_combout ),
	.datad(\inst|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~2 .lut_mask = 16'h88A8;
defparam \inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector4~1 (
// Equation(s):
// \inst|Selector4~1_combout  = (\inst|Selector4~0_combout ) # ((\inst|reg_IR|Q [1] & (\inst|Selector2~2_combout  & !\inst|reg_IR|Q [2])))

	.dataa(\inst|Selector4~0_combout ),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|Selector2~2_combout ),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~1 .lut_mask = 16'hAAEA;
defparam \inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst|reg_IR|Q [4] & (\inst|reg_IR|Q [5] & (\inst|Tstep_D.T2~0_combout  & !\inst|reg_IR|Q [3])))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|Tstep_D.T2~0_combout ),
	.datad(\inst|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'h0080;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector7~1 (
// Equation(s):
// \inst|Selector7~1_combout  = (\inst|Selector7~0_combout ) # ((\inst|Selector1~2_combout  & (\inst|reg_IR|Q [1] & \inst|reg_IR|Q [2])))

	.dataa(\inst|Selector7~0_combout ),
	.datab(\inst|Selector1~2_combout ),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~1 .lut_mask = 16'hEAAA;
defparam \inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~0 (
// Equation(s):
// \inst|Selector8~0_combout  = (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~0 .lut_mask = 16'h0808;
defparam \inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~1 (
// Equation(s):
// \inst|Selector8~1_combout  = (\inst|reg_IR|Q [4] & (\inst|reg_IR|Q [7] & (\inst|Tstep_Q.T1~q  & \inst|Selector8~0_combout )))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|reg_IR|Q [7]),
	.datac(\inst|Tstep_Q.T1~q ),
	.datad(\inst|Selector8~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~1 .lut_mask = 16'h8000;
defparam \inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector8~2 (
// Equation(s):
// \inst|Selector8~2_combout  = (\inst|Selector8~1_combout ) # ((\inst|reg_IR|Q [1] & (\inst|reg_IR|Q [2] & \inst|Selector2~2_combout )))

	.dataa(\inst|Selector8~1_combout ),
	.datab(\inst|reg_IR|Q [1]),
	.datac(\inst|reg_IR|Q [2]),
	.datad(\inst|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector8~2 .lut_mask = 16'hEAAA;
defparam \inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~0 (
// Equation(s):
// \inst|Equal6~0_combout  = (!\inst|Selector5~1_combout  & (!\inst|Selector4~1_combout  & (!\inst|Selector7~1_combout  & !\inst|Selector8~2_combout )))

	.dataa(\inst|Selector5~1_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector7~1_combout ),
	.datad(\inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~0 .lut_mask = 16'h0001;
defparam \inst|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Gout~0 (
// Equation(s):
// \inst|Gout~0_combout  = (\inst|reg_IR|Q [7] & (\inst|Tstep_Q.T3~q  & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|Tstep_Q.T3~q ),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Gout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Gout~0 .lut_mask = 16'h0088;
defparam \inst|Gout~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [5] & (\inst|Tstep_D.T2~0_combout  & !\inst|reg_IR|Q [4])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|Tstep_D.T2~0_combout ),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'h0080;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Selector6~0_combout ) # ((\inst|reg_IR|Q [2] & (\inst|Selector2~2_combout  & !\inst|reg_IR|Q [1])))

	.dataa(\inst|Selector6~0_combout ),
	.datab(\inst|reg_IR|Q [2]),
	.datac(\inst|Selector2~2_combout ),
	.datad(\inst|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hAAEA;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~4 (
// Equation(s):
// \inst|Equal9~4_combout  = (!\inst|Gout~0_combout  & (!\inst|Selector6~1_combout  & ((!\inst|DINout~0_combout ) # (!\inst|reg_IR|Q [6]))))

	.dataa(\inst|reg_IR|Q [6]),
	.datab(\inst|DINout~0_combout ),
	.datac(\inst|Gout~0_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~4 .lut_mask = 16'h0007;
defparam \inst|Equal9~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\inst|reg_IR|Q [4] & (\inst|Tstep_D.T2~0_combout  & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [4]),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'h0008;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector3~1 (
// Equation(s):
// \inst|Selector3~1_combout  = (\inst|Selector3~0_combout ) # ((\inst|Selector1~2_combout  & (\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [2])))

	.dataa(\inst|Selector3~0_combout ),
	.datab(\inst|Selector1~2_combout ),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~1 .lut_mask = 16'hAAEA;
defparam \inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~3 (
// Equation(s):
// \inst|Selector2~3_combout  = (\inst|reg_IR|Q [3] & (\inst|Tstep_D.T2~0_combout  & (!\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|reg_IR|Q [3]),
	.datab(\inst|Tstep_D.T2~0_combout ),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~3 .lut_mask = 16'h0008;
defparam \inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector2~4 (
// Equation(s):
// \inst|Selector2~4_combout  = (\inst|Selector2~3_combout ) # ((!\inst|reg_IR|Q [1] & (!\inst|reg_IR|Q [2] & \inst|Selector2~2_combout )))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_IR|Q [2]),
	.datac(\inst|Selector2~3_combout ),
	.datad(\inst|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~4 .lut_mask = 16'hF1F0;
defparam \inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~2 (
// Equation(s):
// \inst|Equal9~2_combout  = (\inst|Selector3~1_combout  & !\inst|Selector2~4_combout )

	.dataa(\inst|Selector3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector2~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~2 .lut_mask = 16'h00AA;
defparam \inst|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~4 (
// Equation(s):
// \inst|Selector1~4_combout  = (\inst|Tstep_D.T2~0_combout  & (!\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|Tstep_D.T2~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~4 .lut_mask = 16'h0002;
defparam \inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~5 (
// Equation(s):
// \inst|Selector1~5_combout  = (\inst|Selector1~4_combout ) # ((!\inst|reg_IR|Q [1] & (!\inst|reg_IR|Q [2] & \inst|Selector1~2_combout )))

	.dataa(\inst|reg_IR|Q [1]),
	.datab(\inst|reg_IR|Q [2]),
	.datac(\inst|Selector1~4_combout ),
	.datad(\inst|Selector1~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~5 .lut_mask = 16'hF1F0;
defparam \inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal9~3 (
// Equation(s):
// \inst|Equal9~3_combout  = (\inst|Equal6~0_combout  & (\inst|Equal9~4_combout  & (\inst|Equal9~2_combout  & !\inst|Selector1~5_combout )))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal9~4_combout ),
	.datac(\inst|Equal9~2_combout ),
	.datad(\inst|Selector1~5_combout ),
	.cin(gnd),
	.combout(\inst|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal9~3 .lut_mask = 16'h0080;
defparam \inst|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~0 (
// Equation(s):
// \inst|Equal10~0_combout  = (\inst|Selector2~4_combout  & !\inst|Selector3~1_combout )

	.dataa(\inst|Selector2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~0 .lut_mask = 16'h00AA;
defparam \inst|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal10~1 (
// Equation(s):
// \inst|Equal10~1_combout  = (\inst|Equal6~0_combout  & (\inst|Equal9~4_combout  & (\inst|Equal10~0_combout  & !\inst|Selector1~5_combout )))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal9~4_combout ),
	.datac(\inst|Equal10~0_combout ),
	.datad(\inst|Selector1~5_combout ),
	.cin(gnd),
	.combout(\inst|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal10~1 .lut_mask = 16'h0080;
defparam \inst|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~0 (
// Equation(s):
// \inst|Selector18~0_combout  = (\inst|reg_6|Q [8] & ((\inst|Equal10~1_combout ) # ((\inst|reg_5|Q [8] & \inst|Equal9~3_combout )))) # (!\inst|reg_6|Q [8] & (\inst|reg_5|Q [8] & (\inst|Equal9~3_combout )))

	.dataa(\inst|reg_6|Q [8]),
	.datab(\inst|reg_5|Q [8]),
	.datac(\inst|Equal9~3_combout ),
	.datad(\inst|Equal10~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector9~0 (
// Equation(s):
// \inst|Selector9~0_combout  = (\inst|Selector17~0_combout  & (!\inst|reg_IR|Q [3] & (!\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector9~0 .lut_mask = 16'h0002;
defparam \inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_7|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector15~0 (
// Equation(s):
// \inst|Selector15~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [4] & (\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [3])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [4]),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector15~0 .lut_mask = 16'h0080;
defparam \inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~0 (
// Equation(s):
// \inst|Equal4~0_combout  = (!\inst|Gout~0_combout  & ((!\inst|DINout~0_combout ) # (!\inst|reg_IR|Q [6])))

	.dataa(gnd),
	.datab(\inst|reg_IR|Q [6]),
	.datac(\inst|DINout~0_combout ),
	.datad(\inst|Gout~0_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~0 .lut_mask = 16'h003F;
defparam \inst|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector1~3 (
// Equation(s):
// \inst|Selector1~3_combout  = (!\inst|reg_IR|Q [1] & !\inst|reg_IR|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|reg_IR|Q [1]),
	.datad(\inst|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~3 .lut_mask = 16'h000F;
defparam \inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~1 (
// Equation(s):
// \inst|Equal4~1_combout  = (\inst|Equal4~0_combout  & (!\inst|Selector1~4_combout  & ((!\inst|Selector1~3_combout ) # (!\inst|Selector1~2_combout ))))

	.dataa(\inst|Equal4~0_combout ),
	.datab(\inst|Selector1~2_combout ),
	.datac(\inst|Selector1~3_combout ),
	.datad(\inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~1 .lut_mask = 16'h002A;
defparam \inst|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~0 (
// Equation(s):
// \inst|Equal7~0_combout  = (\inst|Equal4~1_combout  & (!\inst|Selector6~1_combout  & (!\inst|Selector2~4_combout  & !\inst|Selector3~1_combout )))

	.dataa(\inst|Equal4~1_combout ),
	.datab(\inst|Selector6~1_combout ),
	.datac(\inst|Selector2~4_combout ),
	.datad(\inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~0 .lut_mask = 16'h0002;
defparam \inst|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~0 (
// Equation(s):
// \inst|Equal5~0_combout  = (\inst|Selector7~1_combout  & !\inst|Selector8~2_combout )

	.dataa(\inst|Selector7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~0 .lut_mask = 16'h00AA;
defparam \inst|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal5~1 (
// Equation(s):
// \inst|Equal5~1_combout  = (\inst|Equal7~0_combout  & (\inst|Equal5~0_combout  & (!\inst|Selector5~1_combout  & !\inst|Selector4~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal5~0_combout ),
	.datac(\inst|Selector5~1_combout ),
	.datad(\inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal5~1 .lut_mask = 16'h0008;
defparam \inst|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal11~0 (
// Equation(s):
// \inst|Equal11~0_combout  = (\inst|Selector1~5_combout  & (!\inst|Selector2~4_combout  & !\inst|Selector3~1_combout ))

	.dataa(\inst|Selector1~5_combout ),
	.datab(gnd),
	.datac(\inst|Selector2~4_combout ),
	.datad(\inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~0 .lut_mask = 16'h000A;
defparam \inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal11~1 (
// Equation(s):
// \inst|Equal11~1_combout  = (\inst|Equal6~0_combout  & (\inst|Equal4~0_combout  & (\inst|Equal11~0_combout  & !\inst|Selector6~1_combout )))

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal4~0_combout ),
	.datac(\inst|Equal11~0_combout ),
	.datad(\inst|Selector6~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal11~1 .lut_mask = 16'h0080;
defparam \inst|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~1 (
// Equation(s):
// \inst|Selector18~1_combout  = (\inst|reg_7|Q [8] & ((\inst|Equal11~1_combout ) # ((\inst|reg_1|Q [8] & \inst|Equal5~1_combout )))) # (!\inst|reg_7|Q [8] & (\inst|reg_1|Q [8] & (\inst|Equal5~1_combout )))

	.dataa(\inst|reg_7|Q [8]),
	.datab(\inst|reg_1|Q [8]),
	.datac(\inst|Equal5~1_combout ),
	.datad(\inst|Equal11~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|DINout~1 (
// Equation(s):
// \inst|DINout~1_combout  = (\inst|Tstep_Q.T1~q  & (\inst|reg_IR|Q [6] & (!\inst|reg_IR|Q [8] & !\inst|reg_IR|Q [7])))

	.dataa(\inst|Tstep_Q.T1~q ),
	.datab(\inst|reg_IR|Q [6]),
	.datac(\inst|reg_IR|Q [8]),
	.datad(\inst|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\inst|DINout~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|DINout~1 .lut_mask = 16'h0008;
defparam \inst|DINout~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal1~0 (
// Equation(s):
// \inst|Equal1~0_combout  = (\inst|reg_IR|Q [7] & (\inst|reg_IR|Q [6] & !\inst|reg_IR|Q [8]))

	.dataa(\inst|reg_IR|Q [7]),
	.datab(\inst|reg_IR|Q [6]),
	.datac(gnd),
	.datad(\inst|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal1~0 .lut_mask = 16'h0088;
defparam \inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout  = \inst|Selector18~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector18~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~0 (
// Equation(s):
// \inst|Selector19~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [7]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [7])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [7])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [7]),
	.datad(\inst|reg_6|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~1 (
// Equation(s):
// \inst|Selector19~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [7]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [7])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [7])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [7]),
	.datad(\inst|reg_7|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~0 (
// Equation(s):
// \inst|Selector20~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [6]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [6])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [6])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [6]),
	.datad(\inst|reg_6|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~1 (
// Equation(s):
// \inst|Selector20~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [6]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [6])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [6])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [6]),
	.datad(\inst|reg_7|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~0 (
// Equation(s):
// \inst|Selector21~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [5]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [5])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [5])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [5]),
	.datad(\inst|reg_6|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~1 (
// Equation(s):
// \inst|Selector21~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [5]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [5])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [5])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [5]),
	.datad(\inst|reg_7|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [4]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [4])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [4])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [4]),
	.datad(\inst|reg_6|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [4]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [4])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [4])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [4]),
	.datad(\inst|reg_7|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal8~0 (
// Equation(s):
// \inst|Equal8~0_combout  = (\inst|Selector4~1_combout  & (!\inst|Selector7~1_combout  & !\inst|Selector8~2_combout ))

	.dataa(\inst|Selector4~1_combout ),
	.datab(gnd),
	.datac(\inst|Selector7~1_combout ),
	.datad(\inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~0 .lut_mask = 16'h000A;
defparam \inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector12~0 (
// Equation(s):
// \inst|Selector12~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & !\inst|reg_IR|Q [5])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector12~0 .lut_mask = 16'h0080;
defparam \inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = (\inst|Equal7~0_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [4] & !\inst|Selector5~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [4]),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~2 .lut_mask = 16'h0080;
defparam \inst|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [3]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [3])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [3])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [3]),
	.datad(\inst|reg_6|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [3]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [3])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [3])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [3]),
	.datad(\inst|reg_7|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [2]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [2])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [2])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [2]),
	.datad(\inst|reg_6|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal8~1 (
// Equation(s):
// \inst|Equal8~1_combout  = (\inst|Equal7~0_combout  & (\inst|Equal8~0_combout  & !\inst|Selector5~1_combout ))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(gnd),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal8~1 .lut_mask = 16'h0088;
defparam \inst|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_1|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_A|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [1]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [1])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [1])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [1]),
	.datad(\inst|reg_6|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [1]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [1])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [1])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [1]),
	.datad(\inst|reg_7|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = (\inst|Equal7~0_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [1] & !\inst|Selector5~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [1]),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~2 .lut_mask = 16'h0080;
defparam \inst|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_5|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_5|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_6|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_6|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = (\inst|Equal10~1_combout  & ((\inst|reg_6|Q [0]) # ((\inst|Equal9~3_combout  & \inst|reg_5|Q [0])))) # (!\inst|Equal10~1_combout  & (\inst|Equal9~3_combout  & (\inst|reg_5|Q [0])))

	.dataa(\inst|Equal10~1_combout ),
	.datab(\inst|Equal9~3_combout ),
	.datac(\inst|reg_5|Q [0]),
	.datad(\inst|reg_6|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~0 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_1|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_1|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = (\inst|Equal11~1_combout  & ((\inst|reg_7|Q [0]) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [0])))) # (!\inst|Equal11~1_combout  & (\inst|Equal5~1_combout  & (\inst|reg_1|Q [0])))

	.dataa(\inst|Equal11~1_combout ),
	.datab(\inst|Equal5~1_combout ),
	.datac(\inst|reg_1|Q [0]),
	.datad(\inst|reg_7|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = (\inst|Equal7~0_combout  & (\inst|Equal8~0_combout  & (\inst|reg_4|Q [0] & !\inst|Selector5~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal8~0_combout ),
	.datac(\inst|reg_4|Q [0]),
	.datad(\inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~2 .lut_mask = 16'h0080;
defparam \inst|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_A|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Tstep_D.T2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_A|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[0]~10 (
// Equation(s):
// \inst|reg_G|Q[0]~10_cout  = CARRY((\inst|Equal1~0_combout  & \inst|Tstep_Q.T2~q ))

	.dataa(\inst|Equal1~0_combout ),
	.datab(\inst|Tstep_Q.T2~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|reg_G|Q[0]~10_cout ));
// synopsys translate_off
defparam \inst|reg_G|Q[0]~10 .lut_mask = 16'h0088;
defparam \inst|reg_G|Q[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[0]~11 (
// Equation(s):
// \inst|reg_G|Q[0]~11_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [0] & (\inst|reg_G|Q[0]~10_cout  & VCC)) # (!\inst|reg_A|Q [0] & (!\inst|reg_G|Q[0]~10_cout )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((\inst|reg_A|Q [0] & (!\inst|reg_G|Q[0]~10_cout )) # (!\inst|reg_A|Q [0] & ((\inst|reg_G|Q[0]~10_cout ) # (GND)))))
// \inst|reg_G|Q[0]~12  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & (!\inst|reg_A|Q [0] & !\inst|reg_G|Q[0]~10_cout )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  & ((!\inst|reg_G|Q[0]~10_cout ) # (!\inst|reg_A|Q 
// [0]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.datab(\inst|reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[0]~10_cout ),
	.combout(\inst|reg_G|Q[0]~11_combout ),
	.cout(\inst|reg_G|Q[0]~12 ));
// synopsys translate_off
defparam \inst|reg_G|Q[0]~11 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~3 (
// Equation(s):
// \inst|Selector26~3_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [0]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [0]),
	.datad(\inst|reg_G|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~2 (
// Equation(s):
// \inst|Equal4~2_combout  = (\inst|Selector8~2_combout  & !\inst|Selector7~1_combout )

	.dataa(\inst|Selector8~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~2 .lut_mask = 16'h00AA;
defparam \inst|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal4~3 (
// Equation(s):
// \inst|Equal4~3_combout  = (\inst|Equal7~0_combout  & (\inst|Equal4~2_combout  & (!\inst|Selector5~1_combout  & !\inst|Selector4~1_combout )))

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal4~2_combout ),
	.datac(\inst|Selector5~1_combout ),
	.datad(\inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal4~3 .lut_mask = 16'h0008;
defparam \inst|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector16~0 (
// Equation(s):
// \inst|Selector16~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [4] & \inst|reg_IR|Q [5])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [4]),
	.datad(\inst|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector16~0 .lut_mask = 16'h8000;
defparam \inst|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~4 (
// Equation(s):
// \inst|Selector26~4_combout  = (\inst|Selector26~2_combout ) # ((\inst|Selector26~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [0])))

	.dataa(\inst|Selector26~2_combout ),
	.datab(\inst|Selector26~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~1 (
// Equation(s):
// \inst|Equal7~1_combout  = (\inst|Selector5~1_combout  & (!\inst|Selector4~1_combout  & (!\inst|Selector7~1_combout  & !\inst|Selector8~2_combout )))

	.dataa(\inst|Selector5~1_combout ),
	.datab(\inst|Selector4~1_combout ),
	.datac(\inst|Selector7~1_combout ),
	.datad(\inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\inst|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~1 .lut_mask = 16'h0002;
defparam \inst|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal7~2 (
// Equation(s):
// \inst|Equal7~2_combout  = (\inst|Equal7~0_combout  & \inst|Equal7~1_combout )

	.dataa(\inst|Equal7~0_combout ),
	.datab(\inst|Equal7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal7~2 .lut_mask = 16'h8888;
defparam \inst|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~1 (
// Equation(s):
// \inst|Equal6~1_combout  = (\inst|Selector6~1_combout  & (\inst|Equal4~1_combout  & (!\inst|Selector2~4_combout  & !\inst|Selector3~1_combout )))

	.dataa(\inst|Selector6~1_combout ),
	.datab(\inst|Equal4~1_combout ),
	.datac(\inst|Selector2~4_combout ),
	.datad(\inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\inst|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~1 .lut_mask = 16'h0008;
defparam \inst|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Equal6~2 (
// Equation(s):
// \inst|Equal6~2_combout  = (\inst|Equal6~0_combout  & \inst|Equal6~1_combout )

	.dataa(\inst|Equal6~0_combout ),
	.datab(\inst|Equal6~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Equal6~2 .lut_mask = 16'h8888;
defparam \inst|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector14~0 (
// Equation(s):
// \inst|Selector14~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [3] & (\inst|reg_IR|Q [5] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [3]),
	.datac(\inst|reg_IR|Q [5]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector14~0 .lut_mask = 16'h0080;
defparam \inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector13~0 (
// Equation(s):
// \inst|Selector13~0_combout  = (\inst|Selector17~0_combout  & (\inst|reg_IR|Q [5] & (!\inst|reg_IR|Q [3] & !\inst|reg_IR|Q [4])))

	.dataa(\inst|Selector17~0_combout ),
	.datab(\inst|reg_IR|Q [5]),
	.datac(\inst|reg_IR|Q [3]),
	.datad(\inst|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector13~0 .lut_mask = 16'h0008;
defparam \inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[0] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector26~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[0] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~5 (
// Equation(s):
// \inst|Selector26~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [0]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [0])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [0])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [0]),
	.datad(\inst|reg_3|Q [0]),
	.cin(gnd),
	.combout(\inst|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector26~6 (
// Equation(s):
// \inst|Selector26~6_combout  = (\inst|Selector26~0_combout ) # ((\inst|Selector26~1_combout ) # ((\inst|Selector26~4_combout ) # (\inst|Selector26~5_combout )))

	.dataa(\inst|Selector26~0_combout ),
	.datab(\inst|Selector26~1_combout ),
	.datac(\inst|Selector26~4_combout ),
	.datad(\inst|Selector26~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector26~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout  = \inst|Selector26~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector26~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[1]~13 (
// Equation(s):
// \inst|reg_G|Q[1]~13_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout  $ (\inst|reg_A|Q [1] $ (!\inst|reg_G|Q[0]~12 )))) # (GND)
// \inst|reg_G|Q[1]~14  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout  & ((\inst|reg_A|Q [1]) # (!\inst|reg_G|Q[0]~12 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout  & (\inst|reg_A|Q [1] & !\inst|reg_G|Q[0]~12 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout ),
	.datab(\inst|reg_A|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[0]~12 ),
	.combout(\inst|reg_G|Q[1]~13_combout ),
	.cout(\inst|reg_G|Q[1]~14 ));
// synopsys translate_off
defparam \inst|reg_G|Q[1]~13 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~3 (
// Equation(s):
// \inst|Selector25~3_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [1]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst|reg_G|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~4 (
// Equation(s):
// \inst|Selector25~4_combout  = (\inst|Selector25~2_combout ) # ((\inst|Selector25~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [1])))

	.dataa(\inst|Selector25~2_combout ),
	.datab(\inst|Selector25~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[1] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[1] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~5 (
// Equation(s):
// \inst|Selector25~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [1]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [1])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [1])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [1]),
	.datad(\inst|reg_3|Q [1]),
	.cin(gnd),
	.combout(\inst|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector25~6 (
// Equation(s):
// \inst|Selector25~6_combout  = (\inst|Selector25~0_combout ) # ((\inst|Selector25~1_combout ) # ((\inst|Selector25~4_combout ) # (\inst|Selector25~5_combout )))

	.dataa(\inst|Selector25~0_combout ),
	.datab(\inst|Selector25~1_combout ),
	.datac(\inst|Selector25~4_combout ),
	.datad(\inst|Selector25~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector25~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~7 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout  = \inst|Selector25~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector25~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~7 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[2]~15 (
// Equation(s):
// \inst|reg_G|Q[2]~15_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout  & ((\inst|reg_A|Q [2] & (\inst|reg_G|Q[1]~14  & VCC)) # (!\inst|reg_A|Q [2] & (!\inst|reg_G|Q[1]~14 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout  & ((\inst|reg_A|Q [2] & (!\inst|reg_G|Q[1]~14 )) # (!\inst|reg_A|Q [2] & ((\inst|reg_G|Q[1]~14 ) # (GND)))))
// \inst|reg_G|Q[2]~16  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout  & (!\inst|reg_A|Q [2] & !\inst|reg_G|Q[1]~14 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout  & ((!\inst|reg_G|Q[1]~14 ) # (!\inst|reg_A|Q [2]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout ),
	.datab(\inst|reg_A|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[1]~14 ),
	.combout(\inst|reg_G|Q[2]~15_combout ),
	.cout(\inst|reg_G|Q[2]~16 ));
// synopsys translate_off
defparam \inst|reg_G|Q[2]~15 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [2]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst|reg_G|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~1 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~2 (
// Equation(s):
// \inst|Selector24~2_combout  = (\inst|Selector24~1_combout ) # ((\inst|Equal5~1_combout  & \inst|reg_1|Q [2]))

	.dataa(\inst|Equal5~1_combout ),
	.datab(\inst|reg_1|Q [2]),
	.datac(\inst|Selector24~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~2 .lut_mask = 16'hF8F8;
defparam \inst|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_7|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_7|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~3 (
// Equation(s):
// \inst|Selector24~3_combout  = (\inst|Equal4~3_combout  & ((\inst|reg_0|Q [2]) # ((\inst|Equal11~1_combout  & \inst|reg_7|Q [2])))) # (!\inst|Equal4~3_combout  & (((\inst|Equal11~1_combout  & \inst|reg_7|Q [2]))))

	.dataa(\inst|Equal4~3_combout ),
	.datab(\inst|reg_0|Q [2]),
	.datac(\inst|Equal11~1_combout ),
	.datad(\inst|reg_7|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~3 .lut_mask = 16'hF888;
defparam \inst|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~4 (
// Equation(s):
// \inst|Selector24~4_combout  = (\inst|Selector24~2_combout ) # ((\inst|Selector24~3_combout ) # ((\inst|Equal8~1_combout  & \inst|reg_4|Q [2])))

	.dataa(\inst|Equal8~1_combout ),
	.datab(\inst|reg_4|Q [2]),
	.datac(\inst|Selector24~2_combout ),
	.datad(\inst|Selector24~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~4 .lut_mask = 16'hFFF8;
defparam \inst|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[2] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector24~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[2] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~5 (
// Equation(s):
// \inst|Selector24~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [2]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [2])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [2])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [2]),
	.datad(\inst|reg_3|Q [2]),
	.cin(gnd),
	.combout(\inst|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector24~6 (
// Equation(s):
// \inst|Selector24~6_combout  = (\inst|Selector24~0_combout ) # ((\inst|Selector24~4_combout ) # (\inst|Selector24~5_combout ))

	.dataa(\inst|Selector24~0_combout ),
	.datab(\inst|Selector24~4_combout ),
	.datac(\inst|Selector24~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector24~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~6 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout  = \inst|Selector24~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector24~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~6 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[3]~17 (
// Equation(s):
// \inst|reg_G|Q[3]~17_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout  $ (\inst|reg_A|Q [3] $ (!\inst|reg_G|Q[2]~16 )))) # (GND)
// \inst|reg_G|Q[3]~18  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout  & ((\inst|reg_A|Q [3]) # (!\inst|reg_G|Q[2]~16 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout  & (\inst|reg_A|Q [3] & !\inst|reg_G|Q[2]~16 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout ),
	.datab(\inst|reg_A|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[2]~16 ),
	.combout(\inst|reg_G|Q[3]~17_combout ),
	.cout(\inst|reg_G|Q[3]~18 ));
// synopsys translate_off
defparam \inst|reg_G|Q[3]~17 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [3]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst|reg_G|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~3 (
// Equation(s):
// \inst|Selector23~3_combout  = (\inst|Selector23~2_combout ) # ((\inst|Equal8~1_combout  & \inst|reg_4|Q [3]))

	.dataa(\inst|Selector23~2_combout ),
	.datab(\inst|Equal8~1_combout ),
	.datac(\inst|reg_4|Q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~3 .lut_mask = 16'hEAEA;
defparam \inst|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~4 (
// Equation(s):
// \inst|Selector23~4_combout  = (\inst|Selector23~1_combout ) # ((\inst|Selector23~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [3])))

	.dataa(\inst|Selector23~1_combout ),
	.datab(\inst|Selector23~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[3] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[3] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~5 (
// Equation(s):
// \inst|Selector23~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [3]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [3])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [3])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [3]),
	.datad(\inst|reg_3|Q [3]),
	.cin(gnd),
	.combout(\inst|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector23~6 (
// Equation(s):
// \inst|Selector23~6_combout  = (\inst|Selector23~0_combout ) # ((\inst|Selector23~4_combout ) # (\inst|Selector23~5_combout ))

	.dataa(\inst|Selector23~0_combout ),
	.datab(\inst|Selector23~4_combout ),
	.datac(\inst|Selector23~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector23~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~5 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout  = \inst|Selector23~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector23~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~5 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[4]~19 (
// Equation(s):
// \inst|reg_G|Q[4]~19_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout  & ((\inst|reg_A|Q [4] & (\inst|reg_G|Q[3]~18  & VCC)) # (!\inst|reg_A|Q [4] & (!\inst|reg_G|Q[3]~18 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout  & ((\inst|reg_A|Q [4] & (!\inst|reg_G|Q[3]~18 )) # (!\inst|reg_A|Q [4] & ((\inst|reg_G|Q[3]~18 ) # (GND)))))
// \inst|reg_G|Q[4]~20  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout  & (!\inst|reg_A|Q [4] & !\inst|reg_G|Q[3]~18 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout  & ((!\inst|reg_G|Q[3]~18 ) # (!\inst|reg_A|Q [4]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout ),
	.datab(\inst|reg_A|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[3]~18 ),
	.combout(\inst|reg_G|Q[4]~19_combout ),
	.cout(\inst|reg_G|Q[4]~20 ));
// synopsys translate_off
defparam \inst|reg_G|Q[4]~19 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~3 (
// Equation(s):
// \inst|Selector22~3_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [4]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [4])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst|reg_G|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~3 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~4 (
// Equation(s):
// \inst|Selector22~4_combout  = (\inst|Selector22~2_combout ) # ((\inst|Selector22~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [4])))

	.dataa(\inst|Selector22~2_combout ),
	.datab(\inst|Selector22~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[4] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[4] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~5 (
// Equation(s):
// \inst|Selector22~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [4]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [4])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [4])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [4]),
	.datad(\inst|reg_3|Q [4]),
	.cin(gnd),
	.combout(\inst|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector22~6 (
// Equation(s):
// \inst|Selector22~6_combout  = (\inst|Selector22~0_combout ) # ((\inst|Selector22~1_combout ) # ((\inst|Selector22~4_combout ) # (\inst|Selector22~5_combout )))

	.dataa(\inst|Selector22~0_combout ),
	.datab(\inst|Selector22~1_combout ),
	.datac(\inst|Selector22~4_combout ),
	.datad(\inst|Selector22~5_combout ),
	.cin(gnd),
	.combout(\inst|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector22~6 .lut_mask = 16'hFFFE;
defparam \inst|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~4 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout  = \inst|Selector22~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector22~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~4 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[5]~21 (
// Equation(s):
// \inst|reg_G|Q[5]~21_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout  $ (\inst|reg_A|Q [5] $ (!\inst|reg_G|Q[4]~20 )))) # (GND)
// \inst|reg_G|Q[5]~22  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout  & ((\inst|reg_A|Q [5]) # (!\inst|reg_G|Q[4]~20 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout  & (\inst|reg_A|Q [5] & !\inst|reg_G|Q[4]~20 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout ),
	.datab(\inst|reg_A|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[4]~20 ),
	.combout(\inst|reg_G|Q[5]~21_combout ),
	.cout(\inst|reg_G|Q[5]~22 ));
// synopsys translate_off
defparam \inst|reg_G|Q[5]~21 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~2 (
// Equation(s):
// \inst|Selector21~2_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [5]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [5])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [5]),
	.datad(\inst|reg_G|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~3 (
// Equation(s):
// \inst|Selector21~3_combout  = (\inst|Selector21~2_combout ) # ((\inst|Equal8~1_combout  & \inst|reg_4|Q [5]))

	.dataa(\inst|Selector21~2_combout ),
	.datab(\inst|Equal8~1_combout ),
	.datac(\inst|reg_4|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~3 .lut_mask = 16'hEAEA;
defparam \inst|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~4 (
// Equation(s):
// \inst|Selector21~4_combout  = (\inst|Selector21~1_combout ) # ((\inst|Selector21~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [5])))

	.dataa(\inst|Selector21~1_combout ),
	.datab(\inst|Selector21~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[5] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[5] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~5 (
// Equation(s):
// \inst|Selector21~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [5]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [5])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [5])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [5]),
	.datad(\inst|reg_3|Q [5]),
	.cin(gnd),
	.combout(\inst|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector21~6 (
// Equation(s):
// \inst|Selector21~6_combout  = (\inst|Selector21~0_combout ) # ((\inst|Selector21~4_combout ) # (\inst|Selector21~5_combout ))

	.dataa(\inst|Selector21~0_combout ),
	.datab(\inst|Selector21~4_combout ),
	.datac(\inst|Selector21~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector21~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~3 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout  = \inst|Selector21~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector21~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~3 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[6]~23 (
// Equation(s):
// \inst|reg_G|Q[6]~23_combout  = (\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout  & ((\inst|reg_A|Q [6] & (\inst|reg_G|Q[5]~22  & VCC)) # (!\inst|reg_A|Q [6] & (!\inst|reg_G|Q[5]~22 )))) # 
// (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout  & ((\inst|reg_A|Q [6] & (!\inst|reg_G|Q[5]~22 )) # (!\inst|reg_A|Q [6] & ((\inst|reg_G|Q[5]~22 ) # (GND)))))
// \inst|reg_G|Q[6]~24  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout  & (!\inst|reg_A|Q [6] & !\inst|reg_G|Q[5]~22 )) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout  & ((!\inst|reg_G|Q[5]~22 ) # (!\inst|reg_A|Q [6]))))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout ),
	.datab(\inst|reg_A|Q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[5]~22 ),
	.combout(\inst|reg_G|Q[6]~23_combout ),
	.cout(\inst|reg_G|Q[6]~24 ));
// synopsys translate_off
defparam \inst|reg_G|Q[6]~23 .lut_mask = 16'h9617;
defparam \inst|reg_G|Q[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~2 (
// Equation(s):
// \inst|Selector20~2_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [6]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [6])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst|reg_G|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~3 (
// Equation(s):
// \inst|Selector20~3_combout  = (\inst|Selector20~2_combout ) # ((\inst|Equal8~1_combout  & \inst|reg_4|Q [6]))

	.dataa(\inst|Selector20~2_combout ),
	.datab(\inst|Equal8~1_combout ),
	.datac(\inst|reg_4|Q [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~3 .lut_mask = 16'hEAEA;
defparam \inst|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~4 (
// Equation(s):
// \inst|Selector20~4_combout  = (\inst|Selector20~1_combout ) # ((\inst|Selector20~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [6])))

	.dataa(\inst|Selector20~1_combout ),
	.datab(\inst|Selector20~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[6] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[6] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~5 (
// Equation(s):
// \inst|Selector20~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [6]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [6])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [6])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [6]),
	.datad(\inst|reg_3|Q [6]),
	.cin(gnd),
	.combout(\inst|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector20~6 (
// Equation(s):
// \inst|Selector20~6_combout  = (\inst|Selector20~0_combout ) # ((\inst|Selector20~4_combout ) # (\inst|Selector20~5_combout ))

	.dataa(\inst|Selector20~0_combout ),
	.datab(\inst|Selector20~4_combout ),
	.datac(\inst|Selector20~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector20~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~2 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout  = \inst|Selector20~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector20~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~2 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[7]~25 (
// Equation(s):
// \inst|reg_G|Q[7]~25_combout  = ((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout  $ (\inst|reg_A|Q [7] $ (!\inst|reg_G|Q[6]~24 )))) # (GND)
// \inst|reg_G|Q[7]~26  = CARRY((\inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout  & ((\inst|reg_A|Q [7]) # (!\inst|reg_G|Q[6]~24 ))) # (!\inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout  & (\inst|reg_A|Q [7] & !\inst|reg_G|Q[6]~24 )))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout ),
	.datab(\inst|reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|reg_G|Q[6]~24 ),
	.combout(\inst|reg_G|Q[7]~25_combout ),
	.cout(\inst|reg_G|Q[7]~26 ));
// synopsys translate_off
defparam \inst|reg_G|Q[7]~25 .lut_mask = 16'h698E;
defparam \inst|reg_G|Q[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~2 (
// Equation(s):
// \inst|Selector19~2_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [7]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [7])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [7]),
	.datad(\inst|reg_G|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~3 (
// Equation(s):
// \inst|Selector19~3_combout  = (\inst|Selector19~2_combout ) # ((\inst|Equal8~1_combout  & \inst|reg_4|Q [7]))

	.dataa(\inst|Selector19~2_combout ),
	.datab(\inst|Equal8~1_combout ),
	.datac(\inst|reg_4|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~3 .lut_mask = 16'hEAEA;
defparam \inst|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~4 (
// Equation(s):
// \inst|Selector19~4_combout  = (\inst|Selector19~1_combout ) # ((\inst|Selector19~3_combout ) # ((\inst|Equal4~3_combout  & \inst|reg_0|Q [7])))

	.dataa(\inst|Selector19~1_combout ),
	.datab(\inst|Selector19~3_combout ),
	.datac(\inst|Equal4~3_combout ),
	.datad(\inst|reg_0|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_2|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_3|Q[7] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[7] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~5 (
// Equation(s):
// \inst|Selector19~5_combout  = (\inst|Equal7~2_combout  & ((\inst|reg_3|Q [7]) # ((\inst|Equal6~2_combout  & \inst|reg_2|Q [7])))) # (!\inst|Equal7~2_combout  & (\inst|Equal6~2_combout  & (\inst|reg_2|Q [7])))

	.dataa(\inst|Equal7~2_combout ),
	.datab(\inst|Equal6~2_combout ),
	.datac(\inst|reg_2|Q [7]),
	.datad(\inst|reg_3|Q [7]),
	.cin(gnd),
	.combout(\inst|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector19~6 (
// Equation(s):
// \inst|Selector19~6_combout  = (\inst|Selector19~0_combout ) # ((\inst|Selector19~4_combout ) # (\inst|Selector19~5_combout ))

	.dataa(\inst|Selector19~0_combout ),
	.datab(\inst|Selector19~4_combout ),
	.datac(\inst|Selector19~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector19~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|AS|LPM_ADD_SUB_component|auto_generated|_~1 (
// Equation(s):
// \inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout  = \inst|Selector19~6_combout  $ (((\inst|Tstep_Q.T2~q  & \inst|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\inst|Selector19~6_combout ),
	.datac(\inst|Tstep_Q.T2~q ),
	.datad(\inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~1 .lut_mask = 16'h3CCC;
defparam \inst|AS|LPM_ADD_SUB_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|reg_G|Q[8]~27 (
// Equation(s):
// \inst|reg_G|Q[8]~27_combout  = \inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout  $ (\inst|reg_A|Q [8] $ (\inst|reg_G|Q[7]~26 ))

	.dataa(\inst|AS|LPM_ADD_SUB_component|auto_generated|_~0_combout ),
	.datab(\inst|reg_A|Q [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|reg_G|Q[7]~26 ),
	.combout(\inst|reg_G|Q[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|reg_G|Q[8]~27 .lut_mask = 16'h9696;
defparam \inst|reg_G|Q[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

dffeas \inst|reg_G|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|reg_G|Q[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_G|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~2 (
// Equation(s):
// \inst|Selector18~2_combout  = (\inst|Gout~0_combout  & ((\inst|reg_G|Q [8]) # ((\inst|DINout~1_combout  & \inst2|altsyncram_component|auto_generated|q_a [8])))) # (!\inst|Gout~0_combout  & (\inst|DINout~1_combout  & 
// (\inst2|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\inst|Gout~0_combout ),
	.datab(\inst|DINout~1_combout ),
	.datac(\inst2|altsyncram_component|auto_generated|q_a [8]),
	.datad(\inst|reg_G|Q [8]),
	.cin(gnd),
	.combout(\inst|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~2 .lut_mask = 16'hEAC0;
defparam \inst|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_4|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_4|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~3 (
// Equation(s):
// \inst|Selector18~3_combout  = (\inst|Selector18~2_combout ) # ((\inst|reg_4|Q [8] & \inst|Equal8~1_combout ))

	.dataa(\inst|Selector18~2_combout ),
	.datab(\inst|reg_4|Q [8]),
	.datac(\inst|Equal8~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~3 .lut_mask = 16'hEAEA;
defparam \inst|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_0|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector16~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_0|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~4 (
// Equation(s):
// \inst|Selector18~4_combout  = (\inst|Selector18~1_combout ) # ((\inst|Selector18~3_combout ) # ((\inst|reg_0|Q [8] & \inst|Equal4~3_combout )))

	.dataa(\inst|Selector18~1_combout ),
	.datab(\inst|Selector18~3_combout ),
	.datac(\inst|reg_0|Q [8]),
	.datad(\inst|Equal4~3_combout ),
	.cin(gnd),
	.combout(\inst|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~4 .lut_mask = 16'hFEEE;
defparam \inst|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|reg_3|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_3|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|reg_2|Q[8] (
	.clk(\Pro_Clock~input_o ),
	.d(\inst|Selector18~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|reg_2|Q[8] .is_wysiwyg = "true";
defparam \inst|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~5 (
// Equation(s):
// \inst|Selector18~5_combout  = (\inst|reg_3|Q [8] & ((\inst|Equal7~2_combout ) # ((\inst|reg_2|Q [8] & \inst|Equal6~2_combout )))) # (!\inst|reg_3|Q [8] & (\inst|reg_2|Q [8] & (\inst|Equal6~2_combout )))

	.dataa(\inst|reg_3|Q [8]),
	.datab(\inst|reg_2|Q [8]),
	.datac(\inst|Equal6~2_combout ),
	.datad(\inst|Equal7~2_combout ),
	.cin(gnd),
	.combout(\inst|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~5 .lut_mask = 16'hEAC0;
defparam \inst|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneiv_lcell_comb \inst|Selector18~6 (
// Equation(s):
// \inst|Selector18~6_combout  = (\inst|Selector18~0_combout ) # ((\inst|Selector18~4_combout ) # (\inst|Selector18~5_combout ))

	.dataa(\inst|Selector18~0_combout ),
	.datab(\inst|Selector18~4_combout ),
	.datac(\inst|Selector18~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector18~6 .lut_mask = 16'hFEFE;
defparam \inst|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign Done = \Done~output_o ;

assign Address[4] = \Address[4]~output_o ;

assign Address[3] = \Address[3]~output_o ;

assign Address[2] = \Address[2]~output_o ;

assign Address[1] = \Address[1]~output_o ;

assign Address[0] = \Address[0]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign DIN[8] = \DIN[8]~output_o ;

assign DIN[7] = \DIN[7]~output_o ;

assign DIN[6] = \DIN[6]~output_o ;

assign DIN[5] = \DIN[5]~output_o ;

assign DIN[4] = \DIN[4]~output_o ;

assign DIN[3] = \DIN[3]~output_o ;

assign DIN[2] = \DIN[2]~output_o ;

assign DIN[1] = \DIN[1]~output_o ;

assign DIN[0] = \DIN[0]~output_o ;

endmodule
