<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Verilog学习 | Hau's Blog</title><meta name="keywords" content="学习,代码"><meta name="author" content="Hau Uhang"><meta name="copyright" content="Hau Uhang"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Verilog学习 verilog HDL 层次化设计模块和端口 模块&#x3D;模块名定义+端口描述+内部功能逻辑 逻辑功能描述：变量声明、数据流描述语句、门级实例化描述语句、行为描述语句、任务与函数。 关键词：module定义模块名字；input、output指定端口方向；endmodule结束模块描述。 模块定义格式：1234module 模块名端口定义......unmodule 端口定义：有两种格">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog学习">
<meta property="og:url" content="http://example.com/2023/09/19/Verilog%E5%AD%A6%E4%B9%A0/index.html">
<meta property="og:site_name" content="Hau&#39;s Blog">
<meta property="og:description" content="Verilog学习 verilog HDL 层次化设计模块和端口 模块&#x3D;模块名定义+端口描述+内部功能逻辑 逻辑功能描述：变量声明、数据流描述语句、门级实例化描述语句、行为描述语句、任务与函数。 关键词：module定义模块名字；input、output指定端口方向；endmodule结束模块描述。 模块定义格式：1234module 模块名端口定义......unmodule 端口定义：有两种格">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/Verilog%E5%AD%A6%E4%B9%A0.jpg">
<meta property="article:published_time" content="2023-09-19T07:18:51.000Z">
<meta property="article:modified_time" content="2023-11-11T12:39:34.401Z">
<meta property="article:author" content="Hau Uhang">
<meta property="article:tag" content="学习">
<meta property="article:tag" content="代码">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/Verilog%E5%AD%A6%E4%B9%A0.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/09/19/Verilog%E5%AD%A6%E4%B9%A0/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog学习',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-11-11 20:39:34'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/mycss.css"><meta name="generator" content="Hexo 6.2.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/avatar.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">14</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E5%AD%A6%E4%B9%A0/"><i class="fa-fw fa-solid fa-note-sticky"></i><span> 学习</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E4%B8%AA%E4%BA%BA/"><i class="fa-fw fa-solid fa-plane"></i><span> 生活</span></a></div><div class="menus_item"><a class="site-page" href="/about_me/"><i class="fa-fw fa-solid fa-circle-user"></i><span> 关于我</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa-regular fa-comment"></i><span> 留言板</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/Verilog%E5%AD%A6%E4%B9%A0.jpg')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">Hau's Blog</a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E5%AD%A6%E4%B9%A0/"><i class="fa-fw fa-solid fa-note-sticky"></i><span> 学习</span></a></div><div class="menus_item"><a class="site-page" href="/categories/%E4%B8%AA%E4%BA%BA/"><i class="fa-fw fa-solid fa-plane"></i><span> 生活</span></a></div><div class="menus_item"><a class="site-page" href="/about_me/"><i class="fa-fw fa-solid fa-circle-user"></i><span> 关于我</span></a></div><div class="menus_item"><a class="site-page" href="/messageboard/"><i class="fa-fw fa-regular fa-comment"></i><span> 留言板</span></a></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Verilog学习</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-09-19T07:18:51.000Z" title="发表于 2023-09-19 15:18:51">2023-09-19</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-11-11T12:39:34.401Z" title="更新于 2023-11-11 20:39:34">2023-11-11</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%AD%A6%E4%B9%A0/">学习</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog学习"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><p><strong>Verilog学习</strong></p>
<h2 id="verilog-HDL-层次化设计"><a href="#verilog-HDL-层次化设计" class="headerlink" title="verilog HDL 层次化设计"></a>verilog HDL 层次化设计</h2><h3 id="模块和端口"><a href="#模块和端口" class="headerlink" title="模块和端口"></a>模块和端口</h3><ol>
<li>模块=模块名定义+端口描述+内部功能逻辑</li>
<li>逻辑功能描述：变量声明、数据流描述语句、门级实例化描述语句、行为描述语句、任务与函数。</li>
<li>关键词：<code>module</code>定义模块名字；<code>input</code>、<code>output</code>指定端口方向；<code>endmodule</code>结束模块描述。</li>
<li>模块定义格式：<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">module 模块名</span><br><span class="line">端口定义</span><br><span class="line">......</span><br><span class="line">unmodule</span><br></pre></td></tr></table></figure></li>
<li>端口定义：有两种格式<ul>
<li>普通风格 <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">module 模块名</span><br><span class="line">input [位宽-1: 0] 端口名1，端口名2  </span><br><span class="line">output [位宽-1: 0] 端口3 </span><br><span class="line">inout [位宽-1: 0]端口4</span><br></pre></td></tr></table></figure></li>
<li>ANSI C风格 <figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">module 模块名</span><br><span class="line">( input [位宽-1: 0] 端口名1，端口名2  </span><br><span class="line">  output [位宽-1: 0] 端口3 </span><br><span class="line">  inout [位宽-1: 0]端口4</span><br><span class="line">  );</span><br></pre></td></tr></table></figure></li>
</ul>
</li>
<li>实例化：不允许嵌套，模块之间只能通过实例化</li>
</ol>
<h2 id="层次化设计思想"><a href="#层次化设计思想" class="headerlink" title="层次化设计思想"></a>层次化设计思想</h2><ul>
<li>自顶向下<br>类似于根据一张图纸造物</li>
<li>自底向上<br>类似于根据材料造物，可以是已知也可以是未知的</li>
</ul>
<h2 id="Testbench概念"><a href="#Testbench概念" class="headerlink" title="Testbench概念"></a>Testbench概念</h2><p>用于测试设计的电路的功能是否正常</p>
<h2 id="verilog-HDL基本语法"><a href="#verilog-HDL基本语法" class="headerlink" title="verilog HDL基本语法"></a>verilog HDL基本语法</h2><h3 id="词法约定"><a href="#词法约定" class="headerlink" title="词法约定"></a>词法约定</h3><ol>
<li>空白符：空格<code>\b</code>，制表<code>\t</code>和换行</li>
<li>注释：单行<code>//</code>，多行<code>*/.../*</code>(不允许嵌套)</li>
<li>操作符：单目操作符<code>~</code>，双目操作符<code>+</code>，三目操作符<code>?</code></li>
<li>标识符：<ul>
<li>第一个字符是字母或下划线</li>
<li>区分大小写</li>
<li>转义<code>\</code></li>
<li>空白符结束</li>
</ul>
</li>
<li>关键字：均为小写<h3 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h3>— 线网：除<code>tri</code>和<code>reg</code>所有网线类型不能存储数据值<br>— 变量：抽象的数据存储单元</li>
<li>逻辑值与常量</li>
</ol>
<ul>
<li>基本值：0/1真假，x未知，z高阻(不分大小写)</li>
<li>整数：二进制、十进制、十六进制、八进制  <pre><code>   格式：`[位宽]&#39;[进制][数值]`  
   负数：加负号
</code></pre></li>
<li>实数：十进制和科学计数法(可用e或E表示)</li>
</ul>
<ol>
<li>逻辑强度：supply最强，highz最弱</li>
</ol>
<ul>
<li>线网类型：<code>wire</code>和<code>tri</code>最常见<br> 格式：<code>wire [7:0] datain, dataoutt</code>(*两个8位的wire数据)【这是举例】</li>
<li>变量类型：<code>reg</code>类型、<code>integer</code>型、<code>real</code>型、<code>time</code>型</li>
<li>向量：位宽大于1</li>
<li>数组：数组中的每一个元素可以是标量也可以是向量</li>
<li>参数：<code>defparam语句</code>(同样不可嵌套)  </li>
</ul>
<ol>
<li>表达式</li>
</ol>
<ul>
<li>操作数</li>
<li>算术操作符：单双目操作数。单目<code>+ -</code>表正负，双目<code>* / + -</code>运算符号</li>
<li>逻辑操作符：逻辑与<code>&amp;&amp;</code>，逻辑或<code>||</code>，逻辑非<code>!</code></li>
<li>关系操作符：<code>&gt;</code> <code>&lt;</code> <code>&gt;=</code> <code>&lt;=</code></li>
<li>相等操作符：逻辑相等<code>==</code>，逻辑不等<code>!=</code>，逻辑全等<code>===</code>，逻辑非全等<code>!==</code></li>
<li>按位操作符：反<code>~</code>，与<code>&amp;</code>，或<code>|</code>，异或<code>^</code>，同或<code>^~, ~^</code></li>
<li>缩减操作符：缩减与<code>&amp;</code>，缩减与非<code>-&amp;</code>，缩减或<code>|</code>，缩减或非<code>~|</code>，缩减异或<code>^</code>，缩减同或<code>~^, ^~</code></li>
<li>位移操作：右移<code>&gt;&gt;</code>，左移<code>&lt;&lt;</code>，算术左移<code>&lt;&lt;&lt;</code>，算术右移<code>&gt;&gt;&gt;</code></li>
<li>拼接操作符：格式<code>&#123;操作1，操作2，操作3，...，操作n&#125;</code></li>
<li>条件操作符：根据条件表达式的值从两个表达式中选择一个表达式作为输出结果，格式<code>条件表达式? 真表达式 ： 假表达式</code></li>
</ul>
<h2 id="Verilog-HDL行为描述"><a href="#Verilog-HDL行为描述" class="headerlink" title="Verilog HDL行为描述"></a>Verilog HDL行为描述</h2><h3 id="Verilog-HDL基本描述形式"><a href="#Verilog-HDL基本描述形式" class="headerlink" title="Verilog HDL基本描述形式"></a>Verilog HDL基本描述形式</h3><ol>
<li>数据流描述方法<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">assing [延迟] wire类型 = 表达式</span><br></pre></td></tr></table></figure></li>
<li>行为描述方式<br>两种语句：initial和always<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">always @(事件控制列表) begin</span><br><span class="line">···</span><br><span class="line">end</span><br><span class="line">或</span><br><span class="line">intial begin</span><br><span class="line">···</span><br><span class="line">end</span><br></pre></td></tr></table></figure></li>
<li>层次化描述方式<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">模块名 实例名</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h3 id="结构化过程语句"><a href="#结构化过程语句" class="headerlink" title="结构化过程语句"></a>结构化过程语句</h3><p><strong>initial和always语句不能相互嵌套使用</strong></p>
<ol>
<li>initial语句<br>从仿真的0时刻开始，只执行一次。<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">reg a, b, c; //initial中只有一条赋值语句</span><br><span class="line">initial</span><br><span class="line">   a = 1&#x27;b0; </span><br><span class="line">//若含多条赋值语句，需要begin end</span><br><span class="line">initial begin</span><br><span class="line">   b = 1&#x27;b0;</span><br><span class="line">   c = 1&#x27;b0;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></li>
<li>always语句<br>从仿真的0时刻开始，会重新执行命令<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">reg a;</span><br><span class="line">initial a = 0;</span><br><span class="line">always #50 a =-a;</span><br><span class="line">//从0开始，每隔50个时间单位的反复操作</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h3 id="顺序块和并行块"><a href="#顺序块和并行块" class="headerlink" title="顺序块和并行块"></a>顺序块和并行块</h3><ol>
<li>顺序块：按书写顺讯依次执行</li>
<li>并行块：<code>fork</code>是同时开始</li>
<li>块语句的其他特点<ul>
<li>嵌套块</li>
<li>命名块</li>
</ul>
</li>
</ol>
<h3 id="过程赋值语句"><a href="#过程赋值语句" class="headerlink" title="过程赋值语句"></a>过程赋值语句</h3><ol>
<li>阻塞赋值语句<br>用<code>=</code>作为赋值符，按顺序执行<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">reg a, b;</span><br><span class="line">initial begin</span><br><span class="line">   a = 1&#x27;b0; </span><br><span class="line">   b = 1&#x27;b0;</span><br><span class="line">   #10 a = 1&#x27;b1; //阻塞赋值语句对a赋新值，a变为1后才继续执行后面的命令</span><br><span class="line">       b = a;</span><br><span class="line">end</span><br></pre></td></tr></table></figure></li>
<li>非阻塞赋值语句<br>用<code>&lt;=</code>作为赋值符，不会阻塞同一个块语句中的其他语句的执行<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">reg a, b;</span><br><span class="line">initial begin</span><br><span class="line">   a = 1&#x27;b0;</span><br><span class="line">   b = 1&#x27;b0;</span><br><span class="line">   #10 a &lt;= 1&#x27;b1; //用非阻塞赋值语句赋值，赋值还未完成先完成后面的语句</span><br><span class="line">       b &lt;= a; //由于a的赋值未完成，所以b的值还是0</span><br><span class="line">end</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h3 id="条件语句"><a href="#条件语句" class="headerlink" title="条件语句"></a>条件语句</h3><p>有三种情况，<code>if</code>表达式，<code>if-else</code>表达式，<code>if-else if</code>表达式。<br><em>注意</em>，这里容易弄混，一定要搞清楚。</p>
<h3 id="多路分支语句"><a href="#多路分支语句" class="headerlink" title="多路分支语句"></a>多路分支语句</h3><p>当分支特别多时，<code>if</code> <code>else</code>语句非常不好用，就可以使用<code>case</code>语句<br><code>case</code>语句的关键词：<code>case</code> <code>default</code> <code>endcase</code> 格式如下<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">case(表达式)</span><br><span class="line">   分支表达式1: 语句1</span><br><span class="line">   分支表达式2: 语句2</span><br><span class="line">   ···</span><br><span class="line">   default: 默认语句</span><br><span class="line">   endcase</span><br></pre></td></tr></table></figure></p>
<h3 id="条件语句和多路分支语句的比较"><a href="#条件语句和多路分支语句的比较" class="headerlink" title="条件语句和多路分支语句的比较"></a>条件语句和多路分支语句的比较</h3><p><code>if...else</code>语句有优先级，而<code>case</code>语句没有，是并行的关系。</p>
<h3 id="循环语句"><a href="#循环语句" class="headerlink" title="循环语句"></a>循环语句</h3><ol>
<li>while循环<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">while(条件表达式)</span><br><span class="line">   语句：</span><br></pre></td></tr></table></figure>
当表示式为真时，则循环执行里面的雨具；如果为假，中止循环并跳出while。如果while中表达式的值为x或z时，当作假处理。</li>
<li>for循环<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">for(循环变量初值;循环结束条件;循环变量增值)</span><br></pre></td></tr></table></figure>
在for中，C语言有i++，而verilog没有，改成i=i+1</li>
<li>repeat循环<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">repeat(循环次数表达式)</span><br></pre></td></tr></table></figure></li>
<li>forever循环</li>
</ol>
<h3 id="时序控制"><a href="#时序控制" class="headerlink" title="时序控制"></a>时序控制</h3><ol>
<li>延迟控制<br>分为常规和内嵌，两者区别为：常规是整个语句执行后，在推迟的时间后，赋值语句开始计算；内嵌是开始执行时刻就立即计算表达式右边的值，此值会一直保持至延迟结束。</li>
</ol>
<ul>
<li>常规延迟<br><code># [延迟值] 语句</code></li>
<li>内嵌延迟<br><code>语句 #[延迟值]</code></li>
</ul>
<ol>
<li>事件控制<br>发生某个事件(变量、线网信号或表达式的值发生变化)之后，整个逻辑发生变化</li>
</ol>
<ul>
<li>边沿敏感事件控制<br>用边缘敏感符号<code>@</code>，格式为<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">@ 事件</span><br><span class="line">    语句;</span><br></pre></td></tr></table></figure>
这里有个<strong>关键字:posedge(上升沿跳变)/negedge(下降沿跳变)</strong> 记住即可<br>如果出现了多个敏感事件，则用<code>or</code>或者<code>,</code>即可</li>
<li>电平敏感事件控制<br>以信号值变化的边沿为标志的，即一定要达到指定信号的某个值的变化边沿才会触发执行，关键字为<code>wait</code><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">wait(事件) 语句;</span><br></pre></td></tr></table></figure>
当事件为真时，后面的语句才会执行</li>
<li>时序控制语句在综合代码中的应用<br>在进行电路综合时，延迟控制语句会被综合工具自动忽略，当作无延迟处理</li>
</ul>
<h2 id="组合逻辑建模"><a href="#组合逻辑建模" class="headerlink" title="组合逻辑建模"></a>组合逻辑建模</h2><h3 id="数字电路建模方式"><a href="#数字电路建模方式" class="headerlink" title="数字电路建模方式"></a>数字电路建模方式</h3><p>电路与代码的一一对应关系</p>
<h3 id="组合逻辑的门级描述"><a href="#组合逻辑的门级描述" class="headerlink" title="组合逻辑的门级描述"></a>组合逻辑的门级描述</h3><p>与门(and)、与非门(nand)、或门(or)、或非门(nor)、异或门(xor)、同或门(xnor)、缓冲器(buf)、非门(not)、三台缓冲器控制信号低电平有效(bufif0)、三台缓冲器控制信号高电平有效(bufif1)、三态非门控制信号低电平有效(notif0)、三态非门控制信号高电平有效(notif1)</p>
<h3 id="组合逻辑的数据流描述"><a href="#组合逻辑的数据流描述" class="headerlink" title="组合逻辑的数据流描述"></a>组合逻辑的数据流描述</h3><ol>
<li>连续赋值语句<br><code>assign[延迟]wire型变量=表达式;</code></li>
</ol>
<ol>
<li>数据流描述<br>利用数据流描述可以很方便的描述一个加法器等，用符号就可以了，比如<code>+</code> <code>*</code>等</li>
</ol>
<h3 id="组合逻辑的行为描述"><a href="#组合逻辑的行为描述" class="headerlink" title="组合逻辑的行为描述"></a>组合逻辑的行为描述</h3><h3 id="组合逻辑建模实例"><a href="#组合逻辑建模实例" class="headerlink" title="组合逻辑建模实例"></a>组合逻辑建模实例</h3><ol>
<li>比较器</li>
<li>译码器和编码器</li>
</ol>
<h2 id="时序逻辑电路"><a href="#时序逻辑电路" class="headerlink" title="时序逻辑电路"></a>时序逻辑电路</h2><h3 id="时序逻辑建模概述"><a href="#时序逻辑建模概述" class="headerlink" title="时序逻辑建模概述"></a>时序逻辑建模概述</h3><p>时序逻辑电路指的是在verilog HDL所描述的电路中，包含一个或多个存储单元。这些存储单元可以是边沿触发的寄存器，或者是电平触发的锁存器。由于引入了存储单元，时序逻辑电路具有了“记忆”功能，可以记录当前时刻之前的输入激励情况及电路状态。</p>
<h3 id="寄存器和锁存器设计"><a href="#寄存器和锁存器设计" class="headerlink" title="寄存器和锁存器设计"></a>寄存器和锁存器设计</h3><ol>
<li>寄存器实例<br>在<code>always</code>后面的敏感列表中加入边沿敏感的信号，即可设计出一个简单的寄存器。<code>posedge</code>是在时钟的上升沿触发并采集数据端口的值；<code>negedge</code>则在下降沿触发。</li>
</ol>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">module dff</span><br><span class="line">(</span><br><span class="line">   input i_clk,</span><br><span class="line">   input i_din,</span><br><span class="line">   output reg o_dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always@(posedge i_clk) //在always语句的敏感列表@()中加入边沿敏感的时钟信号i_clk</span><br><span class="line">  o_dout &lt;= i_din;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<ol>
<li>锁存器的设计实例<br>用verilog描述一个的锁存器，该锁存器在控制信号i_en为高电平时开启，为低电平时锁存器当前值<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">module latch</span><br><span class="line">(</span><br><span class="line">   input i_en,</span><br><span class="line">   input i_din,</span><br><span class="line">   output reg o_dout</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always@(i_den or i_en) //敏感列表中没有边沿触发的信号</span><br><span class="line">  if(i_en)</span><br><span class="line">    o_dout &lt;= i_din;</span><br><span class="line"></span><br><span class="line">endmodule </span><br></pre></td></tr></table></figure>
<h3 id="寄存器和锁存器的推断"><a href="#寄存器和锁存器的推断" class="headerlink" title="寄存器和锁存器的推断"></a>寄存器和锁存器的推断</h3></li>
<li>寄存器的推断</li>
</ol>
<ul>
<li>寄存器是一种时序元件，用于存储数据，并且在时钟信号的上升沿或下降沿触发时更新数据。</li>
<li>寄存器在时钟边沿触发时，将其输入数据传递到输出，具有确定的时序行为。</li>
<li>在Verilog中，通常使用触发器（Flip-Flops）来实现寄存器。<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">//举例说明</span><br><span class="line">module DFF (</span><br><span class="line">    input wire D,    // 数据输入</span><br><span class="line">    input wire CLK,  // 时钟信号</span><br><span class="line">    output wire Q    // 数据输出</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">always @(posedge CLK) begin</span><br><span class="line">    Q &lt;= D;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
</ul>
<ol>
<li>锁存器的推断</li>
</ol>
<ul>
<li>锁存器是一种组合逻辑元件，它不需要时钟信号，而是根据输入信号的变化实时更新输出。</li>
<li>锁存器不是时序元件，通常应该避免在数字电路中使用锁存器，因为它们可能会导致不稳定的行为和时序问题。</li>
<li>锁存器可能会导致冒险条件，因此在设计中应该谨慎使用。<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">//举例说明</span><br><span class="line">module SRLatch (</span><br><span class="line">    input wire S,  // 设置输入</span><br><span class="line">    input wire R,  // 复位输入</span><br><span class="line">    output wire Q  // 数据输出</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">assign Q = S &amp; ~R;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="存储器的设计与建模"><a href="#存储器的设计与建模" class="headerlink" title="存储器的设计与建模"></a>存储器的设计与建模</h3></li>
</ul>
<ol>
<li>ROM建模<br>ROM是只读存储器<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line">//变量z以数组的方式描述了一个ROM</span><br><span class="line">//由于使用了inital语句，因此该代码只能适用于仿真，不能综合</span><br><span class="line">module rom_sim</span><br><span class="line">(</span><br><span class="line">   input [2:0] i_sel,</span><br><span class="line">   output [3:0] o_dat</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">   reg [3:0] rom [0:7]; //通过数组声明存储器变量</span><br><span class="line"></span><br><span class="line">      inital begin //利用inital语句为ROM赋值</span><br><span class="line">      rom[0] = 4&#x27;b1001;</span><br><span class="line">      rom[1] = 4&#x27;b1011;</span><br><span class="line">      rom[2] = 4&#x27;b0010;</span><br><span class="line">      rom[3] = 4&#x27;b0011;</span><br><span class="line">      rom[4] = 4&#x27;b1110;</span><br><span class="line">      rom[5] = 4&#x27;b0000;</span><br><span class="line">      rom[6] = 4&#x27;b0000;</span><br><span class="line">      rom[7] = 4&#x27;b0000;</span><br><span class="line">   end</span><br><span class="line"></span><br><span class="line">   assign o_dat = rom[i_sel];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>RAM建模<br>一个电平变化触发的16位宽RAM模型通常是基于时序逻辑的，使用触发器来存储数据。以下是一个简单的电平变化触发的16位宽RAM模型示例，使用2个16位触发器作为存储元件：<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line">module LevelSensitiveRAM16 (</span><br><span class="line">    input wire [3:0] address,       // 4位地址输入</span><br><span class="line">    input wire [15:0] data_in,      // 16位数据输入</span><br><span class="line">    input wire write_enable,       // 写使能信号</span><br><span class="line">    input wire read_enable,        // 读使能信号</span><br><span class="line">    output wire [15:0] data_out    // 16位数据输出</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">reg [15:0] memory [0:15];  // 16个16位触发器，模拟RAM的存储单元</span><br><span class="line"></span><br><span class="line">always @(posedge write_enable or posedge read_enable) begin</span><br><span class="line">    if (write_enable) begin</span><br><span class="line">        // 写操作：将输入数据写入存储器指定地址</span><br><span class="line">        memory[address] &lt;= data_in;</span><br><span class="line">    end</span><br><span class="line">    if (read_enable) begin</span><br><span class="line">        // 读操作：从存储器指定地址读取数据</span><br><span class="line">        data_out &lt;= memory[address];</span><br><span class="line">    end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h3 id="同步有限状态机"><a href="#同步有限状态机" class="headerlink" title="同步有限状态机"></a>同步有限状态机</h3>同步有限状态机（Synchronous Finite State Machine，SFSM）是一种在特定时钟信号下运行的状态机，其中状态的转换和输出的更新都与时钟信号同步。SFSM 包括状态寄存器、组合逻辑块以及时钟信号。</li>
</ol>
<p>以下是一个简单的 2 状态同步有限状态机的示例，其状态转换和输出更新是同步的：<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line">module SynchronousFSM (</span><br><span class="line">    input wire clk,          // 时钟信号</span><br><span class="line">    input wire rst,          // 复位信号</span><br><span class="line">    output wire [1:0] state, // 2位状态输出</span><br><span class="line">    output wire output       // 输出信号</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">reg [1:0] current_state;   // 当前状态寄存器</span><br><span class="line"></span><br><span class="line">always @(posedge clk or posedge rst) begin</span><br><span class="line">    if (rst) begin</span><br><span class="line">        // 复位操作</span><br><span class="line">        current_state &lt;= 2&#x27;b00;  // 将状态初始化为00</span><br><span class="line">    end else begin</span><br><span class="line">        // 状态转换逻辑</span><br><span class="line">        case (current_state)</span><br><span class="line">            2&#x27;b00: current_state &lt;= 2&#x27;b01;  // 从00转换到01</span><br><span class="line">            2&#x27;b01: current_state &lt;= 2&#x27;b10;  // 从01转换到10</span><br><span class="line">            2&#x27;b10: current_state &lt;= 2&#x27;b00;  // 从10转换到00</span><br><span class="line">        endcase</span><br><span class="line">    end</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">assign state = current_state;   // 输出当前状态</span><br><span class="line"></span><br><span class="line">always @(posedge clk) begin</span><br><span class="line">    // 输出逻辑</span><br><span class="line">    case (current_state)</span><br><span class="line">        2&#x27;b00: output &lt;= 1&#x27;b0;  // 当前状态为00时输出0</span><br><span class="line">        default: output &lt;= 1&#x27;b1;  // 其他状态时输出1</span><br><span class="line">    endcase</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></p>
<h3 id="时序逻辑建模实例"><a href="#时序逻辑建模实例" class="headerlink" title="时序逻辑建模实例"></a>时序逻辑建模实例</h3><ol>
<li>计数器  </li>
<li>串并/并串转换器<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line">module p2s(clk,en,rsy,pin,sout)；</span><br><span class="line">input clk,en,rst;</span><br><span class="line">input [7:0] pin;</span><br><span class="line">output sout;</span><br><span class="line">output end; #并转串传输结束</span><br><span class="line"></span><br><span class="line">reg[2:0] cnt;</span><br><span class="line">reg[7:0] data;</span><br><span class="line"></span><br><span class="line">always@(posedge clk or posedge rst)</span><br><span class="line">  if(rst)</span><br><span class="line">    sout &lt;= 1&#x27;b0;</span><br><span class="line">    cnt &lt;= 3&#x27;b0;</span><br><span class="line">  end</span><br><span class="line">  else if(en) begin</span><br><span class="line">    cnt &lt;= cnt+1&#x27;b1;</span><br><span class="line">    sout &lt;= data[0];</span><br><span class="line">  end</span><br><span class="line"></span><br><span class="line">always@(posedge clk or posedge rst)</span><br><span class="line">  if(rst)</span><br><span class="line">    data &lt;= 8&#x27;b0;</span><br><span class="line">  else</span><br><span class="line">    if(cnt==3&#x27;b0)</span><br><span class="line">      data &lt;= pin;</span><br><span class="line">    else</span><br><span class="line">      data &lt;= &#123;1&#x27;b0,data[7:1]&#125;;</span><br><span class="line"></span><br><span class="line">always@(posedge clk or posedge rst)</span><br><span class="line">  if(rst)</span><br><span class="line">    end &lt;= 1&#x27;b0;</span><br><span class="line">  else</span><br><span class="line">    end &lt;= (cnt==3&#x27;b111);</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure></li>
<li>时钟分频电路</li>
</ol>
<h3 id="练习题"><a href="#练习题" class="headerlink" title="练习题"></a>练习题</h3><p>5.4<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">module 8bit(</span><br><span class="line">   input wire clk,</span><br><span class="line">   input wire rst,</span><br><span class="line">   input wire [7:0] data_in,</span><br><span class="line">   output wire [7:0] data_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">   reg [7:0] reg_data;</span><br><span class="line"></span><br><span class="line">   always @(nesedge clk or posedge rst)begin</span><br><span class="line">     if (rst) </span><br><span class="line">        reg_data &lt;= 8&#x27;b0;</span><br><span class="line">       else</span><br><span class="line">        reg_data &lt;= date_in;</span><br><span class="line">        end</span><br><span class="line">   end</span><br><span class="line"></span><br><span class="line">   assign data_out = reg_data;</span><br><span class="line"></span><br><span class="line">endmodule </span><br></pre></td></tr></table></figure><br>5.6<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line">module 32_RAM(clk,wr,addr,rdata,wdata);</span><br><span class="line">   input clk,wr;</span><br><span class="line">   input [31:0] wdata;</span><br><span class="line">   input [14:0] addr;</span><br><span class="line">   output [31:0] rdata;</span><br><span class="line"></span><br><span class="line">   reg [31:0] ram[32767:0]</span><br><span class="line"></span><br><span class="line">   always@(posedge clk)</span><br><span class="line">      if(wr)</span><br><span class="line">         ramp[addr] &lt;= wdata;</span><br><span class="line">      else</span><br><span class="line"></span><br><span class="line">   assign rdata =ram [addr];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure><br>5.7<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line">module 32_RAM(clk,wr,addr,data);</span><br><span class="line">   input clk,wr;</span><br><span class="line">   inout [31:0] wdata;</span><br><span class="line">   inout [14:0] addr;</span><br><span class="line"></span><br><span class="line">   reg [31:0] ram[32767:0]</span><br><span class="line"></span><br><span class="line">   always@(posedge clk)</span><br><span class="line">      if(wr)</span><br><span class="line">         ramp[addr] &lt;= wdata;</span><br><span class="line">      else</span><br><span class="line">         data ram[addr]</span><br><span class="line">   assign rdata =ram [addr];</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure><br>5.11<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line">module fsm(clk,rst_n,sel.hready,write,burst,resp_ok)</span><br><span class="line">   input clk,rst_n,sel,hready,write,burst,resp_ok;</span><br><span class="line">   parameter Reset=3&#x27;b000;</span><br><span class="line">   parmeter Idle=3&#x27;b001;</span><br><span class="line">   parmeter Addr=3&#x27;b010;</span><br><span class="line">   parmeter Write=3&#x27;b011;</span><br><span class="line">   parmeter Read=3&#x27;b100;</span><br><span class="line">   parmeter BurstWrite=3&#x27;b101;</span><br><span class="line">   parmeter BurstRead=3&#x27;b110;</span><br><span class="line">   parmeter Resp=3&#x27;b111;</span><br><span class="line"></span><br><span class="line">   reg [2:0] next_state.current_state;</span><br><span class="line">   always@(posedge clk or negedge rst_n)</span><br><span class="line">      if(!rst_n)</span><br><span class="line">         current_state &lt;= Reset;</span><br><span class="line">      else</span><br><span class="line">         current_state &lt;= next_state;</span><br><span class="line"></span><br><span class="line">   always@(rst_n or sel or hready or wirte orburst or resp_ok)</span><br><span class="line">      case(current_state)</span><br><span class="line">         Reset: if(rst_n) next_state =Idle;</span><br><span class="line">         Idle: if(sel&amp;&amp;hready) next_state = Addr;</span><br><span class="line">         Addr: if(write&amp;&amp;burst) next_state = Burstread;</span><br><span class="line">            else if(!write&amp;&amp;burst) next_state = burstread;</span><br><span class="line">            else if(!write&amp;&amp;burst) next_state = Read;</span><br><span class="line">            else next_state = Write;</span><br><span class="line">            ......</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure><br>5.15</p>
<h2 id="行为级仿真模型建模"><a href="#行为级仿真模型建模" class="headerlink" title="行为级仿真模型建模"></a>行为级仿真模型建模</h2><h3 id="概述"><a href="#概述" class="headerlink" title="概述"></a>概述</h3><p>verilog提供的时序控制语句主要有3种：延迟控制语句，事件控制语句和条件等待语句。</p>
<h3 id="仿真时间和时序控制"><a href="#仿真时间和时序控制" class="headerlink" title="仿真时间和时序控制"></a>仿真时间和时序控制</h3><p>事件控制语句指利用语法@()进行描述，@后面的括号里包含需要的语句</p>
<h3 id="仿真模型建模实例"><a href="#仿真模型建模实例" class="headerlink" title="仿真模型建模实例"></a>仿真模型建模实例</h3><ol>
<li>时钟发生器</li>
<li>简单的仿真环境</li>
</ol>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Hau Uhang</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2023/09/19/Verilog%E5%AD%A6%E4%B9%A0/">http://example.com/2023/09/19/Verilog%E5%AD%A6%E4%B9%A0/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Hau's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E5%AD%A6%E4%B9%A0/">学习</a><a class="post-meta__tags" href="/tags/%E4%BB%A3%E7%A0%81/">代码</a></div><div class="post_share"><div class="social-share" data-image="/img/Verilog%E5%AD%A6%E4%B9%A0.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/wechat.jpg"/></a><div class="post-qr-code-desc"></div></li><li class="reward-item"><a href="/img/Alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/Alipay.jpg"/></a><div class="post-qr-code-desc"></div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/09/29/%E6%97%85%E6%B8%B8-%E6%BE%B3%E9%97%A8/"><img class="prev-cover" src="/img/%E6%BE%B3%E9%97%A8.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">旅游-澳门</div></div></a></div><div class="next-post pull-right"><a href="/2023/09/16/%E5%8D%8A%E5%AF%BC%E4%BD%93%E5%88%B6%E9%80%A0/"><img class="next-cover" src="/img/%E5%8D%8A%E5%AF%BC%E4%BD%93%E5%88%B6%E9%80%A0.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">半导体制造</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/11/01/Python%E6%AF%8F%E6%97%A5%E7%BB%83%E4%B9%A0/" title="Python每日练习"><img class="cover" src="/img/Python.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-01</div><div class="title">Python每日练习</div></div></a></div><div><a href="/2023/12/16/systemverilog%E5%AD%A6%E4%B9%A0/" title="SystemVerilog学习"><img class="cover" src="/img/systemverilog%E5%AD%A6%E4%B9%A0.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-16</div><div class="title">SystemVerilog学习</div></div></a></div><div><a href="/2023/12/20/%E5%AD%A6%E4%B9%A0%E8%8B%B1%E8%AF%AD%E8%AE%A1%E5%88%92/" title="学习英语计划"><img class="cover" src="/img/%E8%8B%B1%E8%AF%AD%E5%AD%A6%E4%B9%A0.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-20</div><div class="title">学习英语计划</div></div></a></div><div><a href="/2022/09/03/Markdown%E5%B8%B8%E8%A7%81%E5%91%BD%E4%BB%A4/" title="Markdown常用命令"><img class="cover" src="/img/Markdown%E5%B8%B8%E7%94%A8%E5%91%BD%E4%BB%A4.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2022-09-03</div><div class="title">Markdown常用命令</div></div></a></div><div><a href="/2023/12/16/git%E5%AD%A6%E4%B9%A0/" title="git学习"><img class="cover" src="/img/git%E5%9B%BE%E7%89%87.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-16</div><div class="title">git学习</div></div></a></div><div><a href="/2023/07/06/hexo%E5%91%BD%E4%BB%A4/" title="hexo命令"><img class="cover" src="/img/hexo.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-07-06</div><div class="title">hexo命令</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="giscus-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/avatar.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Hau Uhang</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">14</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">6</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/HauUhang"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/HauUhang" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="mailto:yep6344@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope"></i></a><a class="social-icon" href="https://www.zhihu.com/people/Aurora7july" target="_blank" title="Zhihu"><i class="fas fa-brands fa-zhihu"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">你好呀！欢迎来到我的博客ovo！如果有什么问题请及时联系我，评论区已修复，可直接通过留言、邮箱或者右下角聊天联系我！<div class="twopeople"><div class="twopeople"><div class="container"style="height:200px;"><canvas class="illo"width="800"height="500"style="max-width: 200px; max-height: 200px; touch-action: none; width: 640px; height: 640px;"></canvas></div><script src="https://cdn.guole.fun/js/twopeople1.js"></script><script src="https://cdn.guole.fun/js/zdog.dist.js"></script><script id="rendered-js"src="https://cdn.guole.fun/js/twopeople.js"></script><style>.twopeople{margin:0;align-items:center;justify-content:center;text-align:center}canvas{display:block;margin:0 auto;cursor:move}</style></div><div class="xpand" style="height:200px;"></div></div></div></div><canvas class="illo" width="800" height="800" style="max-width: 200px; max-height: 200px; touch-action: none; width: 640px; height: 640px;"></canvas><script src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/twopeople1.js"></script><script src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/zdog.dist.js"></script><script id="rendered-js" src="https://fastly.jsdelivr.net/gh/xiaopengand/blogCdn@latest/xzxr/twopeople.js"></script><style>.card-widget.card-announcement {
margin: 0;
align-items: center;
justify-content: center;
text-align: center;
}
canvas {
display: block;
margin: 0 auto;
cursor: move;
}</style><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#verilog-HDL-%E5%B1%82%E6%AC%A1%E5%8C%96%E8%AE%BE%E8%AE%A1"><span class="toc-number">1.</span> <span class="toc-text">verilog HDL 层次化设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A8%A1%E5%9D%97%E5%92%8C%E7%AB%AF%E5%8F%A3"><span class="toc-number">1.1.</span> <span class="toc-text">模块和端口</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B1%82%E6%AC%A1%E5%8C%96%E8%AE%BE%E8%AE%A1%E6%80%9D%E6%83%B3"><span class="toc-number">2.</span> <span class="toc-text">层次化设计思想</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Testbench%E6%A6%82%E5%BF%B5"><span class="toc-number">3.</span> <span class="toc-text">Testbench概念</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#verilog-HDL%E5%9F%BA%E6%9C%AC%E8%AF%AD%E6%B3%95"><span class="toc-number">4.</span> <span class="toc-text">verilog HDL基本语法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AF%8D%E6%B3%95%E7%BA%A6%E5%AE%9A"><span class="toc-number">4.1.</span> <span class="toc-text">词法约定</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">4.2.</span> <span class="toc-text">数据类型</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Verilog-HDL%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0"><span class="toc-number">5.</span> <span class="toc-text">Verilog HDL行为描述</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog-HDL%E5%9F%BA%E6%9C%AC%E6%8F%8F%E8%BF%B0%E5%BD%A2%E5%BC%8F"><span class="toc-number">5.1.</span> <span class="toc-text">Verilog HDL基本描述形式</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%93%E6%9E%84%E5%8C%96%E8%BF%87%E7%A8%8B%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.2.</span> <span class="toc-text">结构化过程语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%BA%E5%BA%8F%E5%9D%97%E5%92%8C%E5%B9%B6%E8%A1%8C%E5%9D%97"><span class="toc-number">5.3.</span> <span class="toc-text">顺序块和并行块</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.4.</span> <span class="toc-text">过程赋值语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.5.</span> <span class="toc-text">条件语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E8%B7%AF%E5%88%86%E6%94%AF%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.6.</span> <span class="toc-text">多路分支语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5%E5%92%8C%E5%A4%9A%E8%B7%AF%E5%88%86%E6%94%AF%E8%AF%AD%E5%8F%A5%E7%9A%84%E6%AF%94%E8%BE%83"><span class="toc-number">5.7.</span> <span class="toc-text">条件语句和多路分支语句的比较</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="toc-number">5.8.</span> <span class="toc-text">循环语句</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E6%8E%A7%E5%88%B6"><span class="toc-number">5.9.</span> <span class="toc-text">时序控制</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1"><span class="toc-number">6.</span> <span class="toc-text">组合逻辑建模</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%BB%BA%E6%A8%A1%E6%96%B9%E5%BC%8F"><span class="toc-number">6.1.</span> <span class="toc-text">数字电路建模方式</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%9A%84%E9%97%A8%E7%BA%A7%E6%8F%8F%E8%BF%B0"><span class="toc-number">6.2.</span> <span class="toc-text">组合逻辑的门级描述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%9A%84%E6%95%B0%E6%8D%AE%E6%B5%81%E6%8F%8F%E8%BF%B0"><span class="toc-number">6.3.</span> <span class="toc-text">组合逻辑的数据流描述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%9A%84%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0"><span class="toc-number">6.4.</span> <span class="toc-text">组合逻辑的行为描述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">6.5.</span> <span class="toc-text">组合逻辑建模实例</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF"><span class="toc-number">7.</span> <span class="toc-text">时序逻辑电路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1%E6%A6%82%E8%BF%B0"><span class="toc-number">7.1.</span> <span class="toc-text">时序逻辑建模概述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E5%92%8C%E9%94%81%E5%AD%98%E5%99%A8%E8%AE%BE%E8%AE%A1"><span class="toc-number">7.2.</span> <span class="toc-text">寄存器和锁存器设计</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E5%92%8C%E9%94%81%E5%AD%98%E5%99%A8%E7%9A%84%E6%8E%A8%E6%96%AD"><span class="toc-number">7.3.</span> <span class="toc-text">寄存器和锁存器的推断</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%BB%BA%E6%A8%A1"><span class="toc-number">7.4.</span> <span class="toc-text">存储器的设计与建模</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5%E6%9C%89%E9%99%90%E7%8A%B6%E6%80%81%E6%9C%BA"><span class="toc-number">7.5.</span> <span class="toc-text">同步有限状态机</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">7.6.</span> <span class="toc-text">时序逻辑建模实例</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%83%E4%B9%A0%E9%A2%98"><span class="toc-number">7.7.</span> <span class="toc-text">练习题</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%A1%8C%E4%B8%BA%E7%BA%A7%E4%BB%BF%E7%9C%9F%E6%A8%A1%E5%9E%8B%E5%BB%BA%E6%A8%A1"><span class="toc-number">8.</span> <span class="toc-text">行为级仿真模型建模</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%A6%82%E8%BF%B0"><span class="toc-number">8.1.</span> <span class="toc-text">概述</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%97%B6%E9%97%B4%E5%92%8C%E6%97%B6%E5%BA%8F%E6%8E%A7%E5%88%B6"><span class="toc-number">8.2.</span> <span class="toc-text">仿真时间和时序控制</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%A8%A1%E5%9E%8B%E5%BB%BA%E6%A8%A1%E5%AE%9E%E4%BE%8B"><span class="toc-number">8.3.</span> <span class="toc-text">仿真模型建模实例</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2023/12/20/%E5%AD%A6%E4%B9%A0%E8%8B%B1%E8%AF%AD%E8%AE%A1%E5%88%92/" title="学习英语计划"><img src="/img/%E8%8B%B1%E8%AF%AD%E5%AD%A6%E4%B9%A0.webp" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="学习英语计划"/></a><div class="content"><a class="title" href="/2023/12/20/%E5%AD%A6%E4%B9%A0%E8%8B%B1%E8%AF%AD%E8%AE%A1%E5%88%92/" title="学习英语计划">学习英语计划</a><time datetime="2023-12-20T04:57:23.000Z" title="发表于 2023-12-20 12:57:23">2023-12-20</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/16/git%E5%AD%A6%E4%B9%A0/" title="git学习"><img src="/img/git%E5%9B%BE%E7%89%87.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="git学习"/></a><div class="content"><a class="title" href="/2023/12/16/git%E5%AD%A6%E4%B9%A0/" title="git学习">git学习</a><time datetime="2023-12-16T13:15:42.000Z" title="发表于 2023-12-16 21:15:42">2023-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/16/systemverilog%E5%AD%A6%E4%B9%A0/" title="SystemVerilog学习"><img src="/img/systemverilog%E5%AD%A6%E4%B9%A0.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="SystemVerilog学习"/></a><div class="content"><a class="title" href="/2023/12/16/systemverilog%E5%AD%A6%E4%B9%A0/" title="SystemVerilog学习">SystemVerilog学习</a><time datetime="2023-12-16T02:58:42.000Z" title="发表于 2023-12-16 10:58:42">2023-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/13/%E6%97%85%E6%B8%B8-%E9%A6%99%E6%B8%AF/" title="旅游-香港"><img src="/img/%E9%A6%99%E6%B8%AF.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="旅游-香港"/></a><div class="content"><a class="title" href="/2023/12/13/%E6%97%85%E6%B8%B8-%E9%A6%99%E6%B8%AF/" title="旅游-香港">旅游-香港</a><time datetime="2023-12-13T10:40:37.000Z" title="发表于 2023-12-13 18:40:37">2023-12-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/11/04/%E6%97%85%E6%B8%B8-%E5%A4%96%E4%BC%B6%E4%BB%83%E5%B2%9B/" title="旅游-外伶仃岛"><img src="/img/%E5%A4%96%E4%BC%B6%E4%BB%83%E5%B2%9B.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="旅游-外伶仃岛"/></a><div class="content"><a class="title" href="/2023/11/04/%E6%97%85%E6%B8%B8-%E5%A4%96%E4%BC%B6%E4%BB%83%E5%B2%9B/" title="旅游-外伶仃岛">旅游-外伶仃岛</a><time datetime="2023-11-04T14:49:13.000Z" title="发表于 2023-11-04 22:49:13">2023-11-04</time></div></div></div></div></div></div></main><footer id="footer" style="background: ture"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2024 By Hau Uhang</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">想要...拥有自由！</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="chat_btn" type="button" title="聊天"><i class="fas fa-sms"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [ ['$','$'], ["\\(","\\)"]],
      tags: 'ams'
    },
    chtml: {
      scale: 1.2
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, ''],
        insertScript: [200, () => {
          document.querySelectorAll('mjx-container:not\([display]\)').forEach(node => {
            const target = node.parentNode
            if (target.nodeName.toLowerCase() === 'li') {
              target.parentNode.classList.add('has-jax')
            } else {
              target.classList.add('has-jax')
            }
          });
        }, '', false]
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typeset()
}</script><script>function loadGiscus () {
  let nowTheme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'light'

  const config = Object.assign({
    src: 'https://giscus.app/client.js',
    'data-repo': 'HauUhang/HauUhang.github.io',
    'data-repo-id': 'R_kgDOH68BWA',
    'data-category-id': 'DIC_kwDOH68BWM4CSdAm',
    'data-mapping': 'pathname',
    'data-theme': nowTheme,
    'data-reactions-enabled': '1',
    crossorigin: 'anonymous',
    async: true
  },null)

  let ele = document.createElement('script')
  for (let key in config) {
    ele.setAttribute(key, config[key])
  }
  document.getElementById('giscus-wrap').insertAdjacentElement('afterbegin',ele)
}

function changeGiscusTheme () {
  const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'light'

  function sendMessage(message) {
    const iframe = document.querySelector('iframe.giscus-frame');
    if (!iframe) return;
    iframe.contentWindow.postMessage({ giscus: message }, 'https://giscus.app');
  }

  sendMessage({
    setConfig: {
      theme: theme
    }
  });
}

if ('Giscus' === 'Giscus' || !true) {
  if (true) btf.loadComment(document.getElementById('giscus-wrap'), loadGiscus)
  else loadGiscus()
} else {
  function loadOtherComment () {
    loadGiscus()
  }
}</script></div><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = ture;
POWERMODE.shake = true;
POWERMODE.mobile = false;
document.body.addEventListener('input', POWERMODE);
</script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script src="//code.tidio.co/vmds77ggvveqpsjql12cemjwlb6yxjcc.js" async="async"></script><script>function onTidioChatApiReady() {
  window.tidioChatApi.hide();
  window.tidioChatApi.on("close", function() {
    window.tidioChatApi.hide();
  });
}
if (window.tidioChatApi) {
  window.tidioChatApi.on("ready", onTidioChatApiReady);
} else {
  document.addEventListener("tidioChat-ready", onTidioChatApiReady);
}

var chatBtnFn = () => {
  document.getElementById("chat_btn").addEventListener("click", function(){
    window.tidioChatApi.show();
    window.tidioChatApi.open();
  });
}
chatBtnFn()
</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>