
ubuntu-preinstalled/systemd-mount:     file format elf32-littlearm


Disassembly of section .init:

000019b4 <.init>:
    19b4:	push	{r3, lr}
    19b8:	bl	42ac <log_oom_internal@plt+0x239c>
    19bc:	pop	{r3, pc}

Disassembly of section .plt:

000019c0 <free_and_strdup@plt-0x14>:
    19c0:	push	{lr}		; (str lr, [sp, #-4]!)
    19c4:	ldr	lr, [pc, #4]	; 19d0 <free_and_strdup@plt-0x4>
    19c8:	add	lr, pc, lr
    19cc:	ldr	pc, [lr, #8]!
    19d0:	andeq	r7, r1, r8, lsr #8

000019d4 <free_and_strdup@plt>:
    19d4:	add	ip, pc, #0, 12
    19d8:	add	ip, ip, #94208	; 0x17000
    19dc:	ldr	pc, [ip, #1064]!	; 0x428

000019e0 <path_is_absolute@plt>:
    19e0:	add	ip, pc, #0, 12
    19e4:	add	ip, ip, #94208	; 0x17000
    19e8:	ldr	pc, [ip, #1056]!	; 0x420

000019ec <sd_bus_error_has_name@plt>:
    19ec:	add	ip, pc, #0, 12
    19f0:	add	ip, ip, #94208	; 0x17000
    19f4:	ldr	pc, [ip, #1048]!	; 0x418

000019f8 <path_is_normalized@plt>:
    19f8:	add	ip, pc, #0, 12
    19fc:	add	ip, ip, #94208	; 0x17000
    1a00:	ldr	pc, [ip, #1040]!	; 0x410

00001a04 <version@plt>:
    1a04:	add	ip, pc, #0, 12
    1a08:	add	ip, ip, #94208	; 0x17000
    1a0c:	ldr	pc, [ip, #1032]!	; 0x408

00001a10 <sd_device_enumerator_get_device_first@plt>:
    1a10:	add	ip, pc, #0, 12
    1a14:	add	ip, ip, #94208	; 0x17000
    1a18:	ldr	pc, [ip, #1024]!	; 0x400

00001a1c <xescape_full@plt>:
    1a1c:	add	ip, pc, #0, 12
    1a20:	add	ip, ip, #94208	; 0x17000
    1a24:	ldr	pc, [ip, #1016]!	; 0x3f8

00001a28 <free@plt>:
    1a28:			; <UNDEFINED> instruction: 0xe7fd4778
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #94208	; 0x17000
    1a34:	ldr	pc, [ip, #1004]!	; 0x3ec

00001a38 <fstab_node_to_udev_node@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #94208	; 0x17000
    1a40:	ldr	pc, [ip, #996]!	; 0x3e4

00001a44 <sd_device_get_sysname@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #94208	; 0x17000
    1a4c:	ldr	pc, [ip, #988]!	; 0x3dc

00001a50 <is_device_path@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #94208	; 0x17000
    1a58:	ldr	pc, [ip, #980]!	; 0x3d4

00001a5c <log_open@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #94208	; 0x17000
    1a64:	ldr	pc, [ip, #972]!	; 0x3cc

00001a68 <__xstat64@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #94208	; 0x17000
    1a70:	ldr	pc, [ip, #964]!	; 0x3c4

00001a74 <log_show_color@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #94208	; 0x17000
    1a7c:	ldr	pc, [ip, #956]!	; 0x3bc

00001a80 <log_assert_failed_unreachable_realm@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #94208	; 0x17000
    1a88:	ldr	pc, [ip, #948]!	; 0x3b4

00001a8c <bus_append_unit_property_assignment_many@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #94208	; 0x17000
    1a94:	ldr	pc, [ip, #940]!	; 0x3ac

00001a98 <sd_device_enumerator_new@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #94208	; 0x17000
    1aa0:	ldr	pc, [ip, #932]!	; 0x3a4

00001aa4 <table_add_cell_full@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #94208	; 0x17000
    1aac:	ldr	pc, [ip, #924]!	; 0x39c

00001ab0 <path_join_internal@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #94208	; 0x17000
    1ab8:	ldr	pc, [ip, #916]!	; 0x394

00001abc <sd_device_unref@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #94208	; 0x17000
    1ac4:	ldr	pc, [ip, #908]!	; 0x38c

00001ac8 <closedir@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #94208	; 0x17000
    1ad0:	ldr	pc, [ip, #900]!	; 0x384

00001ad4 <polkit_agent_open_if_enabled@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #94208	; 0x17000
    1adc:	ldr	pc, [ip, #892]!	; 0x37c

00001ae0 <strcmp_ptr@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #94208	; 0x17000
    1ae8:	ldr	pc, [ip, #884]!	; 0x374

00001aec <fsck_exists@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #94208	; 0x17000
    1af4:	ldr	pc, [ip, #876]!	; 0x36c

00001af8 <ask_password_agent_close@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #94208	; 0x17000
    1b00:	ldr	pc, [ip, #868]!	; 0x364

00001b04 <polkit_agent_close@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #94208	; 0x17000
    1b0c:	ldr	pc, [ip, #860]!	; 0x35c

00001b10 <mac_selinux_finish@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #94208	; 0x17000
    1b18:	ldr	pc, [ip, #852]!	; 0x354

00001b1c <fstype_is_api_vfs@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #94208	; 0x17000
    1b24:	ldr	pc, [ip, #844]!	; 0x34c

00001b28 <bus_wait_for_jobs_one@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #94208	; 0x17000
    1b30:	ldr	pc, [ip, #836]!	; 0x344

00001b34 <mnt_table_next_fs@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #94208	; 0x17000
    1b3c:	ldr	pc, [ip, #828]!	; 0x33c

00001b40 <sd_notifyf@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #94208	; 0x17000
    1b48:	ldr	pc, [ip, #820]!	; 0x334

00001b4c <sd_bus_message_set_allow_interactive_authorization@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #94208	; 0x17000
    1b54:	ldr	pc, [ip, #812]!	; 0x32c

00001b58 <get_user_creds@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #94208	; 0x17000
    1b60:	ldr	pc, [ip, #804]!	; 0x324

00001b64 <sd_device_get_parent@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #94208	; 0x17000
    1b6c:	ldr	pc, [ip, #796]!	; 0x31c

00001b70 <readdir64@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #94208	; 0x17000
    1b78:	ldr	pc, [ip, #788]!	; 0x314

00001b7c <sd_device_enumerator_add_match_subsystem@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #94208	; 0x17000
    1b84:	ldr	pc, [ip, #780]!	; 0x30c

00001b88 <opendir@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #94208	; 0x17000
    1b90:	ldr	pc, [ip, #772]!	; 0x304

00001b94 <path_equal@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #94208	; 0x17000
    1b9c:	ldr	pc, [ip, #764]!	; 0x2fc

00001ba0 <log_get_max_level_realm@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #94208	; 0x17000
    1ba8:	ldr	pc, [ip, #756]!	; 0x2f4

00001bac <sd_device_enumerator_get_device_next@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #94208	; 0x17000
    1bb4:	ldr	pc, [ip, #748]!	; 0x2ec

00001bb8 <sd_device_enumerator_add_match_property@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #94208	; 0x17000
    1bc0:	ldr	pc, [ip, #740]!	; 0x2e4

00001bc4 <table_set_header@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #94208	; 0x17000
    1bcc:	ldr	pc, [ip, #732]!	; 0x2dc

00001bd0 <bus_wait_for_jobs_free@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #94208	; 0x17000
    1bd8:	ldr	pc, [ip, #724]!	; 0x2d4

00001bdc <path_simplify@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #94208	; 0x17000
    1be4:	ldr	pc, [ip, #716]!	; 0x2cc

00001be8 <greedy_realloc0@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #94208	; 0x17000
    1bf0:	ldr	pc, [ip, #708]!	; 0x2c4

00001bf4 <abort@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #94208	; 0x17000
    1bfc:	ldr	pc, [ip, #700]!	; 0x2bc

00001c00 <sd_device_get_subsystem@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #94208	; 0x17000
    1c08:	ldr	pc, [ip, #692]!	; 0x2b4

00001c0c <files_same@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #94208	; 0x17000
    1c14:	ldr	pc, [ip, #684]!	; 0x2ac

00001c18 <sd_bus_error_free@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #94208	; 0x17000
    1c20:	ldr	pc, [ip, #676]!	; 0x2a4

00001c24 <sd_bus_flush_close_unref@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #94208	; 0x17000
    1c2c:	ldr	pc, [ip, #668]!	; 0x29c

00001c30 <table_new_internal@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #94208	; 0x17000
    1c38:	ldr	pc, [ip, #660]!	; 0x294

00001c3c <mnt_fs_get_source@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #94208	; 0x17000
    1c44:	ldr	pc, [ip, #652]!	; 0x28c

00001c48 <table_set_sort@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #94208	; 0x17000
    1c50:	ldr	pc, [ip, #644]!	; 0x284

00001c54 <bus_wait_for_jobs_new@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #94208	; 0x17000
    1c5c:	ldr	pc, [ip, #636]!	; 0x27c

00001c60 <mnt_free_table@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #94208	; 0x17000
    1c68:	ldr	pc, [ip, #628]!	; 0x274

00001c6c <sd_bus_message_new_method_call@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #94208	; 0x17000
    1c74:	ldr	pc, [ip, #620]!	; 0x26c

00001c78 <__stack_chk_fail@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #94208	; 0x17000
    1c80:	ldr	pc, [ip, #612]!	; 0x264

00001c84 <terminal_urlify_man@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #94208	; 0x17000
    1c8c:	ldr	pc, [ip, #604]!	; 0x25c

00001c90 <mnt_table_parse_mtab@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #94208	; 0x17000
    1c98:	ldr	pc, [ip, #596]!	; 0x254

00001c9c <mnt_fs_get_target@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #94208	; 0x17000
    1ca4:	ldr	pc, [ip, #588]!	; 0x24c

00001ca8 <parse_sec@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #94208	; 0x17000
    1cb0:	ldr	pc, [ip, #580]!	; 0x244

00001cb4 <unit_name_from_path@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #94208	; 0x17000
    1cbc:	ldr	pc, [ip, #572]!	; 0x23c

00001cc0 <sd_device_get_devname@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #94208	; 0x17000
    1cc8:	ldr	pc, [ip, #564]!	; 0x234

00001ccc <strstr@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #94208	; 0x17000
    1cd4:	ldr	pc, [ip, #556]!	; 0x22c

00001cd8 <bus_connect_transport_systemd@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #94208	; 0x17000
    1ce0:	ldr	pc, [ip, #548]!	; 0x224

00001ce4 <parse_boolean@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #94208	; 0x17000
    1cec:	ldr	pc, [ip, #540]!	; 0x21c

00001cf0 <mnt_free_iter@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #94208	; 0x17000
    1cf8:	ldr	pc, [ip, #532]!	; 0x214

00001cfc <dirent_ensure_type@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #94208	; 0x17000
    1d04:	ldr	pc, [ip, #524]!	; 0x20c

00001d08 <fstype_is_network@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #94208	; 0x17000
    1d10:	ldr	pc, [ip, #516]!	; 0x204

00001d14 <sd_bus_message_open_container@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #94208	; 0x17000
    1d1c:	ldr	pc, [ip, #508]!	; 0x1fc

00001d20 <__asprintf_chk@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #94208	; 0x17000
    1d28:	ldr	pc, [ip, #500]!	; 0x1f4

00001d2c <unit_name_from_path_instance@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #94208	; 0x17000
    1d34:	ldr	pc, [ip, #492]!	; 0x1ec

00001d38 <basename@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #94208	; 0x17000
    1d40:	ldr	pc, [ip, #484]!	; 0x1e4

00001d44 <table_unref@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #94208	; 0x17000
    1d4c:	ldr	pc, [ip, #476]!	; 0x1dc

00001d50 <getopt_long@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #94208	; 0x17000
    1d58:	ldr	pc, [ip, #468]!	; 0x1d4

00001d5c <sd_bus_message_unref@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #94208	; 0x17000
    1d64:	ldr	pc, [ip, #460]!	; 0x1cc

00001d68 <pager_close@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #94208	; 0x17000
    1d70:	ldr	pc, [ip, #452]!	; 0x1c4

00001d74 <sd_device_get_sysattr_value@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #94208	; 0x17000
    1d7c:	ldr	pc, [ip, #444]!	; 0x1bc

00001d80 <table_set_width@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #94208	; 0x17000
    1d88:	ldr	pc, [ip, #436]!	; 0x1b4

00001d8c <sd_bus_message_close_container@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #94208	; 0x17000
    1d94:	ldr	pc, [ip, #428]!	; 0x1ac

00001d98 <table_print@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #94208	; 0x17000
    1da0:	ldr	pc, [ip, #420]!	; 0x1a4

00001da4 <sd_bus_message_read@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #94208	; 0x17000
    1dac:	ldr	pc, [ip, #412]!	; 0x19c

00001db0 <fstype_can_uid_gid@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #94208	; 0x17000
    1db8:	ldr	pc, [ip, #404]!	; 0x194

00001dbc <strjoin_real@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #94208	; 0x17000
    1dc4:	ldr	pc, [ip, #396]!	; 0x18c

00001dc8 <filename_is_valid@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #94208	; 0x17000
    1dd0:	ldr	pc, [ip, #388]!	; 0x184

00001dd4 <chase_symlinks@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #94208	; 0x17000
    1ddc:	ldr	pc, [ip, #380]!	; 0x17c

00001de0 <strv_extend@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #94208	; 0x17000
    1de8:	ldr	pc, [ip, #372]!	; 0x174

00001dec <log_object_internal@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #94208	; 0x17000
    1df4:	ldr	pc, [ip, #364]!	; 0x16c

00001df8 <mnt_new_table@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #94208	; 0x17000
    1e00:	ldr	pc, [ip, #356]!	; 0x164

00001e04 <bus_error_message@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #94208	; 0x17000
    1e0c:	ldr	pc, [ip, #348]!	; 0x15c

00001e10 <strcmp@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #94208	; 0x17000
    1e18:	ldr	pc, [ip, #340]!	; 0x154

00001e1c <mnt_new_iter@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #94208	; 0x17000
    1e24:	ldr	pc, [ip, #332]!	; 0x14c

00001e28 <log_parse_environment_realm@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #94208	; 0x17000
    1e30:	ldr	pc, [ip, #324]!	; 0x144

00001e34 <__errno_location@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #94208	; 0x17000
    1e3c:	ldr	pc, [ip, #316]!	; 0x13c

00001e40 <sd_device_get_property_value@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #94208	; 0x17000
    1e48:	ldr	pc, [ip, #308]!	; 0x134

00001e4c <sd_bus_call@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #94208	; 0x17000
    1e54:	ldr	pc, [ip, #300]!	; 0x12c

00001e58 <log_assert_failed_realm@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #94208	; 0x17000
    1e60:	ldr	pc, [ip, #292]!	; 0x124

00001e64 <log_internal_realm@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #94208	; 0x17000
    1e6c:	ldr	pc, [ip, #284]!	; 0x11c

00001e70 <strv_free@plt>:
    1e70:			; <UNDEFINED> instruction: 0xe7fd4778
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #94208	; 0x17000
    1e7c:	ldr	pc, [ip, #272]!	; 0x110

00001e80 <pager_open@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #94208	; 0x17000
    1e88:	ldr	pc, [ip, #264]!	; 0x108

00001e8c <__libc_start_main@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #94208	; 0x17000
    1e94:	ldr	pc, [ip, #256]!	; 0x100

00001e98 <sd_device_enumerator_unref@plt>:
    1e98:	add	ip, pc, #0, 12
    1e9c:	add	ip, ip, #94208	; 0x17000
    1ea0:	ldr	pc, [ip, #248]!	; 0xf8

00001ea4 <colors_enabled@plt>:
    1ea4:	add	ip, pc, #0, 12
    1ea8:	add	ip, ip, #94208	; 0x17000
    1eac:	ldr	pc, [ip, #240]!	; 0xf0

00001eb0 <__gmon_start__@plt>:
    1eb0:	add	ip, pc, #0, 12
    1eb4:	add	ip, ip, #94208	; 0x17000
    1eb8:	ldr	pc, [ip, #232]!	; 0xe8

00001ebc <sd_bus_message_append@plt>:
    1ebc:	add	ip, pc, #0, 12
    1ec0:	add	ip, ip, #94208	; 0x17000
    1ec4:	ldr	pc, [ip, #224]!	; 0xe0

00001ec8 <hidden_or_backup_file@plt>:
    1ec8:	add	ip, pc, #0, 12
    1ecc:	add	ip, ip, #94208	; 0x17000
    1ed0:	ldr	pc, [ip, #216]!	; 0xd8

00001ed4 <read_one_line_file@plt>:
    1ed4:	add	ip, pc, #0, 12
    1ed8:	add	ip, ip, #94208	; 0x17000
    1edc:	ldr	pc, [ip, #208]!	; 0xd0

00001ee0 <__cxa_finalize@plt>:
    1ee0:	add	ip, pc, #0, 12
    1ee4:	add	ip, ip, #94208	; 0x17000
    1ee8:	ldr	pc, [ip, #200]!	; 0xc8

00001eec <strdup@plt>:
    1eec:	add	ip, pc, #0, 12
    1ef0:	add	ip, ip, #94208	; 0x17000
    1ef4:	ldr	pc, [ip, #192]!	; 0xc0

00001ef8 <__printf_chk@plt>:
    1ef8:	add	ip, pc, #0, 12
    1efc:	add	ip, ip, #94208	; 0x17000
    1f00:	ldr	pc, [ip, #184]!	; 0xb8

00001f04 <sd_device_new_from_devnum@plt>:
    1f04:	add	ip, pc, #0, 12
    1f08:	add	ip, ip, #94208	; 0x17000
    1f0c:	ldr	pc, [ip, #176]!	; 0xb0

00001f10 <log_oom_internal@plt>:
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #94208	; 0x17000
    1f18:	ldr	pc, [ip, #168]!	; 0xa8

Disassembly of section .text:

00001f1c <.text>:
    1f1c:	svcmi	0x00f0e92d
    1f20:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    1f24:			; <UNDEFINED> instruction: 0xf04f8b02
    1f28:			; <UNDEFINED> instruction: 0xf8df0900
    1f2c:	andcs	r2, r1, r0, lsl sp
    1f30:	stccc	8, cr15, [ip, #-892]	; 0xfffffc84
    1f34:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
    1f38:	stcvs	8, cr15, [r8, #-892]	; 0xfffffc84
    1f3c:	ldmpl	r3, {r0, r1, r3, r6, r7, ip, sp, pc}^
    1f40:			; <UNDEFINED> instruction: 0xf8df447e
    1f44:	ldmdavs	fp, {r2, r8, sl, fp, sp}
    1f48:			; <UNDEFINED> instruction: 0xf04f9349
    1f4c:			; <UNDEFINED> instruction: 0xf8df0300
    1f50:	ldmpl	r2!, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}
    1f54:	ldmpl	r3!, {r0, r1, r2, r4, sp, lr}^
    1f58:	eorsls	pc, r8, sp, asr #17
    1f5c:			; <UNDEFINED> instruction: 0xf7ff6019
    1f60:	strbmi	lr, [r8], -sl, lsl #27
    1f64:	svc	0x0060f7ff
    1f68:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1f6c:	ldrtmi	r4, [r8], -r9, lsr #12
    1f70:	stc2	0, cr15, [lr], {3}
    1f74:	vcge.f32	d17, d0, d4
    1f78:			; <UNDEFINED> instruction: 0xf8df8188
    1f7c:	ldrbtmi	r4, [ip], #-3284	; 0xfffff32c
    1f80:	blcs	11c914 <log_oom_internal@plt+0x11aa04>
    1f84:	adcshi	pc, sl, #0
    1f88:	mlacs	sp, r4, r8, pc	; <UNPREDICTABLE>
    1f8c:	blvs	86cbcc <log_oom_internal@plt+0x86acbc>
    1f90:			; <UNDEFINED> instruction: 0xf7ff6920
    1f94:			; <UNDEFINED> instruction: 0xf1b0eea2
    1f98:	vmlal.s8	q8, d0, d0
    1f9c:	bvs	18e2798 <log_oom_internal@plt+0x18e0888>
    1fa0:			; <UNDEFINED> instruction: 0xf0002b03
    1fa4:	stmiavs	r0!, {r0, r4, r6, r7, sl, pc}
    1fa8:			; <UNDEFINED> instruction: 0xf0002800
    1fac:			; <UNDEFINED> instruction: 0xf7ff81a1
    1fb0:	stmdacs	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    1fb4:	orrshi	pc, ip, r0
    1fb8:	ldcpl	8, cr15, [r8], {223}	; 0xdf
    1fbc:			; <UNDEFINED> instruction: 0xf895447d
    1fc0:	blcs	e098 <log_oom_internal@plt+0xc188>
    1fc4:	movwhi	pc, #36928	; 0x9040	; <UNPREDICTABLE>
    1fc8:	stcvc	8, cr15, [ip], {223}	; 0xdf
    1fcc:	blvs	fff131d0 <log_oom_internal@plt+0xfff112c0>
    1fd0:			; <UNDEFINED> instruction: 0xf0012c00
    1fd4:			; <UNDEFINED> instruction: 0xf8df836c
    1fd8:	strtmi	r1, [r0], -r4, lsl #25
    1fdc:			; <UNDEFINED> instruction: 0xf7ff4479
    1fe0:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1fe4:	tsthi	r6, r1, asr #32	; <UNPREDICTABLE>
    1fe8:			; <UNDEFINED> instruction: 0xf7ff4620
    1fec:	strmi	lr, [r5], -r6, lsl #26
    1ff0:			; <UNDEFINED> instruction: 0xf0012800
    1ff4:	popvs	{r0, r2, r3, r7, pc}
    1ff8:	stclne	8, cr15, [r4], #-892	; 0xfffffc84
    1ffc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2000:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    2004:	stmdacs	r0, {r2, r9, sl, lr}
    2008:	orrshi	pc, fp, #0
    200c:	mrrcpl	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    2010:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    2014:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    2018:	ldrtmi	r6, [r8], -pc, ror #16
    201c:	stcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    2020:	stmdacs	r0, {r2, r9, sl, lr}
    2024:	orrhi	pc, r8, #0
    2028:	mcrrpl	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    202c:	stmibvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    2030:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    2034:			; <UNDEFINED> instruction: 0xf0402800
    2038:			; <UNDEFINED> instruction: 0xf8df817b
    203c:	andcs	r3, r0, #52, 24	; 0x3400
    2040:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    2044:	stccc	8, cr15, [ip], #-892	; 0xfffffc84
    2048:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    204c:			; <UNDEFINED> instruction: 0xf8dfb19c
    2050:	strtmi	r1, [r0], -r8, lsr #24
    2054:			; <UNDEFINED> instruction: 0xf7ff4479
    2058:	ldrdlt	lr, [r0, #-236]!	; 0xffffff14
    205c:	ldccc	8, cr15, [ip], {223}	; 0xdf
    2060:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2064:	andle	r3, r6, r1, lsl #6
    2068:			; <UNDEFINED> instruction: 0xf7ff4620
    206c:	strmi	lr, [r4], -r2, lsr #29
    2070:			; <UNDEFINED> instruction: 0xf0012800
    2074:			; <UNDEFINED> instruction: 0xf8df8411
    2078:	ldrbtmi	r3, [fp], #-3080	; 0xfffff3f8
    207c:	bcs	5c9ec <log_oom_internal@plt+0x5aadc>
    2080:	orrshi	pc, r5, r0, lsl #4
    2084:	movwcs	r7, #2845	; 0xb1d
    2088:	stmib	sp, {r1, r2, r3, r8, r9, sl, fp, ip, pc}^
    208c:	stmib	sp, {r4, r8, r9, ip, sp}^
    2090:	teqls	r0, #-1207959552	; 0xb8000000
    2094:	tstcc	r2, #3358720	; 0x334000
    2098:	ldmdbge	r2, {r0, r2, r4, r5, r8, fp, ip, sp, pc}
    209c:			; <UNDEFINED> instruction: 0xf7ff4638
    20a0:	mcrne	13, 0, lr, cr4, cr10, {6}
    20a4:	strbhi	pc, [r9, #-704]!	; 0xfffffd40	; <UNPREDICTABLE>
    20a8:	blhi	ff64042c <log_oom_internal@plt+0xff63e51c>
    20ac:			; <UNDEFINED> instruction: 0xf8dfaa13
    20b0:	ldrbtmi	r1, [r8], #3032	; 0xbd8
    20b4:			; <UNDEFINED> instruction: 0xf8d84479
    20b8:			; <UNDEFINED> instruction: 0xf7ff003c
    20bc:	mcrne	13, 0, lr, cr4, cr12, {7}
    20c0:	sbchi	pc, r7, r0, asr #5
    20c4:	blmi	ff140448 <log_oom_internal@plt+0xff13e538>
    20c8:			; <UNDEFINED> instruction: 0xf8dfa910
    20cc:	ldrtmi	r2, [r8], -r4, asr #23
    20d0:			; <UNDEFINED> instruction: 0xf8df447c
    20d4:	ldrbtmi	r3, [sl], #-3008	; 0xfffff440
    20d8:	strcs	lr, [r0], #-2509	; 0xfffff633
    20dc:	blcs	fee40460 <log_oom_internal@plt+0xfee3e550>
    20e0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    20e4:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    20e8:	vmull.p8	<illegal reg q8.5>, d0, d4
    20ec:			; <UNDEFINED> instruction: 0xf8df83a6
    20f0:	ldmdals	r0, {r2, r3, r5, r7, r8, r9, fp, ip, lr}
    20f4:	stmdavc	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}
    20f8:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    20fc:	vmull.p8	<illegal reg q8.5>, d0, d4
    2100:			; <UNDEFINED> instruction: 0xf8df8585
    2104:			; <UNDEFINED> instruction: 0xf8df3b9c
    2108:	bls	4c8f80 <log_oom_internal@plt+0x4c7070>
    210c:	ldmdals	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    2110:			; <UNDEFINED> instruction: 0xf7ff4479
    2114:	mcrne	14, 0, lr, cr4, cr4, {6}
    2118:	strbthi	pc, [ip], r0, asr #5	; <UNPREDICTABLE>
    211c:	blcs	fe2404a0 <log_oom_internal@plt+0xfe23e590>
    2120:	ldmdals	r0, {r0, r5, r6, r8, sp}
    2124:			; <UNDEFINED> instruction: 0xf7ff447a
    2128:	mcrne	13, 0, lr, cr4, cr6, {7}
    212c:	ldrhi	pc, [r3, r0, asr #5]!
    2130:			; <UNDEFINED> instruction: 0xf0039810
    2134:			; <UNDEFINED> instruction: 0x1e04f9f1
    2138:	subshi	pc, r8, r1, asr #5
    213c:			; <UNDEFINED> instruction: 0xf7ff9810
    2140:	cdpne	14, 0, cr14, cr4, cr6, {1}
    2144:	andshi	pc, r5, #268435468	; 0x1000000c
    2148:	blne	18404cc <log_oom_internal@plt+0x183e5bc>
    214c:	ldmdals	r0, {r9, sp}
    2150:			; <UNDEFINED> instruction: 0xf7ff4479
    2154:	mcrne	14, 0, lr, cr4, cr4, {5}
    2158:	rsbshi	pc, sl, #268435468	; 0x1000000c
    215c:	stcge	8, cr7, [lr, #-164]!	; 0xffffff5c
    2160:			; <UNDEFINED> instruction: 0x0010f8d8
    2164:	ldc	7, cr15, [r6], #1020	; 0x3fc
    2168:	blge	4685b0 <log_oom_internal@plt+0x4666a0>
    216c:	movwls	r4, #5688	; 0x1638
    2170:	movwcs	r2, #512	; 0x200
    2174:			; <UNDEFINED> instruction: 0xf7ff9500
    2178:	cdpne	14, 0, cr14, cr1, cr10, {3}
    217c:	cmnhi	pc, #268435468	; 0x1000000c	; <UNPREDICTABLE>
    2180:	orrslt	r9, fp, r2, lsl fp
    2184:	blne	a40508 <log_oom_internal@plt+0xa3e5f8>
    2188:	ldmdals	r1, {r2, r4, r9, fp, sp, pc}
    218c:			; <UNDEFINED> instruction: 0xf7ff4479
    2190:	cdpne	14, 0, cr14, cr4, cr10, {0}
    2194:	strhi	pc, [r1], #705	; 0x2c1
    2198:	blcc	64051c <log_oom_internal@plt+0x63e60c>
    219c:	ldrbtmi	r9, [fp], #-2324	; 0xfffff6ec
    21a0:	ldcvc	8, cr9, [sl, #-72]	; 0xffffffb8
    21a4:	stcl	7, cr15, [r0], {255}	; 0xff
    21a8:	blle	17099c0 <log_oom_internal@plt+0x1707ab0>
    21ac:	blcc	240530 <log_oom_internal@plt+0x23e620>
    21b0:	cfldrsvc	mvf4, [ip, #-492]	; 0xfffffe14
    21b4:			; <UNDEFINED> instruction: 0xf0412c00
    21b8:	strtmi	r8, [r0], -sl, asr #7
    21bc:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    21c0:	ldclle	8, cr2, [r0, #-20]	; 0xffffffec
    21c4:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    21c8:			; <UNDEFINED> instruction: 0xf0412800
    21cc:			; <UNDEFINED> instruction: 0xf8df8422
    21d0:	ldrbtmi	r7, [pc], #-2796	; 21d8 <log_oom_internal@plt+0x2c8>
    21d4:	ldrdls	pc, [ip], #-141	; 0xffffff73
    21d8:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    21dc:			; <UNDEFINED> instruction: 0xf0412800
    21e0:			; <UNDEFINED> instruction: 0xf8df8422
    21e4:	ldrbtmi	r4, [ip], #-2780	; 0xfffff524
    21e8:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    21ec:			; <UNDEFINED> instruction: 0xf0412800
    21f0:			; <UNDEFINED> instruction: 0xf8df8415
    21f4:	ldrbtmi	r8, [r8], #2768	; 0xad0
    21f8:	bcc	ff34057c <log_oom_internal@plt+0xff33e66c>
    21fc:			; <UNDEFINED> instruction: 0xf8d3447b
    2200:			; <UNDEFINED> instruction: 0xf7ffa03c
    2204:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
    2208:	ldrhi	pc, [r2], #-65	; 0xffffffbf
    220c:	bcc	fef40590 <log_oom_internal@plt+0xfef3e680>
    2210:	smlsdxls	r2, fp, r4, r4
    2214:			; <UNDEFINED> instruction: 0xf8df2100
    2218:			; <UNDEFINED> instruction: 0x20067ab8
    221c:	bcs	fed405a0 <log_oom_internal@plt+0xfed3e690>
    2220:			; <UNDEFINED> instruction: 0xf8df447f
    2224:	ldrbtmi	ip, [sl], #-2740	; 0xfffff54c
    2228:	ldrbtmi	r9, [ip], #775	; 0x307
    222c:	andvc	pc, sl, #8388608	; 0x800000
    2230:	vshl.s8	d25, d4, d0
    2234:	stmib	sp, {r1, r5, r6, r8, r9, sp}^
    2238:	ldrtmi	r2, [sl], -r0, lsl #24
    223c:	andsge	pc, r8, sp, asr #17
    2240:			; <UNDEFINED> instruction: 0xf8cd3203
    2244:			; <UNDEFINED> instruction: 0x460c8014
    2248:	andls	pc, ip, sp, asr #17
    224c:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2250:	andcs	lr, r0, r9
    2254:	stc	7, cr15, [r4], #1020	; 0x3fc
    2258:	vsub.i8	d2, d0, d2
    225c:	rsbmi	r8, r4, #1811939329	; 0x6c000001
    2260:	rsclt	sl, r4, #2944	; 0xb80
    2264:	ldmdals	r3, {r2, r5, r6, r9, lr}
    2268:	bl	ff84026c <log_oom_internal@plt+0xff83e35c>
    226c:	tstlt	r8, r2, lsl r8
    2270:	stc	7, cr15, [lr], #1020	; 0x3fc
    2274:			; <UNDEFINED> instruction: 0xf7ff4628
    2278:	ldmdals	r1, {r4, r6, r7, sl, fp, sp, lr, pc}
    227c:			; <UNDEFINED> instruction: 0xf7ffb108
    2280:	ldmdals	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    2284:			; <UNDEFINED> instruction: 0xf7ffb108
    2288:	stmdals	lr, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    228c:			; <UNDEFINED> instruction: 0xf7ffb108
    2290:	stccs	12, cr14, [r0], {202}	; 0xca
    2294:			; <UNDEFINED> instruction: 0xf7ffdb44
    2298:			; <UNDEFINED> instruction: 0xf7ffec30
    229c:			; <UNDEFINED> instruction: 0xf7ffec34
    22a0:			; <UNDEFINED> instruction: 0xf7ffed64
    22a4:			; <UNDEFINED> instruction: 0xf8dfec36
    22a8:	ldmpl	r5!, {r2, r4, r5, r9, fp, ip, sp}^
    22ac:			; <UNDEFINED> instruction: 0xf8dfb16d
    22b0:	strcc	r3, [r3, #-2608]	; 0xfffff5d0
    22b4:	streq	pc, [r3, #-37]	; 0xffffffdb
    22b8:	adcsmi	r5, r5, #16121856	; 0xf60000
    22bc:	ldmib	r5, {r0, r2, r9, ip, lr, pc}^
    22c0:	strcc	r0, [r8, #-768]	; 0xfffffd00
    22c4:	adcsmi	r4, r5, #152, 14	; 0x2600000
    22c8:			; <UNDEFINED> instruction: 0xf8dfd3f9
    22cc:	svceq	0x00e02a18
    22d0:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22d8:	blls	125c348 <log_oom_internal@plt+0x125a438>
    22dc:			; <UNDEFINED> instruction: 0xf04f405a
    22e0:			; <UNDEFINED> instruction: 0xf0410300
    22e4:	sublt	r8, fp, lr, lsr #4
    22e8:	blhi	bd5e4 <log_oom_internal@plt+0xbb6d4>
    22ec:	svchi	0x00f0e8bd
    22f0:	ldmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    22f4:	ldmibvs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    22f8:			; <UNDEFINED> instruction: 0xf7ff4628
    22fc:			; <UNDEFINED> instruction: 0x4604eb7e
    2300:			; <UNDEFINED> instruction: 0xf47f2800
    2304:			; <UNDEFINED> instruction: 0xf7ffae59
    2308:	stmdacs	r2, {r2, r3, r6, sl, fp, sp, lr, pc}
    230c:	adchi	pc, r5, #67108864	; 0x4000000
    2310:	stmdacs	r0, {r1, r2, r3, fp, ip, pc}
    2314:	ldrhi	pc, [fp, -r0]
    2318:	ldreq	pc, [r5], #-111	; 0xffffff91
    231c:	stc	7, cr15, [r2], {255}	; 0xff
    2320:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2324:	andcs	r4, r0, r2, ror #4
    2328:			; <UNDEFINED> instruction: 0xf7ff4479
    232c:	ldr	lr, [r2, sl, lsl #24]!
    2330:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2334:	ldrbtmi	r6, [fp], #-2220	; 0xfffff754
    2338:	blcs	213ac <log_oom_internal@plt+0x1f49c>
    233c:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    2340:			; <UNDEFINED> instruction: 0xf43f2c00
    2344:	stmdbvs	pc!, {r3, r4, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    2348:			; <UNDEFINED> instruction: 0xf47f2f00
    234c:	strtmi	sl, [r0], -r0, lsl #29
    2350:	bl	ff340354 <log_oom_internal@plt+0xff33e444>
    2354:	vmull.p8	<illegal reg q8.5>, d0, d4
    2358:			; <UNDEFINED> instruction: 0xf47f8590
    235c:			; <UNDEFINED> instruction: 0xf7ffae73
    2360:	stmdacs	r6, {r5, sl, fp, sp, lr, pc}
    2364:	mcrge	7, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    2368:			; <UNDEFINED> instruction: 0xf8df4621
    236c:	stmiavs	r8!, {r3, r7, r8, fp, lr}
    2370:	mvnspl	pc, #64, 4
    2374:	strls	r4, [r1], #-1148	; 0xfffffb84
    2378:	ldmdbmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    237c:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2380:	andls	r4, r2, ip, ror r4
    2384:	andcs	r4, r7, sl, ror r4
    2388:	sbcvc	pc, r2, #8388608	; 0x800000
    238c:	strtmi	r9, [r2], -r0, lsl #4
    2390:			; <UNDEFINED> instruction: 0xf7ff3203
    2394:	ldrb	lr, [r0], -r8, ror #26
    2398:			; <UNDEFINED> instruction: 0xf7ff4648
    239c:	stmdacs	r2, {r1, sl, fp, sp, lr, pc}
    23a0:	mvnshi	pc, r0, lsl #6
    23a4:	streq	pc, [r0], #-456	; 0xfffffe38
    23a8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    23ac:	bcs	bc168 <log_oom_internal@plt+0xba258>
    23b0:	strbhi	pc, [r4], r1, asr #32	; <UNPREDICTABLE>
    23b4:	movwcs	r7, #2845	; 0xb1d
    23b8:	stmib	sp, {r1, r2, r3, r8, r9, sl, fp, ip, pc}^
    23bc:	stmib	sp, {r0, r1, r2, r3, r8, r9, ip, sp}^
    23c0:	teqls	r0, #-1207959552	; 0xb8000000
    23c4:	tstcc	r1, #3358720	; 0x334000
    23c8:	ldmdblt	r5!, {r0, r1, r4, r8, r9, ip, pc}
    23cc:			; <UNDEFINED> instruction: 0x4638a911
    23d0:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    23d4:	vmull.p8	<illegal reg q8.5>, d0, d4
    23d8:			; <UNDEFINED> instruction: 0xf8df83c0
    23dc:	bge	498874 <log_oom_internal@plt+0x496964>
    23e0:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23e4:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    23e8:			; <UNDEFINED> instruction: 0xf7ff6be8
    23ec:	cdpne	12, 0, cr14, cr4, cr4, {3}
    23f0:			; <UNDEFINED> instruction: 0x81acf2c0
    23f4:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    23f8:	blvs	ffa2cc4c <log_oom_internal@plt+0xffa2ad3c>
    23fc:			; <UNDEFINED> instruction: 0xf7ff4479
    2400:	mcrne	12, 0, lr, cr4, cr10, {2}
    2404:	eorshi	pc, r7, #192, 4
    2408:	stmdbmi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    240c:			; <UNDEFINED> instruction: 0xf8dfa90f
    2410:	ldrtmi	r2, [r8], -r0, lsl #18
    2414:			; <UNDEFINED> instruction: 0xf8df447c
    2418:	ldrbtmi	r3, [sl], #-2300	; 0xfffff704
    241c:	strcs	lr, [r0], #-2509	; 0xfffff633
    2420:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2424:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2428:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    242c:	vmull.p8	<illegal reg q8.5>, d0, d4
    2430:			; <UNDEFINED> instruction: 0xf8df83dd
    2434:	stmdals	pc, {r3, r5, r6, r7, fp, pc}	; <UNPREDICTABLE>
    2438:			; <UNDEFINED> instruction: 0xf89844f8
    243c:			; <UNDEFINED> instruction: 0xf7ff1000
    2440:	vmlane.f64	d14, d20, d6
    2444:	strbhi	pc, [r2, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    2448:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    244c:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2450:	ldrbtmi	r9, [fp], #-2578	; 0xfffff5ee
    2454:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
    2458:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    245c:	vmull.p8	<illegal reg q8.5>, d0, d4
    2460:			; <UNDEFINED> instruction: 0xf8df8606
    2464:	cmncs	r1, r4, asr #17
    2468:	ldrbtmi	r9, [r9], #2063	; 0x80f
    246c:			; <UNDEFINED> instruction: 0xf7ff464a
    2470:	mcrne	12, 0, lr, cr4, cr2, {2}
    2474:	strhi	pc, [pc, -r0, asr #5]
    2478:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    247c:	svceq	0x0000f1ba
    2480:	cmnhi	r5, r1	; <UNPREDICTABLE>
    2484:	smlatbcs	r6, sl, fp, r6
    2488:			; <UNDEFINED> instruction: 0xf0024650
    248c:	cdpne	15, 0, cr15, cr4, cr3, {5}
    2490:	ldmib	r8, {r1, r2, r4, r8, r9, fp, ip, lr, pc}^
    2494:	mrrcne	3, 0, r2, r9, cr6
    2498:			; <UNDEFINED> instruction: 0xf1b2bf08
    249c:			; <UNDEFINED> instruction: 0xf0003fff
    24a0:	stmib	sp, {r2, r7, r8, r9, sl, pc}^
    24a4:	strbmi	r2, [r9], -r0, lsl #6
    24a8:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24ac:			; <UNDEFINED> instruction: 0xf8df4650
    24b0:	ldrbtmi	r2, [fp], #-2176	; 0xfffff780
    24b4:			; <UNDEFINED> instruction: 0xf7ff447a
    24b8:	cdpne	13, 0, cr14, cr4, cr2, {0}
    24bc:	ldrbhi	pc, [r5, -r0, lsl #5]!	; <UNPREDICTABLE>
    24c0:			; <UNDEFINED> instruction: 0xf7ff2000
    24c4:	stmdacs	r2, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    24c8:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
    24cc:	stmdapl	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24d0:			; <UNDEFINED> instruction: 0xf8df4621
    24d4:	vadd.i8	q9, q0, q10
    24d8:			; <UNDEFINED> instruction: 0xf8df239b
    24dc:	ldrbtmi	r0, [sp], #-2144	; 0xfffff7a0
    24e0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    24e4:	andsvc	pc, r0, #8388608	; 0x800000
    24e8:	strcs	lr, [r0, #-2509]	; 0xfffff633
    24ec:	andcs	r4, r3, r2, lsl #12
    24f0:	sfmge	f3, 4, [lr, #-12]!
    24f4:	ldc	7, cr15, [r6], #1020	; 0x3fc
    24f8:	teq	r1, r4, lsl #12
    24fc:			; <UNDEFINED> instruction: 0xf8cda814
    2500:			; <UNDEFINED> instruction: 0xf7ff9050
    2504:	strbmi	lr, [r8, #-2762]	; 0xfffff536
    2508:	adchi	pc, r6, #192, 4
    250c:	ldmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2510:	ldmdals	r4, {r0, r9, sp}
    2514:			; <UNDEFINED> instruction: 0xf7ff4479
    2518:	vmovne.16	d5[0], lr
    251c:	addhi	pc, r3, #192, 4
    2520:	stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2524:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2528:	ldrbtmi	r9, [sl], #-2068	; 0xfffff7ec
    252c:			; <UNDEFINED> instruction: 0xf7ff4479
    2530:	vmlsne.f64	d14, d5, d4
    2534:	bichi	pc, r7, r0, asr #5
    2538:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    253c:	ldmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2540:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2544:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    2548:	stmdbne	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    254c:			; <UNDEFINED> instruction: 0xf8df447b
    2550:	stmib	sp, {r3, fp, ip}^
    2554:			; <UNDEFINED> instruction: 0xf8df3200
    2558:	ldrbtmi	r0, [r9], #-2052	; 0xfffff7fc
    255c:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2560:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2564:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    2568:			; <UNDEFINED> instruction: 0xf7ff447a
    256c:	strmi	lr, [r0], r2, ror #22
    2570:			; <UNDEFINED> instruction: 0xf0002800
    2574:			; <UNDEFINED> instruction: 0xf8948700
    2578:	blcs	e630 <log_oom_internal@plt+0xc720>
    257c:	strbthi	pc, [r6], #64	; 0x40	; <UNPREDICTABLE>
    2580:	rscscc	pc, pc, #79	; 0x4f
    2584:	strbmi	r2, [r0], -r0, lsl #2
    2588:	bl	17c058c <log_oom_internal@plt+0x17be67c>
    258c:	vmull.p8	<illegal reg q8.5>, d0, d4
    2590:			; <UNDEFINED> instruction: 0xf8df8493
    2594:			; <UNDEFINED> instruction: 0x464037d4
    2598:			; <UNDEFINED> instruction: 0xb7d0f8df
    259c:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    25a0:			; <UNDEFINED> instruction: 0xa7ccf8df
    25a4:	cfldrdvc	mvd4, [r9], {251}	; 0xfb
    25a8:			; <UNDEFINED> instruction: 0xf7ff44fa
    25ac:	ldmdals	r4, {r2, r3, r8, r9, fp, sp, lr, pc}
    25b0:	b	bc05b4 <log_oom_internal@plt+0xbbe6a4>
    25b4:	stccs	6, cr4, [r0], {4}
    25b8:	strbhi	pc, [ip], -r0	; <UNPREDICTABLE>
    25bc:	ldrtmi	r2, [lr], -r0, lsl #14
    25c0:			; <UNDEFINED> instruction: 0x962e1e7b
    25c4:	vqdmulh.s<illegal width 8>	d2, d1, d5
    25c8:	ldm	pc, {r4, r5, r6, r7, r8, sl, pc}^	; <UNPREDICTABLE>
    25cc:	msreq	CPSR_fsx, r3, lsl r0
    25d0:			; <UNDEFINED> instruction: 0x01210129
    25d4:	tsteq	r6, fp, lsl r1
    25d8:	stmibvs	r9!, {r0, r2, r4, r5, r6, r7}
    25dc:	andcs	sl, r3, r4, lsl sl
    25e0:	movwls	r2, #62208	; 0xf300
    25e4:	b	10405e8 <log_oom_internal@plt+0x103e6d8>
    25e8:	vmlal.s8	q9, d0, d0
    25ec:	blls	622f8c <log_oom_internal@plt+0x62107c>
    25f0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    25f4:	svcmi	0x0000f5b3
    25f8:	strthi	pc, [sp], #0
    25fc:	svcmi	0x00c0f5b3
    2600:	strbhi	pc, [r9], r0, asr #32	; <UNPREDICTABLE>
    2604:	tstcs	ip, #3620864	; 0x374000
    2608:	cmncs	r2, pc, lsl #16
    260c:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2610:	vmull.p8	<illegal reg q8.5>, d0, d4
    2614:			; <UNDEFINED> instruction: 0xf8df8143
    2618:	bge	488390 <log_oom_internal@plt+0x486480>
    261c:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
    2620:	stc	7, cr15, [lr], {255}	; 0xff
    2624:	vmlal.s8	q9, d0, d0
    2628:			; <UNDEFINED> instruction: 0xf8df8225
    262c:	ldmdals	r2, {r2, r3, r6, r8, r9, sl, ip}
    2630:			; <UNDEFINED> instruction: 0xf7ff4479
    2634:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2638:	andshi	pc, ip, #64	; 0x40
    263c:			; <UNDEFINED> instruction: 0xf002980f
    2640:	cdpne	8, 0, cr15, cr4, cr1, {2}
    2644:	eorshi	pc, r4, #192, 4
    2648:			; <UNDEFINED> instruction: 0xf001980f
    264c:	cdpne	15, 0, cr15, cr4, cr3, {6}
    2650:	eorhi	pc, lr, #192, 4
    2654:	blcs	1d608 <log_oom_internal@plt+0x1b6f8>
    2658:	strhi	pc, [sp]
    265c:			; <UNDEFINED> instruction: 0x371cf8df
    2660:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2664:			; <UNDEFINED> instruction: 0xf0002b00
    2668:	blls	3e4414 <log_oom_internal@plt+0x3e2504>
    266c:			; <UNDEFINED> instruction: 0xf8dfad2e
    2670:	ldcge	7, cr7, [r3], {16}
    2674:			; <UNDEFINED> instruction: 0x870cf8df
    2678:	tstls	r3, #2130706432	; 0x7f000000
    267c:			; <UNDEFINED> instruction: 0xe01144f8
    2680:			; <UNDEFINED> instruction: 0x46219813
    2684:	b	1bc0688 <log_oom_internal@plt+0x1bbe778>
    2688:	blle	13cc690 <log_oom_internal@plt+0x13ca780>
    268c:			; <UNDEFINED> instruction: 0x46299813
    2690:	b	fedc0694 <log_oom_internal@plt+0xfedbe784>
    2694:	blle	124c69c <log_oom_internal@plt+0x124a78c>
    2698:	strbmi	r9, [r1], -lr, lsr #16
    269c:	bl	fee406a0 <log_oom_internal@plt+0xfee3e790>
    26a0:	cmple	r3, r0, lsl #16
    26a4:			; <UNDEFINED> instruction: 0x462a9813
    26a8:			; <UNDEFINED> instruction: 0xf7ff4639
    26ac:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    26b0:	stmdals	lr!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    26b4:	bl	5c06b8 <log_oom_internal@plt+0x5be7a8>
    26b8:	ldcle	8, cr2, [r7, #-0]
    26bc:			; <UNDEFINED> instruction: 0xf7ff2000
    26c0:	stmdacs	r6, {r4, r5, r6, r9, fp, sp, lr, pc}
    26c4:	andhi	pc, ip, r1, lsl #6
    26c8:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    26cc:	bvs	16d38c0 <log_oom_internal@plt+0x16d19b0>
    26d0:			; <UNDEFINED> instruction: 0xf8dfb9f3
    26d4:	andcs	r3, r2, #184, 12	; 0xb800000
    26d8:	subsvs	r4, sl, #2063597568	; 0x7b000000
    26dc:			; <UNDEFINED> instruction: 0xf7ff2000
    26e0:	stmdacs	r6, {r5, r6, r9, fp, sp, lr, pc}
    26e4:			; <UNDEFINED> instruction: 0xf8dfdd14
    26e8:	vmax.s8	d16, d16, d24
    26ec:			; <UNDEFINED> instruction: 0xf8df43d7
    26f0:	smlatbcs	r0, r4, r6, r2
    26f4:			; <UNDEFINED> instruction: 0xf8df4478
    26f8:	ldrbtmi	r4, [sl], #-1696	; 0xfffff960
    26fc:	andvc	pc, r5, #8388608	; 0x800000
    2700:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    2704:	strmi	r2, [r2], -r0, lsl #8
    2708:	andcc	r2, r3, #7
    270c:	bl	feac0710 <log_oom_internal@plt+0xfeabe800>
    2710:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    2714:	subcs	pc, r0, r4, asr #4
    2718:	vaddw.s8	q9, q0, d0
    271c:	ldrbtmi	r0, [fp], #-15
    2720:	stmib	r3, {r1, r3, r4, r6, fp, sp, lr}^
    2724:	bcs	2b44 <log_oom_internal@plt+0xc34>
    2728:	rsbshi	pc, pc, r1, asr #5
    272c:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, pc}
    2730:	cfstrdge	mvd15, [sl], {63}	; 0x3f
    2734:	adcs	r2, ip, r0, lsl #8
    2738:			; <UNDEFINED> instruction: 0xf7ff4638
    273c:	rsbvs	lr, ip, r8, ror r9
    2740:			; <UNDEFINED> instruction: 0x4628e472
    2744:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2748:	ldrb	r6, [pc], #-188	; 2750 <log_oom_internal@plt+0x840>
    274c:			; <UNDEFINED> instruction: 0xf7ff2000
    2750:	stmdacs	r2, {r3, r5, r9, fp, sp, lr, pc}
    2754:	sbchi	pc, r7, r0, lsl #6
    2758:	sfmge	f4, 4, [lr, #-400]!	; 0xfffffe70
    275c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2760:			; <UNDEFINED> instruction: 0xf7ff9813
    2764:	ldmdals	r2, {r2, r5, r6, r8, fp, sp, lr, pc}
    2768:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    276c:	tstlt	r8, r1, lsl r8
    2770:	b	bc0774 <log_oom_internal@plt+0xbbe864>
    2774:			; <UNDEFINED> instruction: 0xf7ff4628
    2778:	ldmdals	r0, {r4, r6, r9, fp, sp, lr, pc}
    277c:			; <UNDEFINED> instruction: 0xf7ffb108
    2780:	stmdals	pc, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2784:			; <UNDEFINED> instruction: 0xf47f2800
    2788:	ldrb	sl, [lr, #-3454]!	; 0xfffff282
    278c:			; <UNDEFINED> instruction: 0x2610f8df
    2790:			; <UNDEFINED> instruction: 0xf8df4641
    2794:	vmin.s8	d16, d0, d0
    2798:			; <UNDEFINED> instruction: 0xf8df53c7
    279c:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    27a0:			; <UNDEFINED> instruction: 0xf5024478
    27a4:	ldrbtmi	r7, [ip], #-706	; 0xfffffd3e
    27a8:	strcs	lr, [r0], #-2509	; 0xfffff633
    27ac:	andcs	r1, r3, r2, asr #25
    27b0:	bl	16407b4 <log_oom_internal@plt+0x163e8a4>
    27b4:	strb	r4, [r8, #-1540]!	; 0xfffff9fc
    27b8:	ldrbmi	sl, [r9], -lr, lsr #20
    27bc:			; <UNDEFINED> instruction: 0xf7ff4620
    27c0:	andcs	lr, r1, #64, 22	; 0x10000
    27c4:	blcs	29484 <log_oom_internal@plt+0x27574>
    27c8:	adcshi	pc, sl, r0
    27cc:	ldrbcc	pc, [pc, #79]!	; 2823 <log_oom_internal@plt+0x913>	; <UNPREDICTABLE>
    27d0:	strbmi	r2, [r0], -r0, lsl #2
    27d4:	stmib	sp, {r2, r8, sl, ip, pc}^
    27d8:	stmib	sp, {r1, r8, sl, ip, lr}^
    27dc:			; <UNDEFINED> instruction: 0xf7ff5500
    27e0:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
    27e4:	teqhi	sl, #192, 4	; <UNPREDICTABLE>
    27e8:	svccs	0x00073701
    27ec:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    27f0:			; <UNDEFINED> instruction: 0xf7ff9814
    27f4:			; <UNDEFINED> instruction: 0x4604e9dc
    27f8:			; <UNDEFINED> instruction: 0x4620e6dd
    27fc:	stc2l	0, cr15, [r6, #4]
    2800:	ldrb	r9, [lr, lr, lsr #32]
    2804:	ldrbmi	sl, [r1], -lr, lsr #20
    2808:			; <UNDEFINED> instruction: 0xf7ff4620
    280c:	bfi	lr, sl, #22, #3
    2810:	ldrne	pc, [r8, #2271]	; 0x8df
    2814:	strtmi	sl, [r0], -lr, lsr #20
    2818:			; <UNDEFINED> instruction: 0xf7ff4479
    281c:	bfi	lr, r2, (invalid: 22:16)
    2820:			; <UNDEFINED> instruction: 0xf0014620
    2824:	strdls	pc, [lr], -sp	; <UNPREDICTABLE>
    2828:			; <UNDEFINED> instruction: 0xf8dfe7cb
    282c:	bge	b87e44 <log_oom_internal@plt+0xb85f34>
    2830:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2834:	bl	140838 <log_oom_internal@plt+0x13e928>
    2838:	andcs	lr, r0, r3, asr #15
    283c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2840:			; <UNDEFINED> instruction: 0xf77f2802
    2844:			; <UNDEFINED> instruction: 0xf8dfad0c
    2848:	strtmi	r5, [r1], -ip, ror #10
    284c:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2850:	teqcs	r2, #64, 4	; <UNPREDICTABLE>
    2854:	strbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2858:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    285c:			; <UNDEFINED> instruction: 0xf5024478
    2860:	stmib	sp, {r1, r3, r9, ip, sp, lr}^
    2864:	strmi	r2, [r2], -r0, lsl #10
    2868:	andcc	r2, r3, #3
    286c:			; <UNDEFINED> instruction: 0xf7ffad2e
    2870:			; <UNDEFINED> instruction: 0x4604eafa
    2874:	strdcs	lr, [r0], -r7
    2878:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    287c:			; <UNDEFINED> instruction: 0xf77f2802
    2880:			; <UNDEFINED> instruction: 0xf8dfaf6b
    2884:			; <UNDEFINED> instruction: 0x4621553c
    2888:	ldrcs	pc, [r8, #-2271]!	; 0xfffff721
    288c:	cmncs	pc, #64, 4	; <UNPREDICTABLE>
    2890:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    2894:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2898:			; <UNDEFINED> instruction: 0xe6234478
    289c:			; <UNDEFINED> instruction: 0xf7ff2000
    28a0:	stmdacs	r2, {r7, r8, fp, sp, lr, pc}
    28a4:	cmnhi	sp, #0, 6	; <UNPREDICTABLE>
    28a8:	rsclt	r4, r4, #100, 4	; 0x40000006
    28ac:	stmdals	pc, {r2, r5, r6, r9, lr}	; <UNPREDICTABLE>
    28b0:			; <UNDEFINED> instruction: 0xf7ffb108
    28b4:			; <UNDEFINED> instruction: 0x2c00e904
    28b8:	blge	fe1c03bc <log_oom_internal@plt+0xfe1be4ac>
    28bc:	stmdacs	r0, {r1, r2, r3, fp, ip, pc}
    28c0:	cfstrdge	mvd15, [r5], #508	; 0x1fc
    28c4:	strbmi	lr, [r8], -ip, lsr #10
    28c8:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28cc:	vsub.i8	d2, d0, d2
    28d0:	rsbmi	r8, ip, #1476395010	; 0x58000002
    28d4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    28d8:	stmdacs	r0, {r2, r4, fp, ip, pc}
    28dc:	cfldrdge	mvd15, [r5], {63}	; 0x3f
    28e0:	b	ff6c08e4 <log_oom_internal@plt+0xff6be9d4>
    28e4:			; <UNDEFINED> instruction: 0xf8dfe4d1
    28e8:	strtmi	r2, [r1], -r4, ror #9
    28ec:	strbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    28f0:	cmncs	fp, #64, 4	; <UNPREDICTABLE>
    28f4:	ldrbpl	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    28f8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    28fc:	andsvc	pc, r0, #8388608	; 0x800000
    2900:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2904:	cfstr64ne	mvdx2, [r2], {0}
    2908:			; <UNDEFINED> instruction: 0xf7ff2003
    290c:	vstmdbge	lr!, {s28-s199}
    2910:	str	r4, [r5, -r4, lsl #12]!
    2914:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2918:			; <UNDEFINED> instruction: 0xf8df4621
    291c:	vst3.<illegal width 64>	{d16-d18}, [pc], r0
    2920:			; <UNDEFINED> instruction: 0xf8df730a
    2924:	ldrbtmi	r5, [sl], #-1212	; 0xfffffb44
    2928:	ldrmi	r4, [sl], #-1144	; 0xfffffb88
    292c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2930:	cfstr64ne	mvdx2, [r2], {0}
    2934:			; <UNDEFINED> instruction: 0xf7ff2003
    2938:	vstmdbge	lr!, {s28-s177}
    293c:	ldr	r4, [r2], #1540	; 0x604
    2940:	strtcc	pc, [r0], #2271	; 0x8df
    2944:	smlsldx	r4, r1, fp, r4
    2948:	ldrcc	pc, [ip], #2271	; 0x8df
    294c:			; <UNDEFINED> instruction: 0xf8dd6924
    2950:	ldmpl	r3!, {r3, r4, r5, ip, sp, pc}^
    2954:	ldrdhi	pc, [r0], -r3
    2958:			; <UNDEFINED> instruction: 0xf0402c00
    295c:			; <UNDEFINED> instruction: 0xf8df80df
    2960:	cdp	4, 0, cr2, cr8, cr12, {4}
    2964:			; <UNDEFINED> instruction: 0xf8dfba10
    2968:	ldrbtmi	r3, [sl], #-1160	; 0xfffffb78
    296c:	ldrbtmi	r9, [fp], #-1544	; 0xfffff9f8
    2970:			; <UNDEFINED> instruction: 0xf5033203
    2974:	andls	r7, r9, #196, 6	; 0x10000003
    2978:			; <UNDEFINED> instruction: 0xf8df930b
    297c:			; <UNDEFINED> instruction: 0xf8df2478
    2980:	ldrbtmi	r3, [sl], #-1144	; 0xfffffb88
    2984:	ldrbtmi	r9, [fp], #-522	; 0xfffffdf6
    2988:	eor	r9, r7, ip, lsl #6
    298c:	bge	ba8de0 <log_oom_internal@plt+0xba6ed0>
    2990:			; <UNDEFINED> instruction: 0xf7ff2003
    2994:	stmdacs	r0, {r1, r3, r5, r6, fp, sp, lr, pc}
    2998:	orrshi	pc, r1, #192, 4
    299c:	vmovls.s16	r9, d3[0]
    29a0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    29a4:	svcmi	0x00c0f5b3
    29a8:	adchi	pc, sp, r0
    29ac:	svcmi	0x0000f5b3
    29b0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    29b4:	svcmi	0x0080f5b3
    29b8:	teqhi	r8, r0	; <UNPREDICTABLE>
    29bc:			; <UNDEFINED> instruction: 0xf7ff4648
    29c0:	stmdacs	r2, {r4, r5, r6, r7, fp, sp, lr, pc}
    29c4:	rschi	pc, r9, r0, lsl #6
    29c8:	ldreq	pc, [r5], #-111	; 0xffffff91
    29cc:			; <UNDEFINED> instruction: 0xf1089813
    29d0:			; <UNDEFINED> instruction: 0xf7ff0801
    29d4:	ldrbmi	lr, [r0], -ip, lsr #16
    29d8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    29dc:	vrshl.u8	q10, <illegal reg q3.5>, q0
    29e0:			; <UNDEFINED> instruction: 0xf8558325
    29e4:			; <UNDEFINED> instruction: 0xf04f0028
    29e8:			; <UNDEFINED> instruction: 0xf8cd0900
    29ec:			; <UNDEFINED> instruction: 0xf7ff904c
    29f0:	bl	17ca88 <log_oom_internal@plt+0x17ab78>
    29f4:	strmi	r0, [r2], r8, lsl #13
    29f8:			; <UNDEFINED> instruction: 0xf0002800
    29fc:	blge	4e35a8 <log_oom_internal@plt+0x4e1698>
    2a00:	strbmi	r4, [r9], -sl, asr #12
    2a04:	andls	pc, r0, sp, asr #17
    2a08:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a0c:	bleq	3f0d4 <log_oom_internal@plt+0x3d1c4>
    2a10:			; <UNDEFINED> instruction: 0x4648dabc
    2a14:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a18:	mrrcle	8, 0, r2, lr, cr2
    2a1c:	streq	pc, [r0], #-459	; 0xfffffe35
    2a20:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2a24:			; <UNDEFINED> instruction: 0x4648e7d2
    2a28:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a2c:			; <UNDEFINED> instruction: 0xf77f2802
    2a30:	bmi	ffcae778 <log_oom_internal@plt+0xffcac868>
    2a34:	ldmmi	r2!, {r0, r3, r5, r9, sl, lr}^
    2a38:	cmnpl	r1, #64, 4	; <UNPREDICTABLE>
    2a3c:	ldrbtmi	r4, [sl], #-3313	; 0xfffff30f
    2a40:			; <UNDEFINED> instruction: 0xf5024478
    2a44:	ldrbtmi	r7, [ip], #-698	; 0xfffffd46
    2a48:	strcs	lr, [r0], #-2509	; 0xfffff633
    2a4c:	andcs	r1, r3, r2, asr #25
    2a50:	b	240a54 <log_oom_internal@plt+0x23eb44>
    2a54:	ldr	r4, [pc, -r4, lsl #12]!
    2a58:	strbmi	r4, [r8], -fp, ror #23
    2a5c:	vmla.i8	q10, q8, <illegal reg q13.5>
    2a60:	ldrbtmi	r5, [fp], #-621	; 0xfffffd93
    2a64:			; <UNDEFINED> instruction: 0xf5034479
    2a68:			; <UNDEFINED> instruction: 0x310373ba
    2a6c:	b	1440a70 <log_oom_internal@plt+0x143eb60>
    2a70:	ldr	r4, [r1, -r4, lsl #12]!
    2a74:			; <UNDEFINED> instruction: 0xf7ff2000
    2a78:	stmdacs	r2, {r2, r4, r7, fp, sp, lr, pc}
    2a7c:	ldrhi	pc, [r1], #832	; 0x340
    2a80:	vadd.i8	q10, q8, <illegal reg q9.5>
    2a84:	stclmi	3, cr5, [r3], #248	; 0xf8
    2a88:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    2a8c:	ldrbtmi	r4, [ip], #-2786	; 0xfffff51e
    2a90:	ldrbtmi	r6, [sl], #-2432	; 0xfffff680
    2a94:			; <UNDEFINED> instruction: 0xf5029401
    2a98:	sfmmi	f7, 2, [r0], #864	; 0x360
    2a9c:	andcs	r9, r3, r2
    2aa0:	andls	r4, r0, #124, 8	; 0x7c000000
    2aa4:	strmi	r4, [r2], #-1570	; 0xfffff9de
    2aa8:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aac:	ldreq	pc, [r5], #-111	; 0xffffff91
    2ab0:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, pc}
    2ab4:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    2ab8:			; <UNDEFINED> instruction: 0xf7ffe700
    2abc:			; <UNDEFINED> instruction: 0x4603e9bc
    2ac0:	ldmdavs	ip, {sp}
    2ac4:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ac8:	vsub.i8	d2, d0, d2
    2acc:	sfmcs	f0, 1, [r0], {38}	; 0x26
    2ad0:	rsbmi	fp, r4, #184, 30	; 0x2e0
    2ad4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2ad8:	ldclmi	6, cr14, [r1], {233}	; 0xe9
    2adc:			; <UNDEFINED> instruction: 0xf8554659
    2ae0:	vhadd.s8	d16, d0, d24
    2ae4:	ldrbtmi	r4, [ip], #-769	; 0xfffffcff
    2ae8:	strls	r4, [r1], #-2766	; 0xfffff532
    2aec:	ldrbtmi	r4, [sl], #-3278	; 0xfffff332
    2af0:	sbcvc	pc, r4, #8388608	; 0x800000
    2af4:	ldrbtmi	r9, [ip], #-2
    2af8:	andls	r2, r0, #3
    2afc:			; <UNDEFINED> instruction: 0xf7ff1822
    2b00:			; <UNDEFINED> instruction: 0x4604e9b2
    2b04:	ldrtmi	lr, [r1], -r2, ror #14
    2b08:	beq	43e370 <log_oom_internal@plt+0x43c460>
    2b0c:	blx	ff93eb1c <log_oom_internal@plt+0xff93cc0c>
    2b10:	b	d14330 <log_oom_internal@plt+0xd12420>
    2b14:	svclt	0x00280426
    2b18:	smmlar	r7, r4, r6, r4
    2b1c:	ands	r4, r8, ip, asr #12
    2b20:	eoreq	pc, r8, r5, asr r8	; <UNPREDICTABLE>
    2b24:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b28:	stmdacs	r0, {r0, r7, r9, sl, lr}
    2b2c:	tsthi	r6, #1	; <UNPREDICTABLE>
    2b30:			; <UNDEFINED> instruction: 0xf1082100
    2b34:			; <UNDEFINED> instruction: 0xf7ff0801
    2b38:			; <UNDEFINED> instruction: 0x4649e852
    2b3c:			; <UNDEFINED> instruction: 0xf0024658
    2b40:			; <UNDEFINED> instruction: 0x4603f83f
    2b44:	b	d1446c <log_oom_internal@plt+0xd1255c>
    2b48:	svclt	0x00280423
    2b4c:			; <UNDEFINED> instruction: 0xf7fe461c
    2b50:	strbmi	lr, [r7, #-3950]	; 0xfffff092
    2b54:			; <UNDEFINED> instruction: 0xf7ffdce4
    2b58:			; <UNDEFINED> instruction: 0x4628bb98
    2b5c:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b60:			; <UNDEFINED> instruction: 0xf77f2802
    2b64:	ldcmi	13, cr10, [r1, #996]!	; 0x3e4
    2b68:	bmi	fec543f4 <log_oom_internal@plt+0xfec524e4>
    2b6c:	cmncs	r6, #64, 4	; <UNPREDICTABLE>
    2b70:	ldrbtmi	r4, [sp], #-2224	; 0xfffff750
    2b74:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2b78:			; <UNDEFINED> instruction: 0x4628e4b4
    2b7c:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b80:			; <UNDEFINED> instruction: 0xf77f2802
    2b84:			; <UNDEFINED> instruction: 0x4dacab6c
    2b88:	bmi	feb14414 <log_oom_internal@plt+0xfeb12504>
    2b8c:	msrcs	CPSR_xc, #64, 4
    2b90:	ldrbtmi	r4, [sp], #-2219	; 0xfffff755
    2b94:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2b98:			; <UNDEFINED> instruction: 0xf855e661
    2b9c:	strbmi	r4, [r9], -r8, lsr #32
    2ba0:	vpmax.s8	d25, d0, d10
    2ba4:	stmdals	fp, {r0, r1, r2, r3, r8, r9, lr}
    2ba8:			; <UNDEFINED> instruction: 0xf06f9403
    2bac:	andls	r0, r1, #352321536	; 0x15000000
    2bb0:	andcs	r9, r3, r0
    2bb4:	strls	r9, [r2], -r9, lsl #20
    2bb8:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bbc:			; <UNDEFINED> instruction: 0xf8cde706
    2bc0:	mcrcs	0, 0, r9, cr0, cr0, {2}
    2bc4:	strbhi	pc, [r2], #0	; <UNPREDICTABLE>
    2bc8:			; <UNDEFINED> instruction: 0x4630a914
    2bcc:			; <UNDEFINED> instruction: 0xf858f002
    2bd0:	tstls	sp, r1, lsl #28
    2bd4:	eorhi	pc, sp, #192, 4
    2bd8:	beq	43e440 <log_oom_internal@plt+0x43c530>
    2bdc:			; <UNDEFINED> instruction: 0xf0029914
    2be0:			; <UNDEFINED> instruction: 0x4606fa7b
    2be4:			; <UNDEFINED> instruction: 0xf7fe9814
    2be8:	ldr	lr, [r2, r2, lsr #30]
    2bec:			; <UNDEFINED> instruction: 0xf7fe2000
    2bf0:	stmdacs	r2, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2bf4:	ldcge	7, cr15, [r0, #508]!	; 0x1fc
    2bf8:			; <UNDEFINED> instruction: 0x46214d92
    2bfc:	vpmin.s8	d20, d16, d2
    2c00:	ldmmi	r2, {r0, r3, r7, r8, r9, sp}
    2c04:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2c08:	strbt	r4, [fp], #-1144	; 0xfffffb88
    2c0c:			; <UNDEFINED> instruction: 0xf7fe2000
    2c10:	stmdacs	r2, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    2c14:	blge	900a18 <log_oom_internal@plt+0x8feb08>
    2c18:	strtmi	r4, [r1], -sp, lsl #27
    2c1c:	vpmax.s8	d20, d16, d13
    2c20:	stmmi	sp, {r1, r2, r4, r5, r8, r9, sp}
    2c24:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2c28:			; <UNDEFINED> instruction: 0xe6184478
    2c2c:	mrc	6, 0, r4, cr8, cr1, {1}
    2c30:			; <UNDEFINED> instruction: 0xf0010a10
    2c34:	strmi	pc, [r6], -r5, asr #31
    2c38:	svclt	0x0000e76b
    2c3c:			; <UNDEFINED> instruction: 0x00016ebe
    2c40:	andeq	r0, r0, ip, asr #3
    2c44:			; <UNDEFINED> instruction: 0x00016eb4
    2c48:	andeq	r0, r0, r0, ror #3
    2c4c:	ldrdeq	r0, [r0], -r4
    2c50:	andeq	r7, r1, r2, ror #1
    2c54:	andeq	r7, r1, r4, lsr #1
    2c58:	muleq	r1, r4, r0
    2c5c:	andeq	r4, r0, r4, lsl r7
    2c60:	andeq	r5, r0, r2, asr #13
    2c64:	andeq	r7, r1, ip, asr #32
    2c68:			; <UNDEFINED> instruction: 0x000056b2
    2c6c:	andeq	r7, r1, r4, lsr r0
    2c70:	andeq	r6, r1, r4, asr #31
    2c74:	andeq	r7, r1, r8, lsl r0
    2c78:	andeq	r5, r0, ip, ror #12
    2c7c:	andeq	r6, r1, r4, lsr #31
    2c80:	andeq	r6, r1, r6, ror #31
    2c84:	andeq	r6, r1, lr, lsr #31
    2c88:	muleq	r0, r8, r6
    2c8c:	andeq	r5, r0, ip, ror #13
    2c90:	andeq	r4, r0, sl, lsr #10
    2c94:	ldrdeq	r4, [r0], -ip
    2c98:	strdeq	r4, [r0], -r6
    2c9c:	andeq	r6, r1, r0, lsl pc
    2ca0:	andeq	r4, r0, ip, lsr r5
    2ca4:	andeq	r4, r0, r0, asr #10
    2ca8:	andeq	r4, r0, r0, lsl #16
    2cac:	andeq	r5, r0, r0, lsl #13
    2cb0:	andeq	r4, r0, r4, lsl r5
    2cb4:	andeq	r6, r1, r2, asr #29
    2cb8:			; <UNDEFINED> instruction: 0x00016eb0
    2cbc:	andeq	r5, r0, r2, lsr #13
    2cc0:	andeq	r5, r0, lr, lsl #13
    2cc4:	andeq	r5, r0, lr, ror r6
    2cc8:	andeq	r6, r1, r4, ror #28
    2ccc:	andeq	r5, r0, r4, ror #12
    2cd0:	andeq	r4, r0, r8, asr r2
    2cd4:	andeq	r5, r0, r2, lsr #15
    2cd8:	ldrdeq	r5, [r0], -lr
    2cdc:	andeq	r0, r0, r4, ror #3
    2ce0:	andeq	r0, r0, r8, ror #3
    2ce4:	andeq	r6, r1, r0, lsr #22
    2ce8:	andeq	r6, r1, ip, ror #26
    2cec:	muleq	r0, ip, r5
    2cf0:	andeq	r6, r1, lr, asr #25
    2cf4:	andeq	r5, r0, r4, lsr #7
    2cf8:	strdeq	r4, [r0], -r8
    2cfc:	andeq	r5, r0, r4, asr #12
    2d00:	andeq	r6, r1, ip, ror ip
    2d04:	andeq	r4, r0, lr, ror #4
    2d08:	andeq	r4, r0, r0, asr r3
    2d0c:	andeq	r5, r0, r8, lsr #7
    2d10:	andeq	r4, r0, r6, ror #3
    2d14:	muleq	r0, r8, r1
    2d18:			; <UNDEFINED> instruction: 0x000041b2
    2d1c:	andeq	r6, r1, ip, asr #23
    2d20:	strdeq	r4, [r0], -r6
    2d24:	strdeq	r4, [r0], -sl
    2d28:			; <UNDEFINED> instruction: 0x000044ba
    2d2c:	andeq	r5, r0, lr, ror #8
    2d30:	andeq	r5, r0, r8, lsr #7
    2d34:	andeq	r4, r0, r6, asr #2
    2d38:	andeq	r5, r0, r8, ror #9
    2d3c:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2d40:	andeq	r4, r0, r4, ror #28
    2d44:	muleq	r0, r6, r3
    2d48:	andeq	r4, r0, r4, ror #6
    2d4c:	muleq	r0, ip, lr
    2d50:	andeq	r4, r0, r2, lsr #29
    2d54:	andeq	r4, r0, r4, lsr #29
    2d58:	andeq	r4, r0, r6, ror lr
    2d5c:	andeq	r4, r0, r4, ror lr
    2d60:	andeq	r4, r0, lr, asr lr
    2d64:	andeq	r4, r0, r0, ror #28
    2d68:	andeq	r6, r1, r6, ror #20
    2d6c:	andeq	r4, r0, r4, lsl #29
    2d70:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    2d74:	andeq	r4, r0, r2, ror r2
    2d78:	muleq	r0, r0, r2
    2d7c:	andeq	r6, r1, r0, lsl #20
    2d80:	andeq	r4, r0, ip, ror #30
    2d84:	strdeq	r4, [r0], -ip
    2d88:	muleq	r1, r4, r9
    2d8c:	andeq	r6, r1, r8, lsl #19
    2d90:	andeq	r3, r0, r4, lsl #27
    2d94:	andeq	r5, r0, lr, asr #5
    2d98:	andeq	r4, r0, r4, lsr pc
    2d9c:	andeq	r6, r1, r6, ror #17
    2da0:	andeq	r5, r0, sl, lsr #4
    2da4:	ldrdeq	r3, [r0], -r8
    2da8:	andeq	r4, r0, lr, asr #25
    2dac:	andeq	r4, r0, r8, lsl #24
    2db0:	andeq	r4, r0, r6, ror #23
    2db4:	andeq	r3, r0, ip, asr #27
    2db8:	andeq	r5, r0, lr, ror #2
    2dbc:	andeq	r3, r0, ip, lsl ip
    2dc0:	andeq	r4, r0, r4, lsl #30
    2dc4:	andeq	r5, r0, r2, lsr r1
    2dc8:	andeq	r3, r0, r0, ror #23
    2dcc:	ldrdeq	r5, [r0], -r0
    2dd0:	andeq	r3, r0, lr, ror fp
    2dd4:	andeq	r4, r0, r4, lsr pc
    2dd8:	andeq	r5, r0, r2, lsr #1
    2ddc:	andeq	r3, r0, r0, asr fp
    2de0:	andeq	r4, r0, ip, ror #28
    2de4:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    2de8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2dec:	andeq	r3, r0, lr, lsl #22
    2df0:	andeq	r5, r0, sl, asr r0
    2df4:	andeq	r4, r0, r2, lsr fp
    2df8:	strdeq	r3, [r0], -r2
    2dfc:	andeq	r4, r0, sl, lsl #31
    2e00:	andeq	r3, r0, r8, lsr sl
    2e04:	andeq	r4, r0, sl, lsr r9
    2e08:	andeq	r4, r0, r6, ror #30
    2e0c:	andeq	r3, r0, r4, lsl sl
    2e10:	ldrdeq	r6, [r1], -r6	; <UNPREDICTABLE>
    2e14:	andeq	r3, r0, lr, lsr lr
    2e18:	andeq	r4, r0, r6, lsr pc
    2e1c:	ldrdeq	r3, [r0], -r8
    2e20:	andeq	r4, r0, lr, ror #15
    2e24:	ldrdeq	r4, [r0], -sl
    2e28:	andeq	r3, r0, r2, lsl #19
    2e2c:	strdeq	r3, [r0], -lr
    2e30:	andeq	r4, r0, r4, asr lr
    2e34:	andeq	r3, r0, r2, lsl #18
    2e38:	ldrdeq	r3, [r0], -lr
    2e3c:	andeq	r4, r0, r4, lsr lr
    2e40:	andeq	r3, r0, r2, ror #17
    2e44:	andeq	r3, r0, r0, lsr #20
    2e48:	andeq	r4, r0, r2, asr #27
    2e4c:	andeq	r3, r0, r0, ror r8
    2e50:	andeq	r3, r0, r0, lsl #20
    2e54:	andeq	r4, r0, r2, lsr #27
    2e58:	andeq	r3, r0, r0, asr r8
    2e5c:	andcs	r4, r0, r5, lsl #12
    2e60:	mrc	7, 4, APSR_nzcv, cr14, cr14, {7}
    2e64:	stmdacs	r2, {r1, r2, r3, r6, r9, sl, lr}
    2e68:	teqhi	fp, r0, lsl #6	; <UNPREDICTABLE>
    2e6c:	rsclt	r4, r4, #108, 4	; 0xc0000006
    2e70:	strbmi	r4, [r0], -r4, ror #4
    2e74:	svc	0x0066f7fe
    2e78:	ldrtmi	lr, [r8], -lr, lsr #10
    2e7c:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    2e80:			; <UNDEFINED> instruction: 0xf77f2803
    2e84:			; <UNDEFINED> instruction: 0x4621a8df
    2e88:	ldcmi	8, cr15, [r0, #892]!	; 0x37c
    2e8c:	vadd.i8	d22, d16, d24
    2e90:	ldrbtmi	r5, [ip], #-1010	; 0xfffffc0e
    2e94:			; <UNDEFINED> instruction: 0xf8df9401
    2e98:			; <UNDEFINED> instruction: 0xf8df4da8
    2e9c:	ldrbtmi	r2, [ip], #-3496	; 0xfffff258
    2ea0:	ldrbtmi	r9, [sl], #-2
    2ea4:			; <UNDEFINED> instruction: 0xf5022004
    2ea8:	andls	r7, r0, #536870924	; 0x2000000c
    2eac:	andcc	r4, r3, #35651584	; 0x2200000
    2eb0:	svc	0x00d8f7fe
    2eb4:	stmialt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eb8:			; <UNDEFINED> instruction: 0xf7fe2000
    2ebc:	stmdacs	r2, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2ec0:	mrshi	pc, (UNDEF: 121)	; <UNPREDICTABLE>
    2ec4:	rsclt	r4, r4, #100, 4	; 0x40000006
    2ec8:	ldrb	r4, [r2, r4, ror #4]
    2ecc:			; <UNDEFINED> instruction: 0xf7fe2000
    2ed0:	stmdacs	r2, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
    2ed4:	mcrrge	7, 7, pc, r0, cr15	; <UNPREDICTABLE>
    2ed8:	stclpl	8, cr15, [ip, #-892]!	; 0xfffffc84
    2edc:			; <UNDEFINED> instruction: 0xf8df4621
    2ee0:	vadd.f32	q9, q0, q14
    2ee4:			; <UNDEFINED> instruction: 0xf8df238d
    2ee8:	ldrbtmi	r0, [sp], #-3432	; 0xfffff298
    2eec:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2ef0:	blt	ffe40ef4 <log_oom_internal@plt+0xffe3efe4>
    2ef4:			; <UNDEFINED> instruction: 0xf7fe2000
    2ef8:	stmdacs	r2, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
    2efc:	stmibge	pc!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    2f00:	ldclpl	8, cr15, [r0, #-892]	; 0xfffffc84
    2f04:			; <UNDEFINED> instruction: 0xf8df4621
    2f08:	vmla.f32	q9, q0, q0
    2f0c:			; <UNDEFINED> instruction: 0xf8df233b
    2f10:	ldrbtmi	r0, [sp], #-3404	; 0xfffff2b4
    2f14:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    2f18:	strtmi	lr, [r1], -r1, lsr #9
    2f1c:	stclmi	8, cr15, [r0, #-892]	; 0xfffffc84
    2f20:	vmla.i8	d22, d16, d24
    2f24:	ldrbtmi	r5, [ip], #-815	; 0xfffffcd1
    2f28:			; <UNDEFINED> instruction: 0xf8df9401
    2f2c:			; <UNDEFINED> instruction: 0xf8df4d38
    2f30:	ldrbtmi	r2, [ip], #-3384	; 0xfffff2c8
    2f34:	ldrbtmi	r9, [sl], #-2
    2f38:			; <UNDEFINED> instruction: 0xf5022003
    2f3c:	andls	r7, r0, #216, 4	; 0x8000000d
    2f40:	strmi	r4, [r2], #-1570	; 0xfffff9de
    2f44:	svc	0x008ef7fe
    2f48:	ldrt	r4, [r0], #1540	; 0x604
    2f4c:			; <UNDEFINED> instruction: 0xf7fe4649
    2f50:			; <UNDEFINED> instruction: 0xf7ffef18
    2f54:	stmibvs	r8!, {r0, r2, r4, r8, r9, fp, ip, sp, pc}
    2f58:	movwcs	sl, #2321	; 0x911
    2f5c:	tstcc	r0, #3358720	; 0x334000
    2f60:	cdp2	0, 8, cr15, cr14, cr1, {0}
    2f64:	vmlal.s8	q1, d0, d0
    2f68:			; <UNDEFINED> instruction: 0x300681b8
    2f6c:			; <UNDEFINED> instruction: 0x81a7f000
    2f70:	svc	0x0060f7fe
    2f74:	andcs	r4, r0, r3, lsl #12
    2f78:			; <UNDEFINED> instruction: 0xf7fe681c
    2f7c:	stmdacs	r2, {r1, r4, r9, sl, fp, sp, lr, pc}
    2f80:	tsthi	pc, #0, 6	; <UNPREDICTABLE>
    2f84:	svclt	0x00b82c00
    2f88:	rsclt	r4, r4, #100, 4	; 0x40000006
    2f8c:	ldmdals	r1, {r2, r5, r6, r9, lr}
    2f90:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    2f94:	stmdacs	r0, {r4, fp, ip, pc}
    2f98:	cfstrsge	mvf15, [r9], {63}	; 0x3f
    2f9c:	stc	7, cr15, [lr, #1016]	; 0x3f8
    2fa0:			; <UNDEFINED> instruction: 0xf8dfe485
    2fa4:	strtmi	r0, [r1], -r8, asr #25
    2fa8:	stclcs	8, cr15, [r4], {223}	; 0xdf
    2fac:	teqpl	fp, #64, 4	; <UNPREDICTABLE>
    2fb0:			; <UNDEFINED> instruction: 0xf8df4478
    2fb4:	ldrbtmi	r5, [sl], #-3264	; 0xfffff340
    2fb8:	sbcsvc	pc, r8, #8388608	; 0x800000
    2fbc:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2fc0:	strmi	r2, [r2], -r0, lsl #10
    2fc4:	andcc	r2, r3, #3
    2fc8:	svc	0x004cf7fe
    2fcc:	strbt	r4, [lr], #-1540	; 0xfffff9fc
    2fd0:	stccc	8, cr15, [r4], #892	; 0x37c
    2fd4:	rscscc	pc, sp, #64, 4
    2fd8:	stcne	8, cr15, [r0], #892	; 0x37c
    2fdc:	mcrls	4, 0, r4, cr8, cr11, {3}
    2fe0:			; <UNDEFINED> instruction: 0xf5034479
    2fe4:	smlabtcc	r3, r4, r3, r7
    2fe8:	svc	0x0092f7fe
    2fec:	ldmdals	r3, {r2, r9, sl, lr}
    2ff0:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2ff4:			; <UNDEFINED> instruction: 0xf7fe4650
    2ff8:			; <UNDEFINED> instruction: 0xf7ffed1a
    2ffc:			; <UNDEFINED> instruction: 0xf8dfb946
    3000:	strtmi	r0, [r9], -r0, lsl #25
    3004:	ldclcs	8, cr15, [ip], #-892	; 0xfffffc84
    3008:	cmnpl	r5, #64, 4	; <UNPREDICTABLE>
    300c:			; <UNDEFINED> instruction: 0xf8df4478
    3010:	ldrbtmi	r4, [sl], #-3192	; 0xfffff388
    3014:			; <UNDEFINED> instruction: 0xf502447c
    3018:	stmib	sp, {r1, r3, r4, r5, r7, r9, ip, sp, lr}^
    301c:	strmi	r2, [r2], -r0, lsl #8
    3020:	andcc	r2, r3, #3
    3024:	svc	0x001ef7fe
    3028:	ldrb	r4, [r5], #-1540	; 0xfffff9fc
    302c:			; <UNDEFINED> instruction: 0xf7ff9e08
    3030:	strbmi	fp, [r8], -ip, lsr #18
    3034:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    3038:	stmdacs	r2, {r0, r2, r3, r8, fp, ip, pc}
    303c:	sbcshi	pc, r2, r0, asr #6
    3040:			; <UNDEFINED> instruction: 0xf0001d88
    3044:			; <UNDEFINED> instruction: 0xf8df8301
    3048:	ldrbtmi	r0, [r8], #-3140	; 0xfffff3bc
    304c:	mcrrcs	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    3050:	bicscc	pc, sl, #64, 4
    3054:	ldrbtmi	r9, [sl], #-1
    3058:			; <UNDEFINED> instruction: 0xf5029602
    305c:	bls	31f3ac <log_oom_internal@plt+0x31d49c>
    3060:	andcs	r9, r3, r0
    3064:			; <UNDEFINED> instruction: 0xf7fe3203
    3068:			; <UNDEFINED> instruction: 0x4606eefe
    306c:			; <UNDEFINED> instruction: 0x2000e5ba
    3070:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    3074:			; <UNDEFINED> instruction: 0xf77f2802
    3078:			; <UNDEFINED> instruction: 0xf8dfab6f
    307c:			; <UNDEFINED> instruction: 0x46215c18
    3080:	ldccs	8, cr15, [r4], {223}	; 0xdf
    3084:	orrscs	pc, r2, #64, 4
    3088:	ldceq	8, cr15, [r0], {223}	; 0xdf
    308c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3090:			; <UNDEFINED> instruction: 0xf7ff4478
    3094:	andcs	fp, r0, r7, lsr #20
    3098:	stc	7, cr15, [r2, #1016]	; 0x3f8
    309c:			; <UNDEFINED> instruction: 0xf77f2802
    30a0:			; <UNDEFINED> instruction: 0xf8dfa8de
    30a4:			; <UNDEFINED> instruction: 0x46215bfc
    30a8:	blcs	ffe4142c <log_oom_internal@plt+0xffe3f51c>
    30ac:	tstvc	r0, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    30b0:	bleq	ffd41434 <log_oom_internal@plt+0xffd3f524>
    30b4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    30b8:			; <UNDEFINED> instruction: 0xf7ff4478
    30bc:			; <UNDEFINED> instruction: 0xf7febbd0
    30c0:			; <UNDEFINED> instruction: 0x4635eeba
    30c4:	strmi	r9, [r3], -r8, lsl #28
    30c8:	ldmdavs	ip, {r3, r6, r9, sl, lr}
    30cc:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    30d0:	vsub.i8	d2, d0, d2
    30d4:	sfmcs	f0, 1, [r0], {209}	; 0xd1
    30d8:	rsbmi	fp, r4, #184, 30	; 0x2e0
    30dc:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    30e0:			; <UNDEFINED> instruction: 0xf8dfe785
    30e4:	strtmi	r4, [r9], -r8, asr #23
    30e8:	blcs	ff14146c <log_oom_internal@plt+0xff13f55c>
    30ec:			; <UNDEFINED> instruction: 0x53a9f240
    30f0:	bleq	ff041474 <log_oom_internal@plt+0xff03f564>
    30f4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    30f8:			; <UNDEFINED> instruction: 0xf5024478
    30fc:	strls	r7, [r1], #-698	; 0xfffffd46
    3100:	strmi	r9, [r2], -r0, lsl #4
    3104:	andcc	r2, r3, #3
    3108:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    310c:	ldrt	r4, [r0], r4, lsl #12
    3110:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    3114:			; <UNDEFINED> instruction: 0xf77f2802
    3118:			; <UNDEFINED> instruction: 0xf8dfa8fb
    311c:			; <UNDEFINED> instruction: 0x46292b9c
    3120:	vshl.s8	d25, d2, d0
    3124:			; <UNDEFINED> instruction: 0xf8df53e3
    3128:	ldrbtmi	r4, [sl], #-2964	; 0xfffff46c
    312c:	blvc	fe4414b0 <log_oom_internal@plt+0xfe43f5a0>
    3130:	sbcvc	pc, r2, #8388608	; 0x800000
    3134:	andcs	r4, r3, ip, ror r4
    3138:	smlsdxls	r1, pc, r4, r4	; <UNPREDICTABLE>
    313c:	strtmi	r9, [r2], -r0, lsl #4
    3140:			; <UNDEFINED> instruction: 0xf7fe4402
    3144:	stmdals	lr, {r4, r7, r9, sl, fp, sp, lr, pc}
    3148:			; <UNDEFINED> instruction: 0xf47f2800
    314c:			; <UNDEFINED> instruction: 0xf06fa8e5
    3150:			; <UNDEFINED> instruction: 0xf7ff0415
    3154:			; <UNDEFINED> instruction: 0xf8dfb8e5
    3158:	strtmi	r2, [r1], -ip, ror #22
    315c:	blpl	1a414e0 <log_oom_internal@plt+0x1a3f5d0>
    3160:	movsvs	pc, #1325400064	; 0x4f000000
    3164:	bleq	19414e8 <log_oom_internal@plt+0x193f5d8>
    3168:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    316c:	adcsvc	pc, sl, #8388608	; 0x800000
    3170:	strls	r4, [r1, #-1144]	; 0xfffffb88
    3174:	stcls	7, cr14, [pc], {196}	; 0xc4
    3178:			; <UNDEFINED> instruction: 0xf8dfaa13
    317c:			; <UNDEFINED> instruction: 0x46201b54
    3180:			; <UNDEFINED> instruction: 0xf7fe4479
    3184:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, sl, fp, sp, lr, pc}
    3188:	eorshi	pc, r4, #192, 4
    318c:			; <UNDEFINED> instruction: 0xf7fe9813
    3190:			; <UNDEFINED> instruction: 0xf8dfeeae
    3194:	ldrbtmi	r3, [fp], #-2880	; 0xfffff4c0
    3198:			; <UNDEFINED> instruction: 0xf8df63d8
    319c:	ldrbtmi	r3, [fp], #-2876	; 0xfffff4c4
    31a0:	vstrcs	d6, [r0, #-884]	; 0xfffffc8c
    31a4:	strhi	pc, [r9, -r0]!
    31a8:			; <UNDEFINED> instruction: 0xf7fe2000
    31ac:	stmdacs	r6, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    31b0:	bge	1540fb4 <log_oom_internal@plt+0x153f0a4>
    31b4:	blmi	941538 <log_oom_internal@plt+0x93f628>
    31b8:	cmnmi	pc, #64, 4	; <UNPREDICTABLE>
    31bc:	blcs	841540 <log_oom_internal@plt+0x83f630>
    31c0:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    31c4:			; <UNDEFINED> instruction: 0xf8df9401
    31c8:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    31cc:	andvc	pc, r0, #8388608	; 0x800000
    31d0:	ldrbtmi	r9, [ip], #-1282	; 0xfffffafe
    31d4:	andcs	r9, r7, r0, lsl #4
    31d8:	andcc	r4, r3, #35651584	; 0x2200000
    31dc:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    31e0:	blt	f411e4 <log_oom_internal@plt+0xf3f2d4>
    31e4:	rscslt	r4, r6, #-536870908	; 0xe0000004
    31e8:	ldrbt	r4, [fp], #630	; 0x276
    31ec:			; <UNDEFINED> instruction: 0xf7fe2000
    31f0:	stmdacs	r2, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    31f4:	ldmdage	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}
    31f8:	bpl	ffb4157c <log_oom_internal@plt+0xffb3f66c>
    31fc:			; <UNDEFINED> instruction: 0xf8df4621
    3200:	vst1.64	{d18-d19}, [pc :128], ip
    3204:			; <UNDEFINED> instruction: 0xf8df7311
    3208:	ldrbtmi	r0, [sp], #-2792	; 0xfffff518
    320c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3210:	bllt	981214 <log_oom_internal@plt+0x97f304>
    3214:			; <UNDEFINED> instruction: 0xf7fe2000
    3218:	stmdacs	r2, {r2, r6, r7, sl, fp, sp, lr, pc}
    321c:	ldmdage	r8!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    3220:	beq	ff4415a4 <log_oom_internal@plt+0xff43f694>
    3224:	bicspl	pc, lr, #64, 4
    3228:	bcs	ff3415ac <log_oom_internal@plt+0xff33f69c>
    322c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    3230:	bmi	ff2415b4 <log_oom_internal@plt+0xff23f6a4>
    3234:			; <UNDEFINED> instruction: 0xf502447a
    3238:	ldrbtmi	r7, [ip], #-706	; 0xfffffd3e
    323c:	strcs	lr, [r0], #-2509	; 0xfffff633
    3240:	andcs	r4, r3, r2, lsl #12
    3244:			; <UNDEFINED> instruction: 0xf7fe3203
    3248:	stmdals	lr, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    324c:			; <UNDEFINED> instruction: 0xf47f2800
    3250:	ldrb	sl, [ip, -r3, ror #16]!
    3254:	bcc	fea415d8 <log_oom_internal@plt+0xfea3f6c8>
    3258:	ldrbtmi	r4, [fp], #-1614	; 0xfffff9b2
    325c:			; <UNDEFINED> instruction: 0xf7fe6a98
    3260:			; <UNDEFINED> instruction: 0x4621ee10
    3264:			; <UNDEFINED> instruction: 0xf7fe4640
    3268:	mcrne	13, 0, lr, cr5, cr8, {4}
    326c:	mcrge	6, 0, pc, cr1, cr15, {5}	; <UNPREDICTABLE>
    3270:			; <UNDEFINED> instruction: 0xf7fe4620
    3274:	stmdacs	r2, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    3278:	ldclge	7, cr15, [r8, #508]!	; 0x1fc
    327c:	bmi	fe141600 <log_oom_internal@plt+0xfe13f6f0>
    3280:			; <UNDEFINED> instruction: 0xf8df4629
    3284:	vpmax.s8	d18, d16, d4
    3288:			; <UNDEFINED> instruction: 0xf8df53b1
    328c:	ldrbtmi	r0, [ip], #-2688	; 0xfffff580
    3290:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3294:	andcs	lr, r0, r1, lsr r7
    3298:	stc	7, cr15, [r2], {254}	; 0xfe
    329c:			; <UNDEFINED> instruction: 0xf77f2802
    32a0:			; <UNDEFINED> instruction: 0xf8dfaa5b
    32a4:	strtmi	r5, [r1], -ip, ror #20
    32a8:	bcs	1a4162c <log_oom_internal@plt+0x1a3f71c>
    32ac:	orrscs	pc, r7, #64, 4
    32b0:	beq	1941634 <log_oom_internal@plt+0x193f724>
    32b4:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    32b8:			; <UNDEFINED> instruction: 0xf7ff4478
    32bc:			; <UNDEFINED> instruction: 0xf8dfb913
    32c0:	ldrbtmi	r7, [pc], #-2652	; 32c8 <log_oom_internal@plt+0x13b8>
    32c4:	movwls	r6, #35835	; 0x8bfb
    32c8:			; <UNDEFINED> instruction: 0xf0002b00
    32cc:	strcs	r8, [r0, #-658]	; 0xfffffd6e
    32d0:	strtmi	r4, [r8], -ip, lsr #12
    32d4:	bl	feac12d4 <log_oom_internal@plt+0xfeabf3c4>
    32d8:	andcc	lr, r6, r9, asr r6
    32dc:	ldmdbls	r1, {r0, r1, r2, r3, r5, r6, r7, ip, lr, pc}
    32e0:	andcs	sl, r3, lr, lsr #20
    32e4:	bl	ff0412e4 <log_oom_internal@plt+0xff03f3d4>
    32e8:	vmlal.s8	q9, d0, d0
    32ec:	blls	ca3ed0 <log_oom_internal@plt+0xca1fc0>
    32f0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    32f4:	svcmi	0x00c0f5b3
    32f8:	strhi	pc, [sp], r0, asr #32
    32fc:	teqcs	r6, #3620864	; 0x374000
    3300:	cmncs	r2, r0, lsl r8
    3304:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    3308:	vmull.p8	<illegal reg q8.5>, d0, d4
    330c:			; <UNDEFINED> instruction: 0xf8df829b
    3310:	bge	489b58 <log_oom_internal@plt+0x487c48>
    3314:	ldrbtmi	r9, [r9], #-2064	; 0xfffff7f0
    3318:	ldc	7, cr15, [r2, #1016]	; 0x3f8
    331c:	svclt	0x00b82800
    3320:	vmov.i16	d25, #0	; 0x0000
    3324:			; <UNDEFINED> instruction: 0xf8df83c8
    3328:	ldmdals	r2, {r2, r3, r4, r5, r6, r7, r8, fp, ip}
    332c:			; <UNDEFINED> instruction: 0xf7fe4479
    3330:			; <UNDEFINED> instruction: 0x4605ed70
    3334:	stccs	8, cr9, [r0, #-64]	; 0xffffffc0
    3338:			; <UNDEFINED> instruction: 0x83bdf040
    333c:			; <UNDEFINED> instruction: 0xf9c2f001
    3340:			; <UNDEFINED> instruction: 0xf6ff1e04
    3344:	ldmdals	r0, {r2, r5, r9, sl, fp, sp, pc}
    3348:			; <UNDEFINED> instruction: 0xf944f001
    334c:			; <UNDEFINED> instruction: 0xf6ff1e04
    3350:			; <UNDEFINED> instruction: 0xf8dfae1e
    3354:	ldrls	r3, [r3, #-2516]	; 0xfffff62c
    3358:	cfldrsls	mvf4, [r1, #-492]	; 0xfffffe14
    335c:	blcs	1e2d0 <log_oom_internal@plt+0x1c3c0>
    3360:	ldrhi	pc, [ip], #-0
    3364:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3368:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    336c:			; <UNDEFINED> instruction: 0xf0002b00
    3370:	strcs	r8, [r0], #-1038	; 0xfffffbf2
    3374:			; <UNDEFINED> instruction: 0xf8dfe60b
    3378:	vmul.i8	d19, d16, d24
    337c:			; <UNDEFINED> instruction: 0xf8df5279
    3380:	ldrbtmi	r1, [fp], #-2484	; 0xfffff64c
    3384:			; <UNDEFINED> instruction: 0xf5034479
    3388:			; <UNDEFINED> instruction: 0x310373ba
    338c:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    3390:			; <UNDEFINED> instruction: 0xf7ff4604
    3394:	andcs	fp, r0, r1, lsr #21
    3398:	stc	7, cr15, [r2], {254}	; 0xfe
    339c:	vsub.i8	d2, d0, d2
    33a0:			; <UNDEFINED> instruction: 0xf06f81f9
    33a4:			; <UNDEFINED> instruction: 0xf7ff0415
    33a8:	stmdals	pc, {r0, r1, r7, r8, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
    33ac:	stcl	7, cr15, [lr], #1016	; 0x3f8
    33b0:	vmull.p8	<illegal reg q8.5>, d0, d4
    33b4:			; <UNDEFINED> instruction: 0xf8df80f2
    33b8:	cmncs	r1, r0, lsl #19
    33bc:	ldrbtmi	r9, [sl], #-2063	; 0xfffff7f1
    33c0:	stc	7, cr15, [r8], #1016	; 0x3f8
    33c4:	vmull.p8	<illegal reg q8.5>, d0, d4
    33c8:			; <UNDEFINED> instruction: 0xf8df8200
    33cc:	cmncs	r2, r0, ror r9
    33d0:	ldrbtmi	r9, [sl], #-2063	; 0xfffff7f1
    33d4:	ldc	7, cr15, [lr], {254}	; 0xfe
    33d8:	vmull.p8	<illegal reg q8.5>, d0, d4
    33dc:			; <UNDEFINED> instruction: 0xf8df81b4
    33e0:	bls	4c9968 <log_oom_internal@plt+0x4c7a58>
    33e4:	ldrbtmi	r9, [r9], #-2063	; 0xfffff7f1
    33e8:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
    33ec:	vmull.p8	<illegal reg q8.5>, d0, d4
    33f0:			; <UNDEFINED> instruction: 0xf8df8324
    33f4:	cmncs	r1, r0, asr r9
    33f8:	ldrbtmi	r9, [sl], #-2063	; 0xfffff7f1
    33fc:	stc	7, cr15, [sl], {254}	; 0xfe
    3400:	vmull.p8	<illegal reg q8.5>, d0, d4
    3404:	stmdals	pc, {r0, r1, r5, r6, r7, r9, pc}	; <UNPREDICTABLE>
    3408:			; <UNDEFINED> instruction: 0xf886f002
    340c:	vmull.p8	<illegal reg q8.5>, d0, d4
    3410:	stmdals	pc, {r0, r3, r6, r7, r9, pc}	; <UNPREDICTABLE>
    3414:	ldc	7, cr15, [sl], #1016	; 0x3f8
    3418:	vmull.p8	<illegal reg q8.5>, d0, d4
    341c:	stmdals	pc, {r0, r1, r2, r3, r5, r7, r9, pc}	; <UNPREDICTABLE>
    3420:	ldc	7, cr15, [r4], #1016	; 0x3f8
    3424:	vmull.p8	<illegal reg q8.5>, d0, d4
    3428:	stmdals	pc, {r0, r2, r4, r7, r9, pc}	; <UNPREDICTABLE>
    342c:	stc	7, cr15, [lr], #1016	; 0x3f8
    3430:	vmull.p8	<illegal reg q8.5>, d0, d4
    3434:			; <UNDEFINED> instruction: 0xf8df85c1
    3438:			; <UNDEFINED> instruction: 0xad2e2910
    343c:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3440:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    3444:	ldmdbvs	r8, {r0, r4, fp, ip, sp, lr}
    3448:	bl	1141448 <log_oom_internal@plt+0x113f538>
    344c:	blge	429890 <log_oom_internal@plt+0x427980>
    3450:	movwls	r4, #5688	; 0x1638
    3454:	movwcs	r2, #512	; 0x200
    3458:			; <UNDEFINED> instruction: 0xf7fe9500
    345c:	mcrne	12, 0, lr, cr1, cr8, {7}
    3460:	ldrhi	pc, [sp, #704]	; 0x2c0
    3464:			; <UNDEFINED> instruction: 0xb1a39b11
    3468:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    346c:	ldmdals	r0, {r2, r4, r9, fp, sp, pc}
    3470:			; <UNDEFINED> instruction: 0xf7fe4479
    3474:	mcrne	12, 0, lr, cr4, cr8, {4}
    3478:	strhi	pc, [r5], -r0, asr #5
    347c:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3480:	ldrbtmi	r9, [fp], #-2324	; 0xfffff6ec
    3484:	ldcvc	8, cr9, [sl, #-68]	; 0xffffffbc
    3488:	bl	13c1488 <log_oom_internal@plt+0x13bf578>
    348c:			; <UNDEFINED> instruction: 0xf6ff1e04
    3490:			; <UNDEFINED> instruction: 0xf8dfa967
    3494:	ldrbtmi	r3, [fp], #-2244	; 0xfffff73c
    3498:	stccs	13, cr7, [r0], {28}
    349c:	strhi	pc, [sl, #64]!	; 0x40
    34a0:			; <UNDEFINED> instruction: 0xf7fe4620
    34a4:	stmdacs	r5, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    34a8:	ldmdbge	sl, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, ip, sp, lr, pc}^
    34ac:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    34b0:			; <UNDEFINED> instruction: 0xf0402800
    34b4:			; <UNDEFINED> instruction: 0xf8df859b
    34b8:	ldrbtmi	r7, [pc], #-2212	; 34c0 <log_oom_internal@plt+0x15b0>
    34bc:	ldrdls	pc, [r8], #-141	; 0xffffff73
    34c0:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    34c4:			; <UNDEFINED> instruction: 0xf0402800
    34c8:			; <UNDEFINED> instruction: 0xf8df858d
    34cc:	ldrbtmi	r4, [ip], #-2196	; 0xfffff76c
    34d0:	stcl	7, cr15, [r8], #1016	; 0x3f8
    34d4:			; <UNDEFINED> instruction: 0xf0402800
    34d8:			; <UNDEFINED> instruction: 0xf8df8580
    34dc:	ldrbtmi	r8, [r8], #2184	; 0x888
    34e0:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    34e4:			; <UNDEFINED> instruction: 0xf8d3447b
    34e8:			; <UNDEFINED> instruction: 0xf7fea03c
    34ec:	stmdacs	r0, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    34f0:	sbcshi	pc, lr, #64	; 0x40
    34f4:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    34f8:	smlsdxls	r2, fp, r4, r4
    34fc:			; <UNDEFINED> instruction: 0xf8df2100
    3500:	andcs	r7, r6, r0, ror r8
    3504:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3508:			; <UNDEFINED> instruction: 0xf8df447f
    350c:	ldrbtmi	ip, [sl], #-2156	; 0xfffff794
    3510:	ldrbtmi	r9, [ip], #775	; 0x307
    3514:	andsvc	pc, r0, #8388608	; 0x800000
    3518:	vshl.s8	d25, d4, d0
    351c:	stmib	sp, {r0, r2, r4, r6, r7, r8, r9, sp}^
    3520:	ldrtmi	r2, [sl], -r0, lsl #24
    3524:	andsge	pc, r8, sp, asr #17
    3528:			; <UNDEFINED> instruction: 0xf8cd3203
    352c:			; <UNDEFINED> instruction: 0x460c8014
    3530:	andls	pc, ip, sp, asr #17
    3534:	ldc	7, cr15, [r6], {254}	; 0xfe
    3538:	ldmdblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    353c:			; <UNDEFINED> instruction: 0xf000980f
    3540:	mcrne	15, 0, pc, cr4, cr11, {5}	; <UNPREDICTABLE>
    3544:	ldmge	r1, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}
    3548:	blt	fecc154c <log_oom_internal@plt+0xfecbf63c>
    354c:	stmdami	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3550:			; <UNDEFINED> instruction: 0xf8df4630
    3554:	vadd.i8	d18, d0, d28
    3558:			; <UNDEFINED> instruction: 0xf8df33d6
    355c:	ldrbtmi	r1, [ip], #-2088	; 0xfffff7d8
    3560:			; <UNDEFINED> instruction: 0xf502447a
    3564:	ldrbtmi	r7, [r9], #-716	; 0xfffffd34
    3568:	strtmi	r9, [r2], -r0, lsl #4
    356c:			; <UNDEFINED> instruction: 0xf7fe3203
    3570:	andcs	lr, r0, r4, ror ip
    3574:	bl	541574 <log_oom_internal@plt+0x53f664>
    3578:			; <UNDEFINED> instruction: 0xf77e2802
    357c:			; <UNDEFINED> instruction: 0xf8dfae70
    3580:	strtmi	r5, [r1], -r8, lsl #16
    3584:	stmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3588:	tstvc	r2, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    358c:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3590:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3594:			; <UNDEFINED> instruction: 0xf7ff4478
    3598:	andcs	fp, r0, r2, ror #18
    359c:	bl	4159c <log_oom_internal@plt+0x3f68c>
    35a0:			; <UNDEFINED> instruction: 0xf77f2802
    35a4:			; <UNDEFINED> instruction: 0xf8dfa8d9
    35a8:	strtmi	r5, [r1], -ip, ror #15
    35ac:	ubfxcs	pc, pc, #17, #9
    35b0:	orrscs	pc, pc, #64, 4
    35b4:	ubfxeq	pc, pc, #17, #5
    35b8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    35bc:			; <UNDEFINED> instruction: 0xf7fe4478
    35c0:	qadd8mi	fp, r1, r1
    35c4:			; <UNDEFINED> instruction: 0x47d8f8df
    35c8:			; <UNDEFINED> instruction: 0x27d8f8df
    35cc:	mvnmi	pc, #64, 4
    35d0:	ldrbtmi	r6, [ip], #-2472	; 0xfffff658
    35d4:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    35d8:			; <UNDEFINED> instruction: 0x47ccf8df
    35dc:	rscvc	pc, r0, #8388608	; 0x800000
    35e0:	andcs	r9, r3, r2
    35e4:	andls	r4, r0, #124, 8	; 0x7c000000
    35e8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    35ec:	ldc	7, cr15, [sl], #-1016	; 0xfffffc08
    35f0:	strb	r4, [ip], #1540	; 0x604
    35f4:			; <UNDEFINED> instruction: 0xf0004620
    35f8:	strmi	pc, [r5], -r9, asr #29
    35fc:			; <UNDEFINED> instruction: 0xf0002800
    3600:			; <UNDEFINED> instruction: 0xf8df818a
    3604:	strtmi	r1, [r8], -r8, lsr #15
    3608:			; <UNDEFINED> instruction: 0xf04f2300
    360c:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    3610:	b	141610 <log_oom_internal@plt+0x13f700>
    3614:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3618:	mvnhi	pc, r0
    361c:	bl	ff54161c <log_oom_internal@plt+0xff53f70c>
    3620:			; <UNDEFINED> instruction: 0xf0002800
    3624:			; <UNDEFINED> instruction: 0xf8df818b
    3628:			; <UNDEFINED> instruction: 0xf04f0788
    362c:			; <UNDEFINED> instruction: 0x462932ff
    3630:			; <UNDEFINED> instruction: 0xf7fe4478
    3634:			; <UNDEFINED> instruction: 0xf8dfea3e
    3638:	ldrbtmi	r3, [fp], #-1916	; 0xfffff884
    363c:	strtmi	r4, [r8], -r2, lsl #12
    3640:			; <UNDEFINED> instruction: 0xf7fe63da
    3644:	str	lr, [r8, #2548]!	; 0x9f4
    3648:			; <UNDEFINED> instruction: 0x076cf8df
    364c:	ldrbt	r4, [sp], #1144	; 0x478
    3650:			; <UNDEFINED> instruction: 0xf7fe2000
    3654:	stmdacs	r2, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    3658:	mcrge	7, 0, pc, cr1, cr14, {3}	; <UNPREDICTABLE>
    365c:	smmlspl	ip, pc, r8, pc	; <UNPREDICTABLE>
    3660:			; <UNDEFINED> instruction: 0xf8df4621
    3664:	vaba.s8	q9, q0, q6
    3668:			; <UNDEFINED> instruction: 0xf8df234d
    366c:	ldrbtmi	r0, [sp], #-1880	; 0xfffff8a8
    3670:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3674:	ldmlt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3678:	strtmi	r6, [r1], -sl, lsr #16
    367c:			; <UNDEFINED> instruction: 0x4748f8df
    3680:	movwmi	pc, #25152	; 0x6240	; <UNPREDICTABLE>
    3684:	ldrbtmi	r9, [ip], #-2067	; 0xfffff7ed
    3688:			; <UNDEFINED> instruction: 0xf8df9401
    368c:	andls	r4, r3, #64, 14	; 0x1000000
    3690:			; <UNDEFINED> instruction: 0x273cf8df
    3694:	andls	r4, r2, ip, ror r4
    3698:	ldrbtmi	r2, [sl], #-3
    369c:	sbcvc	pc, r4, #8388608	; 0x800000
    36a0:	strtmi	r9, [r2], -r0, lsl #4
    36a4:			; <UNDEFINED> instruction: 0xf7fe4402
    36a8:			; <UNDEFINED> instruction: 0x4604ebde
    36ac:			; <UNDEFINED> instruction: 0x4620e49f
    36b0:	b	1dc16b0 <log_oom_internal@plt+0x1dbf7a0>
    36b4:			; <UNDEFINED> instruction: 0xf77e2802
    36b8:	strtmi	sl, [r1], -fp, lsr #28
    36bc:			; <UNDEFINED> instruction: 0x4714f8df
    36c0:	vmul.i8	d22, d16, d24
    36c4:			; <UNDEFINED> instruction: 0xf8df53d9
    36c8:	ldrbtmi	r2, [ip], #-1808	; 0xfffff8f0
    36cc:			; <UNDEFINED> instruction: 0xf8df9401
    36d0:	ldrbtmi	r4, [sl], #-1804	; 0xfffff8f4
    36d4:			; <UNDEFINED> instruction: 0xf5029002
    36d8:	ldrbtmi	r7, [ip], #-706	; 0xfffffd3e
    36dc:	str	r2, [sp, #-3]!
    36e0:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    36e4:	bicmi	pc, pc, #64, 4
    36e8:	usatmi	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    36ec:			; <UNDEFINED> instruction: 0xf8df2100
    36f0:	ldrbtmi	r5, [sl], #-1784	; 0xfffff908
    36f4:	andcc	r4, r3, #124, 8	; 0x7c000000
    36f8:			; <UNDEFINED> instruction: 0xf504447d
    36fc:	andcs	r7, r7, r5, lsl #8
    3700:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3704:			; <UNDEFINED> instruction: 0xf7fe9209
    3708:			; <UNDEFINED> instruction: 0xf8dfebae
    370c:	ldrbtmi	r3, [fp], #-1760	; 0xfffff920
    3710:	stmdbcs	r0, {r0, r3, r4, r6, r9, fp, sp, lr}
    3714:	svcge	0x00e2f47e
    3718:	tstls	r8, r8, lsl #12
    371c:	b	104171c <log_oom_internal@plt+0x103f80c>
    3720:			; <UNDEFINED> instruction: 0xf77e2806
    3724:			; <UNDEFINED> instruction: 0xf8dfafd6
    3728:	vmax.s8	<illegal reg q10.5>, q8, q4
    372c:	bls	25467c <log_oom_internal@plt+0x25276c>
    3730:	ldrbtmi	r2, [sp], #-7
    3734:	strls	r9, [r0], #-2312	; 0xfffff6f8
    3738:			; <UNDEFINED> instruction: 0xf7fe9501
    373c:			; <UNDEFINED> instruction: 0xf7feeb94
    3740:			; <UNDEFINED> instruction: 0xf7febfc8
    3744:	mulcs	r0, sl, sl
    3748:	b	ac1748 <log_oom_internal@plt+0xabf838>
    374c:			; <UNDEFINED> instruction: 0xf77f2802
    3750:			; <UNDEFINED> instruction: 0xf8dfa803
    3754:	strtmi	r5, [r1], -r0, lsr #13
    3758:			; <UNDEFINED> instruction: 0x269cf8df
    375c:	msrvc	CPSR_fx, #1325400064	; 0x4f000000
    3760:			; <UNDEFINED> instruction: 0x0698f8df
    3764:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3768:			; <UNDEFINED> instruction: 0xf7fe4478
    376c:			; <UNDEFINED> instruction: 0xf8dfbebb
    3770:			; <UNDEFINED> instruction: 0x46504690
    3774:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3778:	movwcs	pc, #29248	; 0x7240	; <UNPREDICTABLE>
    377c:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    3780:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    3784:	andsvc	pc, r7, #8388608	; 0x800000
    3788:	andls	r4, r0, #2030043136	; 0x79000000
    378c:	andcc	r4, r3, #35651584	; 0x2200000
    3790:	bl	18c1790 <log_oom_internal@plt+0x18bf880>
    3794:	vmla.i8	d22, d16, d24
    3798:			; <UNDEFINED> instruction: 0xf8df5335
    379c:	tstcs	r0, r0, ror r6
    37a0:			; <UNDEFINED> instruction: 0x266cf8df
    37a4:			; <UNDEFINED> instruction: 0xf8df447d
    37a8:	ldrbtmi	r4, [sl], #-1644	; 0xfffff994
    37ac:	ldrbtmi	r9, [ip], #-2
    37b0:	sbcsvc	pc, r8, #8388608	; 0x800000
    37b4:	andcs	r9, r3, r1, lsl #8
    37b8:	strtmi	r9, [sl], -r0, lsl #4
    37bc:			; <UNDEFINED> instruction: 0xf06f4402
    37c0:			; <UNDEFINED> instruction: 0xf7fe0415
    37c4:			; <UNDEFINED> instruction: 0xf7ffeb50
    37c8:	andcs	fp, r0, r3, ror r9
    37cc:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    37d0:			; <UNDEFINED> instruction: 0xf77e2802
    37d4:			; <UNDEFINED> instruction: 0xf8dfafc1
    37d8:	strtmi	r5, [r1], -r0, asr #12
    37dc:			; <UNDEFINED> instruction: 0x263cf8df
    37e0:	msrvc	CPSR_fc, #1325400064	; 0x4f000000
    37e4:			; <UNDEFINED> instruction: 0x0638f8df
    37e8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    37ec:			; <UNDEFINED> instruction: 0xf7fe4478
    37f0:	ldmibvs	r8!, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, pc}
    37f4:	b	fe8417f4 <log_oom_internal@plt+0xfe83f8e4>
    37f8:			; <UNDEFINED> instruction: 0x1628f8df
    37fc:			; <UNDEFINED> instruction: 0xf04f9b08
    3800:	ldrbtmi	r3, [r9], #-767	; 0xfffffd01
    3804:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3808:	stmdacs	r0, {r0, r2, r9, sl, lr}
    380c:	ldrbthi	pc, [r0], #-0	; <UNPREDICTABLE>
    3810:	b	ff6c1810 <log_oom_internal@plt+0xff6bf900>
    3814:	stmdacs	r0, {r2, r9, sl, lr}
    3818:			; <UNDEFINED> instruction: 0xf7fed14b
    381c:	stmdacs	r2, {r1, r6, r7, r8, fp, sp, lr, pc}
    3820:	ldrthi	pc, [fp], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    3824:	ldreq	pc, [r5], #-111	; 0xffffff91
    3828:	andcs	lr, r0, r3, asr r5
    382c:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3830:	vsub.i8	d2, d0, d6
    3834:			; <UNDEFINED> instruction: 0xf8df8169
    3838:	andcs	r3, r1, #240, 10	; 0x3c000000
    383c:	subsvs	r4, sl, fp, ror r4
    3840:	svclt	0x0074f7fe
    3844:			; <UNDEFINED> instruction: 0xf7fe2000
    3848:	stmdacs	r2, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    384c:	mvnhi	pc, #0, 6
    3850:	rsclt	r4, r4, #100, 4	; 0x40000006
    3854:			; <UNDEFINED> instruction: 0xf7ff4264
    3858:			; <UNDEFINED> instruction: 0xf8dfbb9a
    385c:			; <UNDEFINED> instruction: 0x462125d0
    3860:	strbvc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    3864:	bicpl	pc, lr, #64, 4
    3868:	strbmi	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    386c:	ldrbtmi	r4, [pc], #-1146	; 3874 <log_oom_internal@plt+0x1964>
    3870:	sbcvc	pc, r2, #8388608	; 0x800000
    3874:	andcs	r4, r3, ip, ror r4
    3878:	strls	r9, [r1, -r2, lsl #10]
    387c:	andcs	lr, r0, lr, asr r4
    3880:			; <UNDEFINED> instruction: 0xf7fe9108
    3884:	stmdbls	r8, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    3888:	vsub.i8	d2, d0, d2
    388c:	submi	r8, ip, #234	; 0xea
    3890:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3894:	stcllt	7, cr15, [r7], #1016	; 0x3f8
    3898:	stmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    389c:	vsub.i8	d2, d0, d2
    38a0:	stmdals	lr, {r0, r2, r4, r5, sl, pc}
    38a4:	ldrbeq	pc, [lr], #-111	; 0xffffff91	; <UNPREDICTABLE>
    38a8:			; <UNDEFINED> instruction: 0xf47e2800
    38ac:			; <UNDEFINED> instruction: 0xf7fead37
    38b0:			; <UNDEFINED> instruction: 0xf8dfbd37
    38b4:			; <UNDEFINED> instruction: 0xf04f0584
    38b8:			; <UNDEFINED> instruction: 0x462932ff
    38bc:			; <UNDEFINED> instruction: 0xf7fe4478
    38c0:			; <UNDEFINED> instruction: 0x4604e8f8
    38c4:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sp, lr}
    38c8:	cmphi	r3, r0	; <UNPREDICTABLE>
    38cc:			; <UNDEFINED> instruction: 0xf7fe9808
    38d0:	stmdacs	r6, {r3, r5, r6, r8, fp, sp, lr, pc}
    38d4:	teqhi	r7, r0, lsl #6	; <UNPREDICTABLE>
    38d8:	ldrbt	r9, [sl], #3080	; 0xc08
    38dc:	b	feac18dc <log_oom_internal@plt+0xfeabf9cc>
    38e0:	andcs	r4, r0, r3, lsl #12
    38e4:			; <UNDEFINED> instruction: 0xf7fe681c
    38e8:	stmdacs	r2, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
    38ec:	blge	12c16f0 <log_oom_internal@plt+0x12bf7e0>
    38f0:			; <UNDEFINED> instruction: 0xf8df4621
    38f4:	ldmdals	r1, {r3, r6, r8, sl, lr}
    38f8:	movwpl	pc, #21056	; 0x5240	; <UNPREDICTABLE>
    38fc:	strbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    3900:	strls	r4, [r1], #-1148	; 0xfffffb84
    3904:	ldrmi	pc, [ip, #-2271]!	; 0xfffff721
    3908:	andls	r4, r2, sl, ror r4
    390c:	rscvc	pc, r0, #8388608	; 0x800000
    3910:	andcs	r4, r3, ip, ror r4
    3914:	strtmi	lr, [r0], -r7, ror #12
    3918:	stc2	0, cr15, [r2]
    391c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3920:	mcrge	4, 3, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    3924:	strtmi	sl, [r0], -lr, lsr #18
    3928:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    392c:	vmlal.s8	q9, d0, d0
    3930:	stmdals	lr!, {r4, r7, r8, r9, pc}
    3934:	b	41934 <log_oom_internal@plt+0x3fa24>
    3938:	strbt	r4, [r2], -r5, lsl #12
    393c:	strtmi	r4, [r8], -r4, lsl #12
    3940:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3944:			; <UNDEFINED> instruction: 0xf6ff2c00
    3948:			; <UNDEFINED> instruction: 0xf7fea8b3
    394c:	strcs	fp, [r0], #-3719	; 0xfffff179
    3950:	stclt	7, cr15, [r9], {254}	; 0xfe
    3954:			; <UNDEFINED> instruction: 0xf7fe2000
    3958:	stmdacs	r2, {r2, r5, r8, fp, sp, lr, pc}
    395c:	mrcge	7, 7, APSR_nzcv, cr12, cr14, {3}
    3960:	strbtpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3964:			; <UNDEFINED> instruction: 0xf8df4621
    3968:	vst3.<illegal width 64>	{d18-d20}, [pc :128], r4
    396c:			; <UNDEFINED> instruction: 0xf8df732f
    3970:	ldrbtmi	r0, [sp], #-1248	; 0xfffffb20
    3974:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    3978:	ldclt	7, cr15, [r4, #1016]!	; 0x3f8
    397c:			; <UNDEFINED> instruction: 0xf7fe2000
    3980:	stmdacs	r2, {r4, r8, fp, sp, lr, pc}
    3984:	mcrge	7, 7, pc, cr8, cr14, {3}	; <UNPREDICTABLE>
    3988:	strbpl	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    398c:			; <UNDEFINED> instruction: 0xf8df4621
    3990:	vst3.<illegal width 64>	{d18-d20}, [pc], r8
    3994:			; <UNDEFINED> instruction: 0xf8df732e
    3998:	ldrbtmi	r0, [sp], #-1220	; 0xfffffb3c
    399c:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    39a0:	stclt	7, cr15, [r0, #1016]!	; 0x3f8
    39a4:			; <UNDEFINED> instruction: 0xf7fe2000
    39a8:	stmdacs	r2, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    39ac:	mrcge	7, 6, APSR_nzcv, cr4, cr14, {3}
    39b0:	strtpl	pc, [ip], #2271	; 0x8df
    39b4:			; <UNDEFINED> instruction: 0xf8df4621
    39b8:	vst3.32	{d18-d20}, [pc :128], ip
    39bc:			; <UNDEFINED> instruction: 0xf8df732d
    39c0:	ldrbtmi	r0, [sp], #-1192	; 0xfffffb58
    39c4:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    39c8:	stclt	7, cr15, [ip, #1016]	; 0x3f8
    39cc:			; <UNDEFINED> instruction: 0xf7fe2000
    39d0:	stmdacs	r2, {r3, r5, r6, r7, fp, sp, lr, pc}
    39d4:	mcrge	7, 6, pc, cr0, cr14, {3}	; <UNPREDICTABLE>
    39d8:	ldrpl	pc, [r0], #2271	; 0x8df
    39dc:			; <UNDEFINED> instruction: 0xf8df4621
    39e0:	vst3.32	{d18-d20}, [pc :64], r0
    39e4:			; <UNDEFINED> instruction: 0xf8df732c
    39e8:	ldrbtmi	r0, [sp], #-1164	; 0xfffffb74
    39ec:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    39f0:	ldcllt	7, cr15, [r8, #-1016]!	; 0xfffffc08
    39f4:	strcc	pc, [r0], #2271	; 0x8df
    39f8:	rsbsmi	pc, r4, #64, 4
    39fc:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a00:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3a04:	movwvc	pc, #1283	; 0x503	; <UNPREDICTABLE>
    3a08:			; <UNDEFINED> instruction: 0xf7fe3103
    3a0c:	strmi	lr, [r4], -r2, lsl #21
    3a10:			; <UNDEFINED> instruction: 0xf8dfe795
    3a14:	ldrbtmi	r7, [pc], #-1132	; 3a1c <log_oom_internal@plt+0x1b0c>
    3a18:	bllt	ff741a18 <log_oom_internal@plt+0xff73fb08>
    3a1c:	strbthi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a20:			; <UNDEFINED> instruction: 0xf7fe44f8
    3a24:			; <UNDEFINED> instruction: 0xf8dfbbe9
    3a28:	ldrbtmi	r4, [ip], #-1120	; 0xfffffba0
    3a2c:	bllt	ff741a2c <log_oom_internal@plt+0xff73fb1c>
    3a30:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a34:			; <UNDEFINED> instruction: 0xf7fe447b
    3a38:	andcs	fp, r0, ip, ror #23
    3a3c:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a40:			; <UNDEFINED> instruction: 0xf77e2802
    3a44:			; <UNDEFINED> instruction: 0xf8dfae89
    3a48:	strtmi	r5, [r1], -r8, asr #8
    3a4c:	strbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a50:	msrvc	CPSR_fxc, #1325400064	; 0x4f000000
    3a54:	strbeq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a58:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3a5c:			; <UNDEFINED> instruction: 0xf7fe4478
    3a60:	strtmi	fp, [r8], -r1, asr #26
    3a64:	ldrtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a68:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a6c:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a70:	strls	r4, [r1], #-1148	; 0xfffffb84
    3a74:	strtmi	pc, [ip], #-2271	; 0xfffff721
    3a78:			; <UNDEFINED> instruction: 0xf502447a
    3a7c:	stmdbls	r8, {r1, r3, r9, ip, sp, lr}
    3a80:	andls	r4, r0, #124, 8	; 0x7c000000
    3a84:	cmpcs	r3, #64, 4	; <UNPREDICTABLE>
    3a88:	andls	r4, r2, r2, lsr #12
    3a8c:	strmi	r2, [r2], #-3
    3a90:	stmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a94:			; <UNDEFINED> instruction: 0xf7fe4604
    3a98:	andcs	fp, r0, r6, ror #23
    3a9c:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3aa0:	vsub.i8	d2, d0, d2
    3aa4:	rsbmi	r8, r4, #181	; 0xb5
    3aa8:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3aac:	bllt	ff701aac <log_oom_internal@plt+0xff6ffb9c>
    3ab0:	ldrbtmi	r4, [fp], #-3069	; 0xfffff403
    3ab4:	strcs	lr, [r0, #-1313]	; 0xfffffadf
    3ab8:	ldrls	r4, [r3, #-1540]	; 0xfffff9fc
    3abc:	suble	r2, r0, r0, lsl #16
    3ac0:			; <UNDEFINED> instruction: 0xf7fe4628
    3ac4:	stmdacs	r2, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    3ac8:			; <UNDEFINED> instruction: 0x462cdc31
    3acc:	strdcs	r4, [r0, -r7]
    3ad0:	vpmin.s8	q10, q8, <illegal reg q11.5>
    3ad4:	ldrbtmi	r5, [r8], #-785	; 0xfffffcef
    3ad8:	ldrbtmi	r9, [sl], #-1282	; 0xfffffafe
    3adc:	andcs	r6, r3, r5, lsl #19
    3ae0:	cfldrdmi	mvd9, [r4], #4
    3ae4:	bmi	ffd28300 <log_oom_internal@plt+0xffd263f0>
    3ae8:	strls	r4, [r6, #-1148]	; 0xfffffb84
    3aec:	tstls	r4, sl, ror r4
    3af0:	rscvc	pc, r0, #8388608	; 0x800000
    3af4:	andls	r9, r0, #-1073741824	; 0xc0000000
    3af8:	strmi	r4, [r2], #-1570	; 0xfffff9de
    3afc:	ldreq	pc, [r5], #-111	; 0xffffff91
    3b00:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b04:	blt	1101b08 <log_oom_internal@plt+0x10ffbf8>
    3b08:	vadd.i8	q10, q8, q14
    3b0c:	bmi	ffb14a84 <log_oom_internal@plt+0xffb12b74>
    3b10:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    3b14:	ldrbtmi	r4, [sl], #-3307	; 0xfffff315
    3b18:			; <UNDEFINED> instruction: 0xf502447c
    3b1c:	stmib	sp, {r0, r2, r9, ip, sp, lr}^
    3b20:	strmi	r2, [r2], -r0, lsl #8
    3b24:	andcc	r2, r3, #7
    3b28:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b2c:	ldmdbge	r3, {r0, r1, r7, r9, sl, sp, lr, pc}
    3b30:			; <UNDEFINED> instruction: 0xf7fd4620
    3b34:	ldcls	15, cr14, [r3, #-544]	; 0xfffffde0
    3b38:	sbcle	r2, r6, r0, lsl #26
    3b3c:	ldrbtmi	r4, [ip], #-3298	; 0xfffff31e
    3b40:	strmi	lr, [r5], -r4, asr #15
    3b44:	svcmi	0x00e1e7c2
    3b48:	movvs	pc, #1325400064	; 0x4f000000
    3b4c:	andcs	r4, r7, r0, ror #21
    3b50:	smlsdxls	r1, pc, r4, r4	; <UNPREDICTABLE>
    3b54:	ldrbtmi	r4, [sl], #-4063	; 0xfffff021
    3b58:			; <UNDEFINED> instruction: 0xf5029908
    3b5c:	ldrbtmi	r7, [pc], #-736	; 3b64 <log_oom_internal@plt+0x1c54>
    3b60:	andls	r9, r0, #33554432	; 0x2000000
    3b64:	andcc	r4, r3, #60817408	; 0x3a00000
    3b68:			; <UNDEFINED> instruction: 0xf7fe460c
    3b6c:			; <UNDEFINED> instruction: 0xf7ffe97c
    3b70:	blmi	ff672a38 <log_oom_internal@plt+0xff670b28>
    3b74:	rscsmi	pc, lr, #64, 4
    3b78:	ldrbtmi	r4, [fp], #-2520	; 0xfffff628
    3b7c:			; <UNDEFINED> instruction: 0xf5034479
    3b80:	smlattcc	r3, r0, r3, r7
    3b84:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b88:			; <UNDEFINED> instruction: 0xf7ff4604
    3b8c:	ldmdals	r0, {r1, r5, r7, r8, r9, fp, ip, sp, pc}
    3b90:	ldc2	0, cr15, [r2], {0}
    3b94:	strbtvc	lr, [r0], #2560	; 0xa00
    3b98:	ldmiblt	r9!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b9c:			; <UNDEFINED> instruction: 0x4628a913
    3ba0:			; <UNDEFINED> instruction: 0xf960f001
    3ba4:	blle	2cb3bc <log_oom_internal@plt+0x2c94ac>
    3ba8:	bichi	pc, pc, r0
    3bac:			; <UNDEFINED> instruction: 0xf0002c01
    3bb0:	andcs	r8, r0, r3, lsr #3
    3bb4:	svc	0x00f4f7fd
    3bb8:	stcle	8, cr2, [sp], {2}
    3bbc:	ldreq	pc, [r5], #-111	; 0xffffff91
    3bc0:	stccs	13, cr9, [r0, #-76]	; 0xffffffb4
    3bc4:	stmibge	r3!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    3bc8:			; <UNDEFINED> instruction: 0xf7fe4628
    3bcc:			; <UNDEFINED> instruction: 0x2c00e954
    3bd0:	blge	ff2416d4 <log_oom_internal@plt+0xff23f7c4>
    3bd4:	ldmiblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bd8:	strmi	lr, [r3, #-2509]	; 0xfffff633
    3bdc:	stfmie	f2, [r0], {22}
    3be0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3be4:	vpmin.s8	d20, d16, d31
    3be8:	ldrbtmi	r4, [ip], #-914	; 0xfffffc6e
    3bec:	ldrbtmi	r4, [sl], #-2238	; 0xfffff742
    3bf0:	ldrbtmi	r9, [r8], #-1282	; 0xfffffafe
    3bf4:	rscvc	pc, lr, #8388608	; 0x800000
    3bf8:	andcs	r9, r3, r1
    3bfc:	strtmi	r9, [r2], -r0, lsl #4
    3c00:			; <UNDEFINED> instruction: 0xf7fe3203
    3c04:			; <UNDEFINED> instruction: 0x4604e930
    3c08:	stccs	13, cr9, [r0, #-76]	; 0xffffffb4
    3c0c:			; <UNDEFINED> instruction: 0xe7ded1dc
    3c10:			; <UNDEFINED> instruction: 0x462148b6
    3c14:	vpmin.s8	d20, d16, d22
    3c18:	ldrbtmi	r2, [r8], #-858	; 0xfffffca6
    3c1c:	ldrbtmi	r4, [sl], #-4021	; 0xfffff04b
    3c20:	andvc	pc, sl, #8388608	; 0x800000
    3c24:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    3c28:	strmi	r2, [r2], -r0, lsl #14
    3c2c:	andcc	r2, r3, #3
    3c30:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c34:			; <UNDEFINED> instruction: 0xf7fe4604
    3c38:	svclt	0x0000bb16
    3c3c:	andeq	r4, r0, r2, asr #16
    3c40:	ldrdeq	r3, [r0], -sl
    3c44:	andeq	r4, r0, r6, lsr #22
    3c48:	andeq	r3, r0, sl, lsr r7
    3c4c:	ldrdeq	r4, [r0], -ip
    3c50:	andeq	r3, r0, sl, lsl #11
    3c54:	andeq	r3, r0, r2, lsl r7
    3c58:			; <UNDEFINED> instruction: 0x00004ab4
    3c5c:	andeq	r3, r0, r2, ror #10
    3c60:	andeq	r3, r0, r2, lsl r9
    3c64:	andeq	r3, r0, r6, asr #10
    3c68:	muleq	r0, r2, sl
    3c6c:	andeq	r3, r0, r8, asr #9
    3c70:	andeq	r4, r0, r2, lsl sl
    3c74:	andeq	r3, r0, r8, lsr #17
    3c78:	andeq	r4, r0, ip, ror #19
    3c7c:	muleq	r0, r8, r4
    3c80:	andeq	r3, r0, ip, ror #8
    3c84:			; <UNDEFINED> instruction: 0x000049b6
    3c88:	andeq	r4, r0, ip, lsl #7
    3c8c:	andeq	r4, r0, sl, lsl #6
    3c90:	andeq	r4, r0, r2, ror r9
    3c94:	muleq	r0, r8, r5
    3c98:	andeq	r4, r0, sl, lsr r9
    3c9c:	andeq	r3, r0, r8, ror #7
    3ca0:	andeq	r3, r0, r0, ror r5
    3ca4:	andeq	r4, r0, r2, lsl r9
    3ca8:	andeq	r3, r0, r0, asr #7
    3cac:	andeq	r4, r0, r0, asr #6
    3cb0:	ldrdeq	r4, [r0], -r2
    3cb4:	andeq	r3, r0, r0, lsl #7
    3cb8:	muleq	r0, lr, r8
    3cbc:	andeq	r3, r0, r4, asr #6
    3cc0:	andeq	r3, r0, r8, ror #11
    3cc4:	andeq	r4, r0, r0, ror #16
    3cc8:	andeq	r4, r0, lr, lsl #5
    3ccc:	andeq	r3, r0, r8, lsl #6
    3cd0:	andeq	r3, r0, r8, ror r7
    3cd4:	andeq	r5, r1, sl, asr #29
    3cd8:	andeq	r5, r1, r2, asr #29
    3cdc:	andeq	r4, r0, r6, asr r3
    3ce0:	strdeq	r4, [r0], -lr
    3ce4:	andeq	r3, r0, r6, lsr #5
    3ce8:	andeq	r3, r0, sl, lsl r4
    3cec:			; <UNDEFINED> instruction: 0x000047bc
    3cf0:	andeq	r3, r0, sl, ror #4
    3cf4:	andeq	r3, r0, sl, asr #4
    3cf8:	muleq	r0, r4, r7
    3cfc:	andeq	r4, r0, lr, asr r4
    3d00:	andeq	r5, r1, r6, lsl #28
    3d04:	andeq	r4, r0, sl, asr #3
    3d08:	andeq	r4, r0, r8, lsr r7
    3d0c:	andeq	r3, r0, r6, ror #3
    3d10:	andeq	r3, r0, r0, ror r3
    3d14:	andeq	r4, r0, r2, lsl r7
    3d18:	andeq	r3, r0, r0, asr #3
    3d1c:	muleq	r1, lr, sp
    3d20:	andeq	r3, r0, sl, ror r5
    3d24:	muleq	r0, r4, r5
    3d28:	andeq	r5, r1, r8, lsl #26
    3d2c:	strdeq	r5, [r1], -r8
    3d30:	andeq	r4, r0, r6, asr #12
    3d34:	strdeq	r3, [r0], -r4
    3d38:	andeq	r4, r0, lr, lsr #9
    3d3c:	andeq	r4, r0, r6, lsr #9
    3d40:	andeq	r4, r0, sl, asr r1
    3d44:	andeq	r3, r0, sl, lsr #10
    3d48:	andeq	r5, r1, r4, asr #23
    3d4c:	andeq	r5, r1, lr, lsl ip
    3d50:	andeq	r3, r0, r0, lsr r2
    3d54:	ldrdeq	r5, [r1], -lr
    3d58:	andeq	r5, r1, sl, asr #23
    3d5c:			; <UNDEFINED> instruction: 0x000043ba
    3d60:	andeq	r4, r0, r6, lsr #7
    3d64:	muleq	r0, r6, r3
    3d68:	andeq	r5, r1, ip, ror fp
    3d6c:	andeq	r4, r0, ip, ror r3
    3d70:	andeq	r2, r0, r0, ror pc
    3d74:			; <UNDEFINED> instruction: 0x000044ba
    3d78:	strdeq	r4, [r0], -r6
    3d7c:	andeq	r2, r0, sl, lsl pc
    3d80:	andeq	r4, r0, r8, ror #8
    3d84:	andeq	r3, r0, lr, ror #3
    3d88:	muleq	r0, r4, r0
    3d8c:	andeq	r4, r0, r6, lsr r4
    3d90:	andeq	r2, r0, r4, ror #29
    3d94:	andeq	r3, r0, ip, rrx
    3d98:	andeq	r4, r0, lr, lsl #8
    3d9c:			; <UNDEFINED> instruction: 0x00002ebc
    3da0:	andeq	r3, r0, r2, lsl #27
    3da4:	strdeq	r4, [r0], -r2
    3da8:	muleq	r0, r4, lr
    3dac:	andeq	r3, r0, r6, asr #29
    3db0:	ldrdeq	r3, [r0], -r4
    3db4:	andeq	r5, r1, r6, lsr #20
    3db8:	strdeq	r3, [r0], -r0
    3dbc:			; <UNDEFINED> instruction: 0x00002fb6
    3dc0:	andeq	r4, r0, r8, asr r3
    3dc4:	andeq	r2, r0, r6, lsl #28
    3dc8:	andeq	r3, r0, r2, lsl lr
    3dcc:	andeq	r2, r0, r4, ror #27
    3dd0:	andeq	r4, r0, lr, lsr #6
    3dd4:	andeq	r3, r0, sl, lsr #31
    3dd8:	strdeq	r4, [r0], -r6
    3ddc:	muleq	r0, lr, sp
    3de0:	andeq	r2, r0, r6, lsl #27
    3de4:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3de8:	strdeq	r3, [r0], -r8
    3dec:	andeq	r5, r1, r2, asr r9
    3df0:	ldrdeq	r3, [r0], -lr
    3df4:	andeq	r2, r0, r0, asr #29
    3df8:	andeq	r4, r0, r2, ror #4
    3dfc:	andeq	r2, r0, r0, lsl sp
    3e00:	strdeq	r2, [r0], -r8
    3e04:	andeq	r4, r0, r6, asr #4
    3e08:	andeq	r3, r0, r8, ror #25
    3e0c:	ldrdeq	r2, [r0], -r4
    3e10:	andeq	r4, r0, lr, lsl r2
    3e14:	andeq	r3, r0, lr, ror sp
    3e18:	andeq	r2, r0, ip, lsr lr
    3e1c:	ldrdeq	r4, [r0], -lr
    3e20:	andeq	r2, r0, ip, lsl #25
    3e24:	ldrdeq	r3, [r0], -r2
    3e28:	andeq	r5, r1, r8, asr #15
    3e2c:	andeq	r4, r0, ip, asr r1
    3e30:			; <UNDEFINED> instruction: 0x00002eb2
    3e34:	andeq	r2, r0, r4, lsl #24
    3e38:	andeq	r3, r0, r8, asr #24
    3e3c:	andeq	r2, r0, r8, lsr pc
    3e40:	andeq	r4, r0, r0, asr #1
    3e44:	andeq	r2, r0, r8, ror #22
    3e48:			; <UNDEFINED> instruction: 0x00002cb2
    3e4c:	andeq	r4, r0, r4, asr r0
    3e50:	andeq	r2, r0, r2, lsl #22
    3e54:	andeq	r2, r0, sl, lsl #25
    3e58:	andeq	r4, r0, ip, lsr #32
    3e5c:	ldrdeq	r2, [r0], -sl
    3e60:	andeq	r2, r0, r2, ror #24
    3e64:	andeq	r4, r0, r4
    3e68:			; <UNDEFINED> instruction: 0x00002ab2
    3e6c:	andeq	r2, r0, sl, lsr ip
    3e70:	ldrdeq	r3, [r0], -ip
    3e74:	andeq	r2, r0, sl, lsl #21
    3e78:	andeq	r3, r0, r8, asr #31
    3e7c:	andeq	r2, r0, r6, ror sl
    3e80:	andeq	r2, r0, r6, asr #22
    3e84:	andeq	r2, r0, ip, lsr fp
    3e88:	andeq	r2, r0, lr, lsr fp
    3e8c:	andeq	r2, r0, r4, lsr fp
    3e90:	andeq	r2, r0, ip, asr #23
    3e94:	andeq	r3, r0, lr, ror #30
    3e98:	andeq	r2, r0, ip, lsl sl
    3e9c:	andeq	r3, r0, ip, ror #26
    3ea0:	andeq	r3, r0, r0, asr pc
    3ea4:	strdeq	r2, [r0], -r8
    3ea8:			; <UNDEFINED> instruction: 0x00002ab6
    3eac:	andeq	r5, r1, sl, lsl #11
    3eb0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3eb4:	muleq	r0, r0, r9
    3eb8:	ldrdeq	r3, [r0], -ip
    3ebc:	andeq	r2, r0, r6, ror #18
    3ec0:			; <UNDEFINED> instruction: 0x00003eb2
    3ec4:	andeq	r3, r0, r8, lsr fp
    3ec8:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    3ecc:	andeq	r3, r0, r8, asr #19
    3ed0:	andeq	r3, r0, r2, ror lr
    3ed4:	andeq	r2, r0, sl, lsl r9
    3ed8:	andeq	r3, r0, lr, asr #28
    3edc:	strdeq	r2, [r0], -ip
    3ee0:	andeq	r2, r0, lr, lsl #17
    3ee4:	ldrdeq	r3, [r0], -sl
    3ee8:	andeq	r3, r0, r6, lsr #19
    3eec:	andeq	r2, r0, lr, asr r8
    3ef0:	andeq	r3, r0, sl, lsr #27
    3ef4:	andeq	r2, r0, r0, lsl #21
    3ef8:	stmdavs	r8!, {r0, r1, r4, r8, sl, fp, ip, pc}
    3efc:	svc	0x00f6f7fd
    3f00:	ldrbtmi	r4, [fp], #-2989	; 0xfffff453
    3f04:	bicsvs	r4, r8, #7340032	; 0x700000
    3f08:	eorsle	r2, fp, r0, lsl #16
    3f0c:			; <UNDEFINED> instruction: 0xf7fd2000
    3f10:	stmdacs	r6, {r3, r6, r9, sl, fp, sp, lr, pc}
    3f14:	mrcge	7, 2, APSR_nzcv, cr8, cr15, {3}
    3f18:	vadd.f32	d20, d16, d24
    3f1c:	bmi	fea14d8c <log_oom_internal@plt+0xfea12e7c>
    3f20:	ldrbtmi	r2, [sp], #-256	; 0xffffff00
    3f24:	cfstr32mi	mvfx9, [r7, #4]!
    3f28:			; <UNDEFINED> instruction: 0xf502447a
    3f2c:	andcs	r7, r7, lr, ror #5
    3f30:	andls	r4, r0, #2097152000	; 0x7d000000
    3f34:	strtmi	r9, [sl], -r2, lsl #14
    3f38:			; <UNDEFINED> instruction: 0xf7fd3203
    3f3c:	ldcls	15, cr14, [r3, #-592]	; 0xfffffdb0
    3f40:			; <UNDEFINED> instruction: 0xf47f2d00
    3f44:			; <UNDEFINED> instruction: 0xf7ffae41
    3f48:	strtmi	fp, [r0], -sp, lsl #20
    3f4c:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3f50:			; <UNDEFINED> instruction: 0xf77f2802
    3f54:	blmi	fe72f828 <log_oom_internal@plt+0xfe72d918>
    3f58:	bmi	fe70c3b8 <log_oom_internal@plt+0xfe70a4a8>
    3f5c:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    3f60:	ldrbtmi	r4, [fp], #-2203	; 0xfffff765
    3f64:			; <UNDEFINED> instruction: 0xf503447a
    3f68:	ldrbtmi	r7, [r8], #-1006	; 0xfffffc12
    3f6c:	andls	r9, r1, r0, lsl #6
    3f70:	vhsub.s8	d19, d0, d3
    3f74:	andcs	r4, r3, lr, lsl #7
    3f78:	strls	r9, [r2, #-1283]	; 0xfffffafd
    3f7c:	svc	0x0072f7fd
    3f80:	strb	r4, [r1], -r4, lsl #12
    3f84:			; <UNDEFINED> instruction: 0xf44f4b93
    3f88:	ldmibmi	r3, {r0, r1, r4, r7, r9, sp, lr}
    3f8c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3f90:	mvnvc	pc, #12582912	; 0xc00000
    3f94:			; <UNDEFINED> instruction: 0xf7fd3103
    3f98:			; <UNDEFINED> instruction: 0x4604efbc
    3f9c:	andcs	lr, r0, r4, lsr r6
    3fa0:			; <UNDEFINED> instruction: 0xf7fd9108
    3fa4:	stmdbls	r8, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3fa8:	vsub.i8	d2, d0, d2
    3fac:	submi	r8, ip, #229	; 0xe5
    3fb0:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    3fb4:	bllt	ff541fb4 <log_oom_internal@plt+0xff5400a4>
    3fb8:			; <UNDEFINED> instruction: 0xf7fd2000
    3fbc:	stmdacs	r2, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    3fc0:	blge	ff2c1dc0 <log_oom_internal@plt+0xff2bfeb0>
    3fc4:	strtmi	r4, [r1], -r5, lsl #27
    3fc8:	vst1.32	{d20-d21}, [pc], r5
    3fcc:	stmmi	r5, {r4, r5, r8, r9, ip, sp, lr}
    3fd0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    3fd4:			; <UNDEFINED> instruction: 0xf7fe4478
    3fd8:			; <UNDEFINED> instruction: 0xf8dfba85
    3fdc:	ldrbtmi	r8, [r8], #524	; 0x20c
    3fe0:	blt	1fc1fe4 <log_oom_internal@plt+0x1fc00d4>
    3fe4:	ldrbtmi	r4, [ip], #-3201	; 0xfffff37f
    3fe8:	blt	1cc1fec <log_oom_internal@plt+0x1cc00dc>
    3fec:	ldrbtmi	r4, [pc], #-3968	; 3ff4 <log_oom_internal@plt+0x20e4>
    3ff0:	blt	1941ff4 <log_oom_internal@plt+0x19400e4>
    3ff4:			; <UNDEFINED> instruction: 0xf7fe2400
    3ff8:	blmi	1fb2ecc <log_oom_internal@plt+0x1fb0fbc>
    3ffc:	ldmdbmi	lr!, {r3, r5, r9, sl, lr}^
    4000:	rsbsmi	pc, sp, #64, 4
    4004:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4008:	movwvc	pc, #1283	; 0x503	; <UNPREDICTABLE>
    400c:			; <UNDEFINED> instruction: 0xf7fd3103
    4010:	strmi	lr, [r4], -r0, lsl #31
    4014:	mulcs	r0, r6, r4
    4018:	stcl	7, cr15, [r2, #1012]	; 0x3f4
    401c:	ldcle	8, cr2, [sl], {2}
    4020:	ldreq	pc, [r5], #-111	; 0xffffff91
    4024:	svclt	0x00b3f7fe
    4028:			; <UNDEFINED> instruction: 0x46214874
    402c:	vpmin.s8	q10, q0, q10
    4030:	ldrbtmi	r5, [r8], #-782	; 0xfffffcf2
    4034:	ldrbtmi	r4, [sl], #-3443	; 0xfffff28d
    4038:	rscvc	pc, r0, #8388608	; 0x800000
    403c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4040:	strmi	r2, [r2], -r0, lsl #10
    4044:	andcc	r2, r3, #3
    4048:	svc	0x000cf7fd
    404c:			; <UNDEFINED> instruction: 0xf7fe4604
    4050:	qadd8mi	fp, ip, lr
    4054:	cfstrdmi	mvd14, [ip, #-460]!	; 0xfffffe34
    4058:			; <UNDEFINED> instruction: 0x63a1f44f
    405c:	tstcs	r0, r1, lsl r8
    4060:	ldrbtmi	r4, [sp], #-2666	; 0xfffff596
    4064:	ldrbtmi	r4, [sl], #-3178	; 0xfffff396
    4068:	ldrbtmi	r9, [ip], #-2
    406c:	rscvc	pc, r0, #8388608	; 0x800000
    4070:	andcs	r9, r3, r1, lsl #8
    4074:	strtmi	r9, [sl], -r0, lsl #4
    4078:			; <UNDEFINED> instruction: 0xf06f4402
    407c:			; <UNDEFINED> instruction: 0xf7fd0415
    4080:			; <UNDEFINED> instruction: 0xf7feeef2
    4084:	andcs	fp, r0, r4, lsl #31
    4088:	stc	7, cr15, [sl, #1012]	; 0x3f4
    408c:	ldcle	8, cr2, [sl], {2}
    4090:	rsclt	r4, r4, #100, 4	; 0x40000006
    4094:			; <UNDEFINED> instruction: 0xf7fe4264
    4098:	ldmdami	lr, {r0, r1, r5, r6, r8, r9, fp, ip, sp, pc}^
    409c:	bmi	1795928 <log_oom_internal@plt+0x1793a18>
    40a0:	orrsvs	pc, pc, #1325400064	; 0x4f000000
    40a4:	ldrbtmi	r4, [r8], #-3933	; 0xfffff0a3
    40a8:			; <UNDEFINED> instruction: 0xf500447a
    40ac:	ldrbtmi	r7, [pc], #-224	; 40b4 <log_oom_internal@plt+0x21a4>
    40b0:	andcc	r9, r3, #0
    40b4:	strls	r2, [r2, #-3]
    40b8:	ldreq	pc, [r5], #-111	; 0xffffff91
    40bc:			; <UNDEFINED> instruction: 0xf7fd9701
    40c0:			; <UNDEFINED> instruction: 0xf7ffeed2
    40c4:	ldmdami	r6, {r1, r2, r8, fp, ip, sp, pc}^
    40c8:	bmi	1595954 <log_oom_internal@plt+0x1593a44>
    40cc:	biccs	pc, sp, #64, 4
    40d0:	svcmi	0x00554478
    40d4:			; <UNDEFINED> instruction: 0xf502447a
    40d8:	ldrbtmi	r7, [pc], #-528	; 40e0 <log_oom_internal@plt+0x21d0>
    40dc:	strcs	lr, [r0, -sp, asr #19]
    40e0:	andcs	r4, r3, r2, lsl #12
    40e4:			; <UNDEFINED> instruction: 0xf7fd3203
    40e8:			; <UNDEFINED> instruction: 0x4604eebe
    40ec:	bllt	e420ec <log_oom_internal@plt+0xe401dc>
    40f0:	vqdmulh.s<illegal width 8>	q10, q0, q7
    40f4:	stmdbmi	lr, {r1, r2, r4, r5, r6, r7, r9, lr}^
    40f8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    40fc:	mvnvc	pc, #12582912	; 0xc00000
    4100:			; <UNDEFINED> instruction: 0xf7fd3103
    4104:	strmi	lr, [r4], -r6, lsl #30
    4108:	stmialt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    410c:	strtmi	r4, [r1], -r9, asr #16
    4110:	sha1c.32	q10, q0, <illegal reg q4.5>
    4114:	ldrbtmi	r6, [r8], #-772	; 0xfffffcfc
    4118:	ldrbtmi	r4, [ip], #-2632	; 0xfffff5b8
    411c:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
    4120:			; <UNDEFINED> instruction: 0xf5029401
    4124:	sfmmi	f7, 2, [r6], {194}	; 0xc2
    4128:	andcs	r9, r3, r2
    412c:	andls	r4, r0, #124, 8	; 0x7c000000
    4130:	strmi	r4, [r2], #-1570	; 0xfffff9de
    4134:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    4138:	bllt	fed0213c <log_oom_internal@plt+0xfed0022c>
    413c:	sha1c.32	q10, q0, <illegal reg q0.5>
    4140:	bmi	105cd9c <log_oom_internal@plt+0x105ae8c>
    4144:	stmdbmi	r1, {sp}^
    4148:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    414c:	eorvc	pc, r0, #8388608	; 0x800000
    4150:	andls	r4, r0, #2030043136	; 0x79000000
    4154:	andcc	r4, r3, #35651584	; 0x2200000
    4158:	ldc	7, cr15, [r2], {253}	; 0xfd
    415c:			; <UNDEFINED> instruction: 0xf44f4b3c
    4160:	ldmdbmi	ip!, {r0, r1, r3, r4, r5, r6, r9, ip, sp, lr}
    4164:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4168:	bicvc	pc, r4, #12582912	; 0xc00000
    416c:			; <UNDEFINED> instruction: 0xf7fd3103
    4170:			; <UNDEFINED> instruction: 0x4604eed0
    4174:	stmlt	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4178:	ldcmi	6, cr4, [r7], #-160	; 0xffffff60
    417c:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4180:	ldrbtmi	r4, [ip], #-2614	; 0xfffff5ca
    4184:	cfldrsmi	mvf9, [r6], #-4
    4188:			; <UNDEFINED> instruction: 0xf502447a
    418c:	stmdbls	r8, {r4, r9, ip, sp, lr}
    4190:	andls	r4, r0, #124, 8	; 0x7c000000
    4194:	biccs	pc, r6, #64, 4
    4198:	andls	r4, r2, r2, lsr #12
    419c:	strmi	r2, [r2], #-3
    41a0:	mcr	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    41a4:			; <UNDEFINED> instruction: 0xf7fe4604
    41a8:	stmdbge	lr!, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, pc}
    41ac:			; <UNDEFINED> instruction: 0xf7fd4620
    41b0:	andcs	lr, r3, #136, 26	; 0x2200
    41b4:	bllt	1c21b4 <log_oom_internal@plt+0x1c02a4>
    41b8:	andeq	r5, r1, lr, asr r1
    41bc:	strdeq	r3, [r0], -r6
    41c0:	andeq	r3, r0, r0, lsr #21
    41c4:	andeq	r2, r0, r8, asr #10
    41c8:	andeq	r3, r0, r6, ror #20
    41cc:	andeq	r2, r0, r4, lsl r5
    41d0:	ldrdeq	r3, [r0], -sl
    41d4:	andeq	r3, r0, ip, lsr sl
    41d8:	andeq	r2, r0, sl, ror #9
    41dc:	andeq	r2, r0, r4, asr r6
    41e0:	strdeq	r3, [r0], -r6
    41e4:	andeq	r2, r0, r4, lsr #9
    41e8:	andeq	r2, r0, lr, ror r5
    41ec:	andeq	r2, r0, r2, lsl #11
    41f0:	andeq	r2, r0, lr, ror #10
    41f4:	andeq	r3, r0, r4, asr #19
    41f8:	andeq	r2, r0, r2, ror r4
    41fc:	andeq	r2, r0, r6, asr #8
    4200:	muleq	r0, r2, r9
    4204:	andeq	r2, r0, r8, lsr #16
    4208:	andeq	r2, r0, r6, lsl r4
    420c:	andeq	r3, r0, r2, ror #18
    4210:	andeq	r3, r0, r2, asr #9
    4214:	andeq	r3, r0, r2, lsr #18
    4218:	ldrdeq	r2, [r0], -r0
    421c:	andeq	r3, r0, sl, lsr #8
    4220:	andeq	r2, r0, r8, lsr #7
    4224:	strdeq	r3, [r0], -r4
    4228:	andeq	r2, r0, sl, asr #11
    422c:	ldrdeq	r3, [r0], -r0
    4230:	andeq	r2, r0, lr, ror r3
    4234:	andeq	r4, r1, sl, asr #30
    4238:	andeq	r3, r0, sl, lsr r6
    423c:	andeq	r3, r0, sl, lsr #17
    4240:	andeq	r2, r0, ip, asr #6
    4244:	andeq	r2, r0, r0, lsr r3
    4248:	andeq	r3, r0, lr, ror r8
    424c:	andeq	r3, r0, r0, ror #14
    4250:	andeq	r3, r0, r4, ror #16
    4254:	andeq	r2, r0, r2, lsl r3
    4258:	strdeq	r3, [r0], -lr
    425c:	andeq	r3, r0, r0, asr #16
    4260:	andeq	r2, r0, r8, ror #5
    4264:	bleq	403a8 <log_oom_internal@plt+0x3e498>
    4268:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    426c:	strbtmi	fp, [sl], -r2, lsl #24
    4270:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    4274:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    4278:	ldrmi	sl, [sl], #776	; 0x308
    427c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    4280:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    4284:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    4288:			; <UNDEFINED> instruction: 0xf85a4b06
    428c:	stmdami	r6, {r0, r1, ip, sp}
    4290:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    4294:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    4298:	stc	7, cr15, [ip], #1012	; 0x3f4
    429c:	andeq	r4, r1, ip, asr fp
    42a0:	strdeq	r0, [r0], -r4
    42a4:	andeq	r0, r0, ip, ror #3
    42a8:	ldrdeq	r0, [r0], -r8
    42ac:	ldr	r3, [pc, #20]	; 42c8 <log_oom_internal@plt+0x23b8>
    42b0:	ldr	r2, [pc, #20]	; 42cc <log_oom_internal@plt+0x23bc>
    42b4:	add	r3, pc, r3
    42b8:	ldr	r2, [r3, r2]
    42bc:	cmp	r2, #0
    42c0:	bxeq	lr
    42c4:	b	1eb0 <__gmon_start__@plt>
    42c8:	andeq	r4, r1, ip, lsr fp
    42cc:	strdeq	r0, [r0], -ip
    42d0:	blmi	1d62f0 <log_oom_internal@plt+0x1d43e0>
    42d4:	bmi	1d54bc <log_oom_internal@plt+0x1d35ac>
    42d8:	addmi	r4, r3, #2063597568	; 0x7b000000
    42dc:	andle	r4, r3, sl, ror r4
    42e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    42e4:	ldrmi	fp, [r8, -r3, lsl #2]
    42e8:	svclt	0x00004770
    42ec:	andeq	r4, r1, r0, asr sp
    42f0:	andeq	r4, r1, ip, asr #26
    42f4:	andeq	r4, r1, r8, lsl fp
    42f8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    42fc:	stmdbmi	r9, {r3, fp, lr}
    4300:	bmi	2554e8 <log_oom_internal@plt+0x2535d8>
    4304:	bne	2554f0 <log_oom_internal@plt+0x2535e0>
    4308:	svceq	0x00cb447a
    430c:			; <UNDEFINED> instruction: 0x01a1eb03
    4310:	andle	r1, r3, r9, asr #32
    4314:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4318:	ldrmi	fp, [r8, -r3, lsl #2]
    431c:	svclt	0x00004770
    4320:	andeq	r4, r1, r4, lsr #26
    4324:	andeq	r4, r1, r0, lsr #26
    4328:	andeq	r4, r1, ip, ror #21
    432c:	andeq	r0, r0, r0, lsl #4
    4330:	blmi	2b1758 <log_oom_internal@plt+0x2af848>
    4334:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4338:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    433c:	blmi	2728f0 <log_oom_internal@plt+0x2709e0>
    4340:	ldrdlt	r5, [r3, -r3]!
    4344:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4348:			; <UNDEFINED> instruction: 0xf7fd6818
    434c:			; <UNDEFINED> instruction: 0xf7ffedca
    4350:	blmi	1c4254 <log_oom_internal@plt+0x1c2344>
    4354:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4358:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    435c:	andeq	r4, r1, r6, lsr #26
    4360:			; <UNDEFINED> instruction: 0x00014abc
    4364:	andeq	r0, r0, r4, lsl #4
    4368:			; <UNDEFINED> instruction: 0x00014cb6
    436c:	andeq	r4, r1, r6, lsl #26
    4370:	svclt	0x0000e7c4
    4374:			; <UNDEFINED> instruction: 0xf7fd6800
    4378:	svclt	0x0000bb57
    437c:	svclt	0x0000e7fa
    4380:	svclt	0x0000e7f8
    4384:	svclt	0x0000e7f6
    4388:	svclt	0x0000e7f4
    438c:	blmi	756c04 <log_oom_internal@plt+0x754cf4>
    4390:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4394:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    4398:	movwls	r6, #22555	; 0x581b
    439c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    43a0:	ldmdbmi	r9, {r8, r9, ip, sp, pc}
    43a4:	strmi	sl, [r4], -r4, lsl #20
    43a8:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
    43ac:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    43b0:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    43b4:	stmdals	r4, {r2, r3, r8, r9, fp, ip, lr, pc}
    43b8:	blmi	496c10 <log_oom_internal@plt+0x494d00>
    43bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43c0:	blls	15e430 <log_oom_internal@plt+0x15c520>
    43c4:			; <UNDEFINED> instruction: 0xf04f405a
    43c8:	tstle	r7, r0, lsl #6
    43cc:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    43d0:	strtmi	r4, [r0], -pc, lsl #18
    43d4:			; <UNDEFINED> instruction: 0xf7fd4479
    43d8:	stmdacs	r0, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    43dc:			; <UNDEFINED> instruction: 0x2000bfb8
    43e0:	strb	sp, [r9, r9, ror #21]!
    43e4:	vpmax.s8	d20, d0, d11
    43e8:	stcmi	3, cr4, [fp], {81}	; 0x51
    43ec:	ldrbtmi	r4, [sl], #-2315	; 0xfffff6f5
    43f0:	andcc	r4, r3, #124, 8	; 0x7c000000
    43f4:	strls	r4, [r0], #-1145	; 0xfffffb87
    43f8:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    43fc:	ldc	7, cr15, [ip], #-1012	; 0xfffffc0c
    4400:	andeq	r4, r1, r4, ror #20
    4404:	andeq	r0, r0, ip, asr #3
    4408:	andeq	r2, r0, sl, ror #1
    440c:	andeq	r4, r1, r8, lsr sl
    4410:	andeq	r2, r0, ip, asr #1
    4414:	andeq	r2, r0, sl, lsl #1
    4418:	ldrdeq	r3, [r0], -r8
    441c:	andeq	r3, r0, ip, lsl #10
    4420:	blmi	796c9c <log_oom_internal@plt+0x794d8c>
    4424:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    4428:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    442c:	movwls	r6, #22555	; 0x581b
    4430:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4434:	ldmdbmi	sl, {r8, r9, ip, sp, pc}
    4438:	strmi	sl, [r4], -r4, lsl #20
    443c:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
    4440:	ldcl	7, cr15, [lr], #1012	; 0x3f4
    4444:	stmdacs	r0, {r0, r1, r9, fp, ip, pc}
    4448:	stmdals	r4, {r2, r3, r8, r9, fp, ip, lr, pc}
    444c:	blmi	4d6ca8 <log_oom_internal@plt+0x4d4d98>
    4450:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4454:	blls	15e4c4 <log_oom_internal@plt+0x15c5b4>
    4458:			; <UNDEFINED> instruction: 0xf04f405a
    445c:	tstle	r8, r0, lsl #6
    4460:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    4464:			; <UNDEFINED> instruction: 0x46204910
    4468:			; <UNDEFINED> instruction: 0xf7fd4479
    446c:	stmdacs	r0, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4470:			; <UNDEFINED> instruction: 0x2000bfb8
    4474:	strb	sp, [r9, r9, ror #21]!
    4478:			; <UNDEFINED> instruction: 0xf2404c0c
    447c:	bmi	315190 <log_oom_internal@plt+0x313280>
    4480:	ldrbtmi	r4, [ip], #-2316	; 0xfffff6f4
    4484:	strcc	r4, [ip], #-1146	; 0xfffffb86
    4488:	andcc	r4, r3, #2030043136	; 0x79000000
    448c:			; <UNDEFINED> instruction: 0xf7fd9400
    4490:			; <UNDEFINED> instruction: 0xf7fdece4
    4494:	svclt	0x0000ebf2
    4498:	ldrdeq	r4, [r1], -r0
    449c:	andeq	r0, r0, ip, asr #3
    44a0:	andeq	r2, r0, r6, ror r0
    44a4:	andeq	r4, r1, r4, lsr #19
    44a8:	andeq	r2, r0, r4, rrx
    44ac:	andeq	r3, r0, r6, asr #10
    44b0:	strdeq	r1, [r0], -r4
    44b4:	andeq	r3, r0, r8, ror r4
    44b8:	blmi	e56da0 <log_oom_internal@plt+0xe54e90>
    44bc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    44c0:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    44c4:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    44c8:			; <UNDEFINED> instruction: 0xf04f9305
    44cc:			; <UNDEFINED> instruction: 0xf7ff0300
    44d0:	strmi	pc, [r4], -r7, lsr #31
    44d4:			; <UNDEFINED> instruction: 0xf7ff4628
    44d8:	andls	pc, r4, r9, asr pc	; <UNPREDICTABLE>
    44dc:	eorsle	r2, fp, r0, lsl #16
    44e0:			; <UNDEFINED> instruction: 0xf7fdb9e4
    44e4:	blmi	bff8fc <log_oom_internal@plt+0xbfd9ec>
    44e8:	andsvs	r4, r8, fp, ror r4
    44ec:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    44f0:	stccs	8, cr6, [r0], {28}
    44f4:	andcs	sp, r0, r4, asr #32
    44f8:	bl	14c24f4 <log_oom_internal@plt+0x14c05e4>
    44fc:	svclt	0x00d82806
    4500:	ldcle	0, cr2, [r6], {1}
    4504:	blmi	996db0 <log_oom_internal@plt+0x994ea0>
    4508:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    450c:	blls	15e57c <log_oom_internal@plt+0x15c66c>
    4510:			; <UNDEFINED> instruction: 0xf04f405a
    4514:	teqle	pc, r0, lsl #6
    4518:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    451c:	strmi	r4, [r2], -r4, lsr #18
    4520:	strtmi	r2, [r0], -r0, lsl #6
    4524:			; <UNDEFINED> instruction: 0xf7fd4479
    4528:	blmi	8bf658 <log_oom_internal@plt+0x8bd748>
    452c:	andsvs	r4, r8, fp, ror r4
    4530:	stmdami	r1!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    4534:			; <UNDEFINED> instruction: 0x43b6f240
    4538:	tstcs	r0, r0, lsr #20
    453c:	ldrbtmi	r4, [r8], #-3360	; 0xfffff2e0
    4540:	andscc	r4, r8, sl, ror r4
    4544:	andls	r4, r0, sp, ror r4
    4548:	andcs	r3, r7, r3, lsl #4
    454c:	strls	r9, [r1, #-1026]	; 0xfffffbfe
    4550:	stc	7, cr15, [r8], {253}	; 0xfd
    4554:	ldrb	r2, [r5, r1]
    4558:	bge	1169c8 <log_oom_internal@plt+0x114ab8>
    455c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4560:	stcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    4564:	cmplt	r4, r4, lsl #16
    4568:	bicsle	r2, r7, r0, lsl #16
    456c:			; <UNDEFINED> instruction: 0xf7fd4620
    4570:	blmi	57f870 <log_oom_internal@plt+0x57d960>
    4574:	andsvs	r4, r8, fp, ror r4
    4578:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    457c:	ldr	sp, [r0, r2, asr #1]!
    4580:			; <UNDEFINED> instruction: 0x46204b12
    4584:	vmul.i8	d20, d0, d2
    4588:	ldrbtmi	r4, [fp], #-692	; 0xfffffd4c
    458c:	tstcc	r8, #2030043136	; 0x79000000
    4590:			; <UNDEFINED> instruction: 0xf7fd3103
    4594:			; <UNDEFINED> instruction: 0xe7b5ecbe
    4598:	bl	1bc2594 <log_oom_internal@plt+0x1bc0684>
    459c:	andeq	r4, r1, r8, lsr r9
    45a0:	andeq	r0, r0, ip, asr #3
    45a4:	andeq	r4, r1, r8, ror fp
    45a8:	andeq	r4, r1, r2, ror fp
    45ac:	andeq	r4, r1, ip, ror #17
    45b0:	ldrdeq	r2, [r0], -r0
    45b4:	andeq	r4, r1, r4, lsr fp
    45b8:	andeq	r3, r0, sl, lsl #9
    45bc:	andeq	r1, r0, r8, lsr pc
    45c0:	andeq	r1, r0, ip, lsr #31
    45c4:	andeq	r1, r0, sl, ror pc
    45c8:	andeq	r4, r1, ip, ror #21
    45cc:	andeq	r3, r0, lr, lsr r4
    45d0:	andeq	r1, r0, ip, ror #29
    45d4:	blmi	bd6e94 <log_oom_internal@plt+0xbd4f84>
    45d8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    45dc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    45e0:	movwls	r6, #22555	; 0x581b
    45e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    45e8:	stcmi	3, cr11, [fp, #-128]!	; 0xffffff80
    45ec:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    45f0:	andcs	fp, r0, r4, ror #2
    45f4:	blmi	9d6ea0 <log_oom_internal@plt+0x9d4f90>
    45f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45fc:	blls	15e66c <log_oom_internal@plt+0x15c75c>
    4600:			; <UNDEFINED> instruction: 0xf04f405a
    4604:	teqle	r5, r0, lsl #6
    4608:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    460c:	bge	116aa4 <log_oom_internal@plt+0x114b94>
    4610:			; <UNDEFINED> instruction: 0xf7fd4479
    4614:	stmdacs	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    4618:	stmdals	r4, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    461c:	stcl	7, cr15, [r6], #-1012	; 0xfffffc0c
    4620:	rsbvs	r4, r8, r6, lsl #12
    4624:	strtmi	fp, [r0], -r0, asr #6
    4628:	b	feec2624 <log_oom_internal@plt+0xfeec0714>
    462c:	stcle	8, cr2, [lr], {6}
    4630:	ldrb	r2, [pc, r1]
    4634:			; <UNDEFINED> instruction: 0xf44f4c1b
    4638:	bmi	6dd458 <log_oom_internal@plt+0x6db548>
    463c:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    4640:	strtcc	r4, [ip], #-1146	; 0xfffffb86
    4644:	andcc	r4, r3, #2030043136	; 0x79000000
    4648:			; <UNDEFINED> instruction: 0xf7fd9400
    464c:	ldmdami	r8, {r1, r2, sl, fp, sp, lr, pc}
    4650:	bmi	615edc <log_oom_internal@plt+0x613fcc>
    4654:	teqmi	ip, #64, 4	; <UNPREDICTABLE>
    4658:	ldrbtmi	r4, [r8], #-3351	; 0xfffff2e9
    465c:	subcc	r4, r4, sl, ror r4
    4660:	andls	r4, r0, sp, ror r4
    4664:	andcs	r3, r7, r3, lsl #4
    4668:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    466c:	bl	ffec2668 <log_oom_internal@plt+0xffec0758>
    4670:	ldr	r2, [pc, r1]!
    4674:	bl	42670 <log_oom_internal@plt+0x40760>
    4678:	vpadd.i8	d20, d0, d0
    467c:	ldmdbmi	r0, {r1, r3, r4, r5, r9, lr}
    4680:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4684:	tstcc	r3, r4, asr #6
    4688:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    468c:	svclt	0x0000e7b2
    4690:	andeq	r4, r1, ip, lsl r8
    4694:	andeq	r0, r0, ip, asr #3
    4698:	andeq	r4, r1, r4, ror sl
    469c:	strdeq	r4, [r1], -ip
    46a0:	strdeq	r1, [r0], -ip
    46a4:	andeq	r3, r0, sl, lsl #7
    46a8:	andeq	r1, r0, r8, lsr lr
    46ac:			; <UNDEFINED> instruction: 0x000032bc
    46b0:	andeq	r3, r0, lr, ror #6
    46b4:	andeq	r1, r0, ip, lsl lr
    46b8:	andeq	r1, r0, r4, asr #29
    46bc:	andeq	r3, r0, r8, asr #6
    46c0:	strdeq	r1, [r0], -r6
    46c4:	blmi	bd6f84 <log_oom_internal@plt+0xbd5074>
    46c8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    46cc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    46d0:	movwls	r6, #22555	; 0x581b
    46d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46d8:	stcmi	3, cr11, [fp, #-128]!	; 0xffffff80
    46dc:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    46e0:	andcs	fp, r0, r4, ror #2
    46e4:	blmi	9d6f90 <log_oom_internal@plt+0x9d5080>
    46e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    46ec:	blls	15e75c <log_oom_internal@plt+0x15c84c>
    46f0:			; <UNDEFINED> instruction: 0xf04f405a
    46f4:	teqle	r5, r0, lsl #6
    46f8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    46fc:	bge	116b94 <log_oom_internal@plt+0x114c84>
    4700:			; <UNDEFINED> instruction: 0xf7fd4479
    4704:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    4708:	stmdals	r4, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    470c:	bl	ffbc2708 <log_oom_internal@plt+0xffbc07f8>
    4710:	adcvs	r4, r8, r6, lsl #12
    4714:	strtmi	fp, [r0], -r0, asr #6
    4718:	b	10c2714 <log_oom_internal@plt+0x10c0804>
    471c:	stcle	8, cr2, [lr], {6}
    4720:	ldrb	r2, [pc, r1]
    4724:	vfma.f32	d20, d0, d11
    4728:	bmi	6d53a4 <log_oom_internal@plt+0x6d3494>
    472c:	ldrbtmi	r4, [ip], #-2331	; 0xfffff6e5
    4730:	ldrbcc	r4, [ip], #-1146	; 0xfffffb86
    4734:	andcc	r4, r3, #2030043136	; 0x79000000
    4738:			; <UNDEFINED> instruction: 0xf7fd9400
    473c:	ldmdami	r8, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
    4740:	bmi	615fcc <log_oom_internal@plt+0x6140bc>
    4744:	msrmi	CPSR_fc, #64, 4
    4748:	ldrbtmi	r4, [r8], #-3351	; 0xfffff2e9
    474c:	rsbscc	r4, r0, sl, ror r4
    4750:	andls	r4, r0, sp, ror r4
    4754:	andcs	r3, r7, r3, lsl #4
    4758:	strls	r9, [r1, #-1538]	; 0xfffff9fe
    475c:	bl	fe0c2758 <log_oom_internal@plt+0xfe0c0848>
    4760:	ldr	r2, [pc, r1]!
    4764:	b	fe242760 <log_oom_internal@plt+0xfe240850>
    4768:	vpadd.i8	d20, d0, d0
    476c:	ldmdbmi	r0, {r0, r1, r2, r5, r9, lr}
    4770:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4774:	tstcc	r3, r0, ror r3
    4778:	bl	ff2c2774 <log_oom_internal@plt+0xff2c0864>
    477c:	svclt	0x0000e7b2
    4780:	andeq	r4, r1, ip, lsr #14
    4784:	andeq	r0, r0, ip, asr #3
    4788:	andeq	r4, r1, r4, lsl #19
    478c:	andeq	r4, r1, ip, lsl #14
    4790:	andeq	r1, r0, ip, lsr lr
    4794:	muleq	r0, sl, r2
    4798:	andeq	r1, r0, r8, asr #26
    479c:	andeq	r3, r0, ip, asr #3
    47a0:	andeq	r3, r0, lr, ror r2
    47a4:	andeq	r1, r0, ip, lsr #26
    47a8:	strdeq	r1, [r0], -r8
    47ac:	andeq	r3, r0, r8, asr r2
    47b0:	andeq	r1, r0, r6, lsl #26
    47b4:	tstlt	r8, r0, lsl #16
    47b8:	bllt	16c27b4 <log_oom_internal@plt+0x16c08a4>
    47bc:	svclt	0x00004770
    47c0:	svclt	0x0000e7f8
    47c4:	push	{r1, r2, r3, r6, r7, r8, r9, fp, lr}
    47c8:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
    47cc:	bmi	ff35602c <log_oom_internal@plt+0xff35411c>
    47d0:	mulhi	ip, r3, r8
    47d4:	blmi	ff330a24 <log_oom_internal@plt+0xff32eb14>
    47d8:			; <UNDEFINED> instruction: 0x460d447a
    47dc:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
    47e0:	tstls	r1, #1769472	; 0x1b0000
    47e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    47e8:	stmib	sp, {r8, r9, sp}^
    47ec:	stmib	sp, {r0, r1, r3, r8, r9, ip, sp}^
    47f0:	tstls	r0, #939524096	; 0x38000000
    47f4:	movwcc	lr, #39373	; 0x99cd
    47f8:	svceq	0x0000f1b8
    47fc:	stmdbge	sl, {r0, r2, r8, ip, lr, pc}
    4800:	b	a427fc <log_oom_internal@plt+0xa408ec>
    4804:	vmull.p8	<illegal reg q8.5>, d0, d4
    4808:	bge	264abc <log_oom_internal@plt+0x262bac>
    480c:			; <UNDEFINED> instruction: 0x46284631
    4810:	b	144280c <log_oom_internal@plt+0x14408fc>
    4814:	vmull.p8	<illegal reg q8.5>, d0, d4
    4818:	ldcmi	0, cr8, [ip], #540	; 0x21c
    481c:	bmi	fef2ec54 <log_oom_internal@plt+0xfef2cd44>
    4820:	ldrbtmi	r4, [ip], #-1592	; 0xfffff9c8
    4824:	ldrbtmi	r4, [sl], #-3003	; 0xfffff445
    4828:	strcs	lr, [r0], #-2509	; 0xfffff633
    482c:	ldrbtmi	r4, [fp], #-2746	; 0xfffff546
    4830:			; <UNDEFINED> instruction: 0xf7fd447a
    4834:			; <UNDEFINED> instruction: 0x1e04ea1c
    4838:			; <UNDEFINED> instruction: 0xf8dfdb4b
    483c:	stmdals	ip, {r5, r6, r7, r9, ip, pc}
    4840:			; <UNDEFINED> instruction: 0xf89944f9
    4844:			; <UNDEFINED> instruction: 0xf7fd1000
    4848:	vmlane.f16	s28, s9, s4	; <UNPREDICTABLE>
    484c:	addshi	pc, r7, r0, asr #5
    4850:	ldmibmi	r4!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}
    4854:	ldrbtmi	r9, [fp], #-2569	; 0xfffff5f7
    4858:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    485c:	bl	bc2858 <log_oom_internal@plt+0xbc0948>
    4860:	vmull.p8	<illegal reg q8.5>, d0, d4
    4864:			; <UNDEFINED> instruction: 0xf8df80af
    4868:			; <UNDEFINED> instruction: 0xf10da2c0
    486c:			; <UNDEFINED> instruction: 0xf8990838
    4870:	ldrbtmi	r1, [sl], #0
    4874:			; <UNDEFINED> instruction: 0x0010f8da
    4878:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    487c:	stmdbls	ip, {r0, r1, r3, r8, r9, fp, sp, pc}
    4880:	movwls	r4, #5688	; 0x1638
    4884:	movwcs	r2, #512	; 0x200
    4888:	andhi	pc, r0, sp, asr #17
    488c:	b	ff7c2888 <log_oom_internal@plt+0xff7c0978>
    4890:	vmull.p8	<illegal reg q8.5>, d0, d4
    4894:	blls	2a4b34 <log_oom_internal@plt+0x2a2c24>
    4898:	stmibmi	r4!, {r0, r1, r7, r8, ip, sp, pc}
    489c:	stmdals	fp, {r0, r2, r3, r9, fp, sp, pc}
    48a0:			; <UNDEFINED> instruction: 0xf7fd4479
    48a4:	vmlane.f32	s28, s9, s0
    48a8:	sbchi	pc, sp, r0, asr #5
    48ac:	mulscs	r4, sl, r8
    48b0:	stmdals	sl, {r0, r2, r3, r8, fp, ip, pc}
    48b4:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48b8:	blle	50c0d0 <log_oom_internal@plt+0x50a1c0>
    48bc:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    48c0:	stmdblt	r0!, {r3, r4, r8, sl, fp, ip, sp, lr}
    48c4:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48c8:	vsub.i8	d2, d0, d5
    48cc:	strcs	r8, [r0], #-216	; 0xffffff28
    48d0:	andcs	lr, r0, r9
    48d4:	stmdb	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48d8:	mrrcle	8, 0, r2, pc, cr2	; <UNPREDICTABLE>
    48dc:			; <UNDEFINED> instruction: 0xf10d4260
    48e0:	sbclt	r0, r0, #56, 16	; 0x380000
    48e4:	stmdals	r9, {r2, r6, r9, lr}
    48e8:	stmia	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48ec:	tstlt	r8, sl, lsl #16
    48f0:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48f4:			; <UNDEFINED> instruction: 0xf7fd4640
    48f8:	stmdals	fp, {r4, r7, r8, fp, sp, lr, pc}
    48fc:			; <UNDEFINED> instruction: 0xf7fdb108
    4900:	stmdals	ip, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    4904:			; <UNDEFINED> instruction: 0xf7fdb108
    4908:	bmi	fe2bf1b8 <log_oom_internal@plt+0xfe2bd2a8>
    490c:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    4910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4914:	subsmi	r9, sl, r1, lsl fp
    4918:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    491c:	rschi	pc, sp, r0, asr #32
    4920:	andslt	r4, r2, r0, lsr #12
    4924:			; <UNDEFINED> instruction: 0x87f0e8bd
    4928:			; <UNDEFINED> instruction: 0xf7fd2000
    492c:	stmdacs	r2, {r1, r3, r4, r5, r8, fp, sp, lr, pc}
    4930:	blmi	fe07c088 <log_oom_internal@plt+0xfe07a178>
    4934:	bmi	fe0561c0 <log_oom_internal@plt+0xfe0542b0>
    4938:	stmmi	r1, {r0, r9, sl, ip, sp}
    493c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    4940:	ldrbtmi	r3, [r8], #-900	; 0xfffffc7c
    4944:	andls	r9, r1, r0, lsl #6
    4948:	vhsub.s8	d19, d0, d3
    494c:	andcs	r3, r3, r7, asr r3
    4950:			; <UNDEFINED> instruction: 0xf10d9602
    4954:	strls	r0, [r3, #-2104]	; 0xfffff7c8
    4958:	b	fe142954 <log_oom_internal@plt+0xfe140a44>
    495c:	strb	r4, [r2, r4, lsl #12]
    4960:			; <UNDEFINED> instruction: 0xf7fd4640
    4964:	stmdacs	r2, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    4968:	ldclmi	13, cr13, [r6, #-736]!	; 0xfffffd20
    496c:	bmi	1d961f8 <log_oom_internal@plt+0x1d942e8>
    4970:	cmpcc	r2, #64, 4	; <UNPREDICTABLE>
    4974:	ldrbtmi	r4, [sp], #-3189	; 0xfffff38b
    4978:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    497c:	andcs	lr, r0, r7, lsl r0
    4980:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4984:	stcle	8, cr2, [r9, #8]!
    4988:			; <UNDEFINED> instruction: 0x46214d71
    498c:	vpmin.s8	q10, q0, <illegal reg q8.5>
    4990:	ldclmi	3, cr3, [r1], #-404	; 0xfffffe6c
    4994:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    4998:	and	r4, r8, ip, ror r4
    499c:	strtmi	r4, [r1], -pc, ror #26
    49a0:	vpmax.s8	q10, q0, <illegal reg q15.5>
    49a4:	stclmi	3, cr3, [pc], #-388	; 4828 <log_oom_internal@plt+0x2918>
    49a8:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    49ac:	strcc	r4, [r4], #1148	; 0x47c
    49b0:	stmib	sp, {r0, r1, sp}^
    49b4:	strmi	r4, [r2], #-1280	; 0xfffffb00
    49b8:	b	15429b4 <log_oom_internal@plt+0x1540aa4>
    49bc:	ldmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    49c0:	ldr	r4, [r0, r4, lsl #12]
    49c4:			; <UNDEFINED> instruction: 0xf7fd2000
    49c8:	stmdacs	r2, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    49cc:	stclmi	13, cr13, [r6, #-536]!	; 0xfffffde8
    49d0:	bmi	199625c <log_oom_internal@plt+0x199434c>
    49d4:	msrcc	SPSR_fx, #64, 4
    49d8:	ldrbtmi	r4, [sp], #-3173	; 0xfffff39b
    49dc:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    49e0:	stmdbmi	r4!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    49e4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    49e8:	b	4c29e4 <log_oom_internal@plt+0x4c0ad4>
    49ec:	stmdbmi	r2!, {r3, r4, r5, r8, fp, ip, sp, pc}^
    49f0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    49f4:	svc	0x00faf7fc
    49f8:			; <UNDEFINED> instruction: 0xf47f2800
    49fc:	andcs	sl, r0, r8, ror #30
    4a00:	stmia	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a04:	svclt	0x00de2802
    4a08:	sbclt	r4, r0, #96, 4
    4a0c:			; <UNDEFINED> instruction: 0xf77f4244
    4a10:	strtmi	sl, [r1], -sl, ror #30
    4a14:			; <UNDEFINED> instruction: 0xf7fd4640
    4a18:	bmi	163f1f8 <log_oom_internal@plt+0x163d2e8>
    4a1c:			; <UNDEFINED> instruction: 0x46214d58
    4a20:			; <UNDEFINED> instruction: 0x3601447a
    4a24:	vqshl.s8	q10, <illegal reg q14.5>, q0
    4a28:			; <UNDEFINED> instruction: 0x96023373
    4a2c:	andls	r9, r3, r1, lsl #10
    4a30:	addeq	pc, r4, r2, lsl #2
    4a34:	andls	r4, r0, r3, asr sl
    4a38:	ldrbtmi	r2, [sl], #-3
    4a3c:			; <UNDEFINED> instruction: 0xf7fd4402
    4a40:			; <UNDEFINED> instruction: 0x4604ea12
    4a44:	andcs	lr, r0, pc, asr #14
    4a48:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a4c:	svclt	0x00de2802
    4a50:	rsclt	r4, r4, #100, 4	; 0x40000006
    4a54:			; <UNDEFINED> instruction: 0xf77f4264
    4a58:	bmi	12f0778 <log_oom_internal@plt+0x12ee868>
    4a5c:	stmdami	fp, {r0, r5, r9, sl, lr}^
    4a60:	cmncc	fp, #64, 4	; <UNPREDICTABLE>
    4a64:	ldrbtmi	r4, [sl], #-3402	; 0xfffff2b6
    4a68:	addcc	r4, r4, #120, 8	; 0x78000000
    4a6c:	stmib	sp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4a70:	cfstr64ne	mvdx2, [r2], {0}
    4a74:			; <UNDEFINED> instruction: 0xf7fd2003
    4a78:			; <UNDEFINED> instruction: 0x4604e9f6
    4a7c:			; <UNDEFINED> instruction: 0xf7fde733
    4a80:	bllt	1a3f2d0 <log_oom_internal@plt+0x1a3d3c0>
    4a84:	ldrbtmi	r4, [pc], #-3907	; 4a8c <log_oom_internal@plt+0x2b7c>
    4a88:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    4a8c:	b	2c2a88 <log_oom_internal@plt+0x2c0b78>
    4a90:	mcrrmi	11, 8, fp, r1, cr0
    4a94:			; <UNDEFINED> instruction: 0xf7fd447c
    4a98:	bllt	e3f2b8 <log_oom_internal@plt+0xe3d3a8>
    4a9c:	ldrsbtge	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    4aa0:			; <UNDEFINED> instruction: 0xf7fd44fa
    4aa4:	ldmiblt	r0!, {r9, fp, sp, lr, pc}^
    4aa8:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
    4aac:	tstcs	r0, r6, lsl #10
    4ab0:	andcs	r4, r6, ip, lsr sl
    4ab4:	mrcmi	13, 1, r4, cr13, cr12, {1}
    4ab8:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    4abc:	ldrbtmi	r3, [lr], #-644	; 0xfffffd7c
    4ac0:	strls	r9, [r4], #-775	; 0xfffffcf9
    4ac4:	orrcc	pc, r3, #64, 4
    4ac8:	strcs	lr, [r0], -sp, asr #19
    4acc:			; <UNDEFINED> instruction: 0xf8cd1cea
    4ad0:			; <UNDEFINED> instruction: 0x460ca014
    4ad4:	andls	pc, ip, sp, asr #17
    4ad8:			; <UNDEFINED> instruction: 0xf7fd9702
    4adc:	str	lr, [r2, -r4, asr #19]
    4ae0:	ldrbtmi	r4, [pc], #-3891	; 4ae8 <log_oom_internal@plt+0x2bd8>
    4ae4:	blmi	cfea2c <log_oom_internal@plt+0xcfcb1c>
    4ae8:			; <UNDEFINED> instruction: 0xe7df447b
    4aec:	ldrdge	pc, [r8], #143	; 0x8f
    4af0:			; <UNDEFINED> instruction: 0xe7d644fa
    4af4:	ldrbtmi	r4, [ip], #-3121	; 0xfffff3cf
    4af8:			; <UNDEFINED> instruction: 0xf7fde7cd
    4afc:	svclt	0x0000e8be
    4b00:	muleq	r1, r6, r8
    4b04:	andeq	r4, r1, ip, lsl r6
    4b08:	andeq	r0, r0, ip, asr #3
    4b0c:	ldrdeq	r1, [r0], -r2
    4b10:	ldrdeq	r1, [r0], -sl
    4b14:	andeq	r1, r0, lr, lsl #27
    4b18:	andeq	r1, r0, r8, lsr #27
    4b1c:	andeq	r4, r1, r4, asr #15
    4b20:	strdeq	r1, [r0], -r2
    4b24:	strdeq	r1, [r0], -r6
    4b28:	andeq	r4, r1, lr, ror #15
    4b2c:	andeq	r1, r0, r0, lsl #28
    4b30:	andeq	r4, r1, r2, lsr #15
    4b34:	andeq	r4, r1, r6, ror #9
    4b38:	andeq	r3, r0, ip, lsl #1
    4b3c:	andeq	r1, r0, sl, lsr fp
    4b40:	andeq	r1, r0, sl, asr #24
    4b44:	strdeq	r1, [r0], -sl
    4b48:	andeq	r1, r0, r0, lsl #22
    4b4c:	andeq	r3, r0, lr, asr #32
    4b50:	muleq	r0, r0, ip
    4b54:	andeq	r1, r0, r2, ror #21
    4b58:	andeq	r3, r0, r0, lsr r0
    4b5c:	andeq	r1, r0, ip, ror ip
    4b60:	andeq	r1, r0, lr, asr #21
    4b64:	andeq	r3, r0, ip, lsl r0
    4b68:	andeq	r1, r0, sl, asr #24
    4b6c:	muleq	r0, ip, sl
    4b70:	andeq	r2, r0, sl, ror #31
    4b74:	andeq	r1, r0, lr, ror #24
    4b78:	andeq	r1, r0, lr, ror #24
    4b7c:	andeq	r2, r0, r8, lsr #31
    4b80:	andeq	r1, r0, r0, ror #24
    4b84:	andeq	r1, r0, lr, lsr sl
    4b88:	andeq	r2, r0, r2, ror #30
    4b8c:	andeq	r1, r0, r0, lsl sl
    4b90:	andeq	r1, r0, r8, lsr ip
    4b94:	andeq	r2, r0, lr, ror #27
    4b98:	andeq	r2, r0, r0, ror #27
    4b9c:	ldrdeq	r2, [r0], -r4
    4ba0:	andeq	r2, r0, sl, asr #27
    4ba4:	andeq	r2, r0, r0, lsl pc
    4ba8:			; <UNDEFINED> instruction: 0x000019be
    4bac:	andeq	r1, r0, r6, lsl #24
    4bb0:	andeq	r1, r0, sl, ror sl
    4bb4:	andeq	r1, r0, r0, lsl #21
    4bb8:	andeq	r1, r0, ip, ror #20
    4bbc:	andeq	r1, r0, r2, ror sl
    4bc0:			; <UNDEFINED> instruction: 0x460cb530
    4bc4:	addlt	r4, r5, r5, lsr #18
    4bc8:	strtmi	r4, [r0], -r5, lsl #12
    4bcc:			; <UNDEFINED> instruction: 0xf7fc4479
    4bd0:	stmiblt	r8!, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    4bd4:			; <UNDEFINED> instruction: 0xf7fc4620
    4bd8:	ldmdblt	r8!, {r4, r8, r9, sl, fp, sp, lr, pc}
    4bdc:	svc	0x00e0f7fc
    4be0:	stcle	8, cr2, [pc], #-8	; 4be0 <log_oom_internal@plt+0x2cd0>
    4be4:	andseq	pc, r5, pc, rrx
    4be8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4bec:			; <UNDEFINED> instruction: 0x46214a1c
    4bf0:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4bf4:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    4bf8:	blle	ffd4ec00 <log_oom_internal@plt+0xffd4ccf0>
    4bfc:			; <UNDEFINED> instruction: 0x46214a19
    4c00:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    4c04:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    4c08:	rscvc	lr, r0, r0, lsl #20
    4c0c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4c10:			; <UNDEFINED> instruction: 0xf7fc2000
    4c14:	stmdacs	r2, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4c18:	ldcmi	13, cr13, [r3, #-912]	; 0xfffffc70
    4c1c:	ldmdami	r3, {r1, r2, r4, r8, sp}
    4c20:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    4c24:	ldrbtmi	r4, [sp], #-2578	; 0xfffff5ee
    4c28:	vqshl.s8	q10, q12, q0
    4c2c:	ldrbtmi	r3, [sl], #-913	; 0xfffffc6f
    4c30:	andcc	r3, r3, #144	; 0x90
    4c34:	andcs	r9, r3, r0
    4c38:	strls	r9, [r1, #-1026]	; 0xfffffbfe
    4c3c:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c40:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    4c44:	tstcs	r6, fp, lsl #26
    4c48:	vmlal.s8	q10, d4, d11
    4c4c:	bmi	2c5054 <log_oom_internal@plt+0x2c3144>
    4c50:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    4c54:	orrscc	pc, r5, #64, 4
    4c58:			; <UNDEFINED> instruction: 0xe7e9447a
    4c5c:	andeq	r1, r0, r4, lsr #22
    4c60:	andeq	r1, r0, sl, asr fp
    4c64:	andeq	r1, r0, r2, asr sl
    4c68:	andeq	r1, r0, lr, asr #21
    4c6c:	andeq	r2, r0, r0, lsr #27
    4c70:	andeq	r1, r0, sl, asr #16
    4c74:	ldrdeq	r1, [r0], -r0
    4c78:	andeq	r2, r0, r6, ror sp
    4c7c:	andeq	r1, r0, r0, lsr #16
    4c80:	blmi	1b17634 <log_oom_internal@plt+0x1b15724>
    4c84:	push	{r1, r3, r4, r5, r6, sl, lr}
    4c88:	strdlt	r4, [sp], r0
    4c8c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c90:			; <UNDEFINED> instruction: 0xf04f930b
    4c94:	stmdacs	r0, {r8, r9}
    4c98:	addshi	pc, sl, r0
    4c9c:	stmdami	r6!, {r0, r7, r9, sl, lr}^
    4ca0:	ldrbtmi	r4, [r8], #-1674	; 0xfffff976
    4ca4:	svc	0x0070f7fc
    4ca8:			; <UNDEFINED> instruction: 0xf7fd4606
    4cac:	strmi	lr, [r7], -r4, asr #17
    4cb0:	rsbsle	r2, r3, r0, lsl #28
    4cb4:	ldrtmi	r2, [r0], -r0, lsl #6
    4cb8:			; <UNDEFINED> instruction: 0xf7fc603b
    4cbc:	pkhtbmi	lr, r0, sl, asr #30
    4cc0:	rsbsle	r2, ip, r0, lsl #16
    4cc4:	blmi	1797640 <log_oom_internal@plt+0x1795730>
    4cc8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    4ccc:	movscc	r3, #805306368	; 0x30000000
    4cd0:	movwls	r9, #29190	; 0x7206
    4cd4:	blmi	1717648 <log_oom_internal@plt+0x1715738>
    4cd8:	andls	r4, r8, #2046820352	; 0x7a000000
    4cdc:	movwls	r4, #38011	; 0x947b
    4ce0:	stmdavc	fp!, {r1, r4, sp, lr, pc}
    4ce4:	eorle	r2, r2, ip, ror #22
    4ce8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4cec:			; <UNDEFINED> instruction: 0xf7fc980a
    4cf0:			; <UNDEFINED> instruction: 0x4640ee9e
    4cf4:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    4cf8:	ldrtmi	r2, [r0], -r0, lsl #6
    4cfc:			; <UNDEFINED> instruction: 0xf7fc603b
    4d00:			; <UNDEFINED> instruction: 0x4680ef38
    4d04:	subsle	r2, sl, r0, lsl #16
    4d08:	ldreq	pc, [r3, #-264]	; 0xfffffef8
    4d0c:			; <UNDEFINED> instruction: 0xf7fd4628
    4d10:			; <UNDEFINED> instruction: 0x4604e8dc
    4d14:	mvnle	r2, r0, lsl #16
    4d18:	ldrtmi	r4, [r0], -r1, asr #12
    4d1c:			; <UNDEFINED> instruction: 0xf7fc940a
    4d20:			; <UNDEFINED> instruction: 0xf898efee
    4d24:	blcs	110d74 <log_oom_internal@plt+0x10ee64>
    4d28:	ssatmi	sp, #1, fp, asr #1
    4d2c:			; <UNDEFINED> instruction: 0xf898e7de
    4d30:	blcs	1bd0d88 <log_oom_internal@plt+0x1bcee78>
    4d34:			; <UNDEFINED> instruction: 0xf898d1d8
    4d38:	blcs	1bd0d94 <log_oom_internal@plt+0x1bcee84>
    4d3c:			; <UNDEFINED> instruction: 0xf898d1d4
    4d40:	blcs	1c10da0 <log_oom_internal@plt+0x1c0ee90>
    4d44:	bls	23948c <log_oom_internal@plt+0x23757c>
    4d48:	mvnscc	pc, #79	; 0x4f
    4d4c:	strtmi	r9, [r9], -r9, lsl #16
    4d50:	mcr	7, 5, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4d54:	strmi	r4, [r0], r3, lsr #13
    4d58:	subsle	r2, fp, r0, lsl #16
    4d5c:			; <UNDEFINED> instruction: 0xf7fda90a
    4d60:	mcrne	8, 0, lr, cr1, cr10, {5}
    4d64:	blle	1029180 <log_oom_internal@plt+0x1027270>
    4d68:	strtmi	r9, [r2], -sl, lsl #16
    4d6c:			; <UNDEFINED> instruction: 0xf7fc4649
    4d70:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    4d74:	ldmdami	r5!, {r1, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
    4d78:			; <UNDEFINED> instruction: 0xf04f4629
    4d7c:	ldrbtmi	r3, [r8], #-767	; 0xfffffd01
    4d80:	mrc	7, 4, APSR_nzcv, cr6, cr12, {7}
    4d84:	stmdacs	r0, {r2, r9, sl, lr}
    4d88:	stmdals	sl, {r2, r6, ip, lr, pc}
    4d8c:	mcr	7, 2, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4d90:			; <UNDEFINED> instruction: 0xf7fc4640
    4d94:			; <UNDEFINED> instruction: 0xf8caee4c
    4d98:	ands	r4, r5, r0
    4d9c:			; <UNDEFINED> instruction: 0xf1c36803
    4da0:	bmi	ac79a8 <log_oom_internal@plt+0xac5a98>
    4da4:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4da8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dac:	subsmi	r9, sl, fp, lsl #22
    4db0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4db4:			; <UNDEFINED> instruction: 0x4658d13a
    4db8:	pop	{r0, r2, r3, ip, sp, pc}
    4dbc:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4dc0:	vldmdble	r0!, {d2-d1}
    4dc4:	bleq	414d8 <log_oom_internal@plt+0x3f5c8>
    4dc8:			; <UNDEFINED> instruction: 0xf7fc4630
    4dcc:			; <UNDEFINED> instruction: 0xe7e8ee7e
    4dd0:			; <UNDEFINED> instruction: 0xf2404c20
    4dd4:	bmi	811a30 <log_oom_internal@plt+0x80fb20>
    4dd8:	ldrbtmi	r4, [ip], #-2336	; 0xfffff6e0
    4ddc:	ldrcc	r4, [ip], #1146	; 0x47a
    4de0:	andcc	r4, r3, #2030043136	; 0x79000000
    4de4:			; <UNDEFINED> instruction: 0xf7fd9400
    4de8:			; <UNDEFINED> instruction: 0x4620e838
    4dec:	mrc	7, 6, APSR_nzcv, cr8, cr12, {7}
    4df0:	stmdacs	r6, {r0, r2, r8, fp, ip, pc}
    4df4:	svcge	0x007af77f
    4df8:	vpmax.s8	d25, d0, d7
    4dfc:	ldmdami	r8, {r1, r2, r3, r5, r8, r9, ip, sp}
    4e00:	andhi	pc, r8, sp, asr #17
    4e04:	andls	r4, r0, #120, 8	; 0x78000000
    4e08:	andcs	r9, r7, r1
    4e0c:			; <UNDEFINED> instruction: 0xf7fd9a06
    4e10:	strb	lr, [fp, -sl, lsr #16]!
    4e14:			; <UNDEFINED> instruction: 0xf06f980a
    4e18:			; <UNDEFINED> instruction: 0xf7fc0b0b
    4e1c:	strbmi	lr, [r0], -r8, lsl #28
    4e20:	mcr	7, 0, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4e24:			; <UNDEFINED> instruction: 0xf06fe7d0
    4e28:	strb	r0, [sp, r5, lsl #22]
    4e2c:	svc	0x0024f7fc
    4e30:	andeq	r4, r1, r0, ror r1
    4e34:	andeq	r0, r0, ip, asr #3
    4e38:	andeq	r1, r0, r2, asr #21
    4e3c:			; <UNDEFINED> instruction: 0x000017b0
    4e40:	strdeq	r2, [r0], -lr
    4e44:			; <UNDEFINED> instruction: 0x00001ab0
    4e48:	andeq	r1, r0, r8, lsl #21
    4e4c:	andeq	r1, r0, lr, lsr sl
    4e50:	andeq	r4, r1, lr, asr #32
    4e54:	andeq	r2, r0, lr, ror #23
    4e58:	muleq	r0, ip, r6
    4e5c:	andeq	r1, r0, r4, ror r9
    4e60:	muleq	r0, r8, r9
    4e64:	svcmi	0x00f0e92d
    4e68:	cfstrs	mvf2, [sp, #-0]
    4e6c:	bmi	fe227a7c <log_oom_internal@plt+0xfe225b6c>
    4e70:	ldrbtmi	r4, [sl], #-2952	; 0xfffff478
    4e74:	smlabbls	r3, r9, r0, fp
    4e78:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e7c:			; <UNDEFINED> instruction: 0xf04f9307
    4e80:	stmib	sp, {r8, r9}^
    4e84:	stmdacs	r0, {r2, sl, lr}
    4e88:	adcshi	pc, pc, r0
    4e8c:			; <UNDEFINED> instruction: 0xf7fc4680
    4e90:			; <UNDEFINED> instruction: 0x4606efb4
    4e94:			; <UNDEFINED> instruction: 0xf7fc4620
    4e98:	strmi	lr, [r7], -r2, asr #31
    4e9c:			; <UNDEFINED> instruction: 0xf0002e00
    4ea0:	stmdacs	r0, {r0, r2, r5, r6, r7, pc}
    4ea4:	rschi	pc, ip, r0
    4ea8:	ldrtmi	r4, [r0], -r1, lsr #12
    4eac:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    4eb0:	blle	138c6cc <log_oom_internal@plt+0x138a7bc>
    4eb4:			; <UNDEFINED> instruction: 0xf10dab05
    4eb8:			; <UNDEFINED> instruction: 0xf10d0918
    4ebc:	vmov.32	d8[0], r0
    4ec0:			; <UNDEFINED> instruction: 0x464a3a10
    4ec4:			; <UNDEFINED> instruction: 0x46304639
    4ec8:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    4ecc:	eorsle	r2, r1, r1, lsl #16
    4ed0:	blle	148eed8 <log_oom_internal@plt+0x148cfc8>
    4ed4:			; <UNDEFINED> instruction: 0xf7fc9806
    4ed8:			; <UNDEFINED> instruction: 0x4605eeb2
    4edc:			; <UNDEFINED> instruction: 0xf7fc9806
    4ee0:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    4ee4:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    4ee8:	rscle	r4, sl, r2, lsl #13
    4eec:	strbmi	r4, [r1], -r8, lsr #12
    4ef0:	mrc	7, 2, APSR_nzcv, cr0, cr12, {7}
    4ef4:	rscle	r2, r4, r0, lsl #16
    4ef8:	beq	440760 <log_oom_internal@plt+0x43e850>
    4efc:	movwcs	r1, #19618	; 0x4ca2
    4f00:			; <UNDEFINED> instruction: 0xf7fc4659
    4f04:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    4f08:	addhi	pc, ip, r0
    4f0c:	stcls	6, cr4, [r5, #-320]	; 0xfffffec0
    4f10:	svc	0x00ecf7fc
    4f14:	eoreq	pc, r4, r5, asr #16
    4f18:			; <UNDEFINED> instruction: 0xf8539b05
    4f1c:	stmdacs	r0, {r2, r5}
    4f20:	addhi	pc, ip, r0
    4f24:	ldrtmi	r4, [r9], -sl, asr #12
    4f28:	strcc	r4, [r1], #-1584	; 0xfffff9d0
    4f2c:	mcr	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    4f30:	bicle	r2, sp, r1, lsl #16
    4f34:	stmdbge	r4, {r1, r5, r6, sl, fp, ip}
    4f38:	movwcs	sl, #18437	; 0x4805
    4f3c:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    4f40:			; <UNDEFINED> instruction: 0xf0002800
    4f44:	blls	165168 <log_oom_internal@plt+0x163258>
    4f48:	andls	r2, r5, #0, 4
    4f4c:	andsvs	r9, r3, r3, lsl #20
    4f50:	ldrtmi	lr, [r8], -r1, lsr #32
    4f54:	mcr	7, 6, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4f58:			; <UNDEFINED> instruction: 0xf7fc4630
    4f5c:	andcs	lr, r0, r2, lsl #29
    4f60:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    4f64:	svclt	0x00de2802
    4f68:	rsclt	r4, r4, #108, 4	; 0xc0000006
    4f6c:	lfmle	f4, 4, [sl], #-400	; 0xfffffe70
    4f70:	lslslt	r9, r5, #16
    4f74:	svc	0x007ef7fc
    4f78:			; <UNDEFINED> instruction: 0x4605e013
    4f7c:			; <UNDEFINED> instruction: 0xf7fc2000
    4f80:	stmdacs	r2, {r4, r9, sl, fp, sp, lr, pc}
    4f84:	rsbmi	fp, ip, #888	; 0x378
    4f88:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    4f8c:	stmdals	r5, {r0, r3, r4, sl, fp, ip, lr, pc}
    4f90:			; <UNDEFINED> instruction: 0xf7fcb108
    4f94:	shsub16mi	lr, r8, r0
    4f98:	mcr	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4f9c:			; <UNDEFINED> instruction: 0xf7fc4630
    4fa0:	bmi	f80928 <log_oom_internal@plt+0xf7ea18>
    4fa4:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    4fa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4fac:	subsmi	r9, sl, r7, lsl #22
    4fb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4fb4:	strtmi	sp, [r0], -sl, ror #2
    4fb8:	ldc	0, cr11, [sp], #36	; 0x24
    4fbc:	pop	{r1, r8, r9, fp, pc}
    4fc0:	bmi	da8f88 <log_oom_internal@plt+0xda7078>
    4fc4:	ldmdami	r6!, {r0, r3, r5, r9, sl, lr}
    4fc8:	mvnscs	pc, #64, 4
    4fcc:	ldrbtmi	r4, [sl], #-3125	; 0xfffff3cb
    4fd0:	sbcscc	r4, r8, #120, 8	; 0x78000000
    4fd4:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    4fd8:	cfstrdne	mvd2, [r2], {0}
    4fdc:			; <UNDEFINED> instruction: 0xf7fc2003
    4fe0:	strmi	lr, [r4], -r2, asr #30
    4fe4:	bmi	c3ef38 <log_oom_internal@plt+0xc3d028>
    4fe8:	ldcmi	0, cr2, [r0], #-12
    4fec:	cfmsuba32mi	mvax1, mvax4, mvfx0, mvfx9
    4ff0:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    4ff4:	ldrbtmi	r3, [lr], #-728	; 0xfffffd28
    4ff8:	mvncs	pc, #64, 4
    4ffc:	strcs	lr, [r0], -sp, asr #19
    5000:			; <UNDEFINED> instruction: 0xf7fc1822
    5004:			; <UNDEFINED> instruction: 0x4604ef30
    5008:	stcmi	7, cr14, [sl], #-712	; 0xfffffd38
    500c:	mvncs	pc, #64, 4
    5010:	stmdbmi	sl!, {r0, r3, r5, r9, fp, lr}
    5014:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5018:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    501c:	strls	r3, [r0], #-515	; 0xfffffdfd
    5020:	svc	0x001af7fc
    5024:	vqdmulh.s<illegal width 8>	d20, d0, d22
    5028:	stmdbmi	r6!, {r0, r9, ip, sp}
    502c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5030:	ldrdcc	r3, [r3, -r8]
    5034:	svc	0x006cf7fc
    5038:	str	r4, [r8, r4, lsl #12]!
    503c:	vqdmulh.s<illegal width 8>	d20, d0, d18
    5040:	stmdbmi	r2!, {r0, r2, r9, ip, sp}
    5044:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5048:	ldrdcc	r3, [r3, -r8]
    504c:	svc	0x0060f7fc
    5050:	ldr	r4, [ip, r4, lsl #12]
    5054:	vpadd.i8	d20, d0, d14
    5058:	ldmdbmi	lr, {r1, r3, r9, ip, sp}
    505c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5060:	ldrdcc	r3, [r3, -r8]
    5064:	svc	0x0054f7fc
    5068:	ldr	r4, [r0, r4, lsl #12]
    506c:	streq	pc, [fp, #-111]	; 0xffffff91
    5070:			; <UNDEFINED> instruction: 0xf43f2800
    5074:			; <UNDEFINED> instruction: 0xf7fcaf74
    5078:			; <UNDEFINED> instruction: 0xf06fee3c
    507c:	strb	r0, [lr, -fp, lsl #10]!
    5080:			; <UNDEFINED> instruction: 0xf06f4630
    5084:			; <UNDEFINED> instruction: 0xf7fc050b
    5088:	strb	lr, [r8, -ip, ror #27]!
    508c:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    5090:	andeq	r3, r1, r2, lsl #31
    5094:	andeq	r0, r0, ip, asr #3
    5098:	andeq	r3, r1, lr, asr #28
    509c:	strdeq	r2, [r0], -sl
    50a0:	andeq	r1, r0, r8, lsr #9
    50a4:	andeq	r1, r0, r4, lsr #16
    50a8:	ldrdeq	r2, [r0], -r8
    50ac:	andeq	r1, r0, r6, lsl #9
    50b0:	ldrdeq	r1, [r0], -r6
    50b4:			; <UNDEFINED> instruction: 0x000029b4
    50b8:	andeq	r1, r0, r2, ror #8
    50bc:	andeq	r1, r0, sl, lsr #15
    50c0:	muleq	r0, ip, r9
    50c4:	andeq	r1, r0, sl, asr #8
    50c8:	andeq	r2, r0, r4, lsl #19
    50cc:	andeq	r1, r0, r2, lsr r4
    50d0:	andeq	r2, r0, ip, ror #18
    50d4:	andeq	r1, r0, sl, lsl r4
    50d8:	blmi	fe957b70 <log_oom_internal@plt+0xfe955c60>
    50dc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    50e0:	ldmpl	r3, {r0, r1, r3, r5, r7, ip, sp, pc}^
    50e4:	strmi	r2, [sp], -r0, lsl #14
    50e8:			; <UNDEFINED> instruction: 0x9329681b
    50ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50f0:	strvc	lr, [fp, -sp, asr #19]
    50f4:			; <UNDEFINED> instruction: 0xf0002900
    50f8:	bge	3a53b4 <log_oom_internal@plt+0x3a34a4>
    50fc:	andcs	r4, r3, r6, lsl #12
    5100:	ldc	7, cr15, [r2], #1008	; 0x3f0
    5104:	blle	1ccf10c <log_oom_internal@plt+0x1ccd1fc>
    5108:			; <UNDEFINED> instruction: 0xf4039b12
    510c:			; <UNDEFINED> instruction: 0xf5b34370
    5110:			; <UNDEFINED> instruction: 0xf0404fc0
    5114:	ldmib	sp, {r0, r1, r3, r4, r6, r7, pc}^
    5118:	stmdage	ip, {r1, r2, r4, r8, r9, sp}
    511c:			; <UNDEFINED> instruction: 0xf7fc2162
    5120:	mcrne	14, 0, lr, cr4, cr2, {7}
    5124:	ldmibmi	r3, {r3, r6, r8, r9, fp, ip, lr, pc}
    5128:	stmdals	ip, {r1, r3, r9, fp, sp, pc}
    512c:	andls	r4, r9, #2030043136	; 0x79000000
    5130:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    5134:	vmlane.f32	s18, s8, s18
    5138:	addshi	pc, sl, r0, asr #5
    513c:	stmdals	sl, {r1, r2, r3, r7, r8, fp, lr}
    5140:	andls	r4, r9, #2030043136	; 0x79000000
    5144:	mcr	7, 3, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5148:	bls	26bd80 <log_oom_internal@plt+0x269e70>
    514c:	stmdacs	r0, {r2, r9, sl, lr}
    5150:	sbcshi	pc, sl, r0, asr #32
    5154:	ldrmi	r4, [r8], -r9, lsl #19
    5158:			; <UNDEFINED> instruction: 0xf7fc4479
    515c:	stmdacs	r0, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5160:	stmdbge	fp, {r0, r2, r4, r6, r9, fp, ip, lr, pc}
    5164:			; <UNDEFINED> instruction: 0xf7ff4628
    5168:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    516c:	vstrls	d13, [fp, #-448]	; 0xfffffe40
    5170:	cmnlt	r1, r9, lsr #16
    5174:			; <UNDEFINED> instruction: 0xf7ff4630
    5178:			; <UNDEFINED> instruction: 0xf855fd23
    517c:	b	d0cd94 <log_oom_internal@plt+0xd0ae84>
    5180:	svclt	0x00280420
    5184:	stmdbcs	r0, {r2, r9, sl, lr}
    5188:	stflsd	f5, [fp, #-976]	; 0xfffffc30
    518c:			; <UNDEFINED> instruction: 0x4628b115
    5190:	mrc	7, 3, APSR_nzcv, cr0, cr12, {7}
    5194:	tstlt	r8, ip, lsl #16
    5198:	ldc	7, cr15, [r0], {252}	; 0xfc
    519c:	blmi	1d17b84 <log_oom_internal@plt+0x1d15c74>
    51a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    51a4:	blls	a5f214 <log_oom_internal@plt+0xa5d304>
    51a8:			; <UNDEFINED> instruction: 0xf04f405a
    51ac:			; <UNDEFINED> instruction: 0xf0400300
    51b0:			; <UNDEFINED> instruction: 0x462080db
    51b4:	ldcllt	0, cr11, [r0, #172]!	; 0xac
    51b8:			; <UNDEFINED> instruction: 0xf7fc4638
    51bc:	stmdacs	r2, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    51c0:	rsbmi	fp, r0, #888	; 0x378
    51c4:	submi	fp, r4, #192, 4
    51c8:			; <UNDEFINED> instruction: 0x4621dddf
    51cc:			; <UNDEFINED> instruction: 0x4c6e4a6d
    51d0:	stclmi	0, cr2, [lr, #-12]!
    51d4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    51d8:			; <UNDEFINED> instruction: 0xf5044402
    51dc:	ldrbtmi	r7, [sp], #-1152	; 0xfffffb80
    51e0:			; <UNDEFINED> instruction: 0x33b7f240
    51e4:	strmi	lr, [r0, #-2509]	; 0xfffff633
    51e8:	mrc	7, 1, APSR_nzcv, cr12, cr12, {7}
    51ec:	strb	r4, [ip, r4, lsl #12]
    51f0:	mcr	7, 1, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    51f4:	ldrtmi	r4, [r8], -r3, lsl #12
    51f8:			; <UNDEFINED> instruction: 0xf7fc681c
    51fc:	stmdacs	r2, {r1, r4, r6, r7, sl, fp, sp, lr, pc}
    5200:	stccs	12, cr13, [r0], {18}
    5204:	rsbmi	fp, r4, #184, 30	; 0x2e0
    5208:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    520c:	stmdbls	sl, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    5210:			; <UNDEFINED> instruction: 0xf7ff4630
    5214:	stmdbge	fp, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    5218:	strmi	r9, [r4], -r9
    521c:			; <UNDEFINED> instruction: 0xf7ff4628
    5220:	stmdacs	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    5224:	ands	sp, r3, r3, lsr #21
    5228:			; <UNDEFINED> instruction: 0x46214859
    522c:	vpmin.s8	q10, q0, <illegal reg q4.5>
    5230:	cdpmi	3, 5, cr3, cr9, cr14, {5}
    5234:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    5238:	addvc	pc, r0, r0, lsl #10
    523c:	andls	r4, r0, lr, ror r4
    5240:	andcs	r3, r3, r3, lsl #4
    5244:	strls	r9, [r1], -r2, lsl #10
    5248:	mcr	7, 0, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    524c:	ldr	r4, [ip, r4, lsl #12]
    5250:	ldr	r4, [sl, r4, lsl #12]
    5254:			; <UNDEFINED> instruction: 0x46084c51
    5258:	vpmin.s8	q10, q0, <illegal reg q0.5>
    525c:	ldmdbmi	r1, {r0, r1, r3, r5, r7, r8, r9, ip, sp}^
    5260:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5264:	ldrbtmi	r3, [r9], #-1260	; 0xfffffb14
    5268:	strls	r3, [r0], #-515	; 0xfffffdfd
    526c:	ldcl	7, cr15, [r4, #1008]!	; 0x3f0
    5270:	strls	r9, [sp, -ip, lsl #26]
    5274:	teqlt	sp, fp, lsr #12
    5278:			; <UNDEFINED> instruction: 0xf7fc4638
    527c:	stmdacs	r2, {r1, r4, r7, sl, fp, sp, lr, pc}
    5280:			; <UNDEFINED> instruction: 0x463bbfd8
    5284:			; <UNDEFINED> instruction: 0x461ddc18
    5288:	strtmi	r4, [r1], -r7, asr #16
    528c:	strcs	r4, [r0, -r7, asr #20]
    5290:	ldrbtmi	r4, [r8], #-3655	; 0xfffff1b9
    5294:			; <UNDEFINED> instruction: 0xf500447a
    5298:	movwls	r7, #8320	; 0x2080
    529c:	andls	r4, r0, lr, ror r4
    52a0:			; <UNDEFINED> instruction: 0x33bbf240
    52a4:	strls	r2, [r1, #-3]
    52a8:	strls	r4, [r5], -r2, lsl #8
    52ac:	strvc	lr, [r3, -sp, asr #19]
    52b0:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    52b4:	strb	r4, [r8, -r4, lsl #12]!
    52b8:	stmdbge	sp, {r3, r5, r9, sl, lr}
    52bc:	bl	ff0c32b4 <log_oom_internal@plt+0xff0c13a4>
    52c0:	fldmdbxmi	ip!, {d9-d14}	;@ Deprecated
    52c4:	blcs	164c0 <log_oom_internal@plt+0x145b0>
    52c8:			; <UNDEFINED> instruction: 0xe7dcd1de
    52cc:			; <UNDEFINED> instruction: 0xf7fc4638
    52d0:	stmdacs	r2, {r3, r5, r6, sl, fp, sp, lr, pc}
    52d4:			; <UNDEFINED> instruction: 0xf06fbfd8
    52d8:			; <UNDEFINED> instruction: 0xf77f040e
    52dc:	ldmdami	r6!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
    52e0:	bmi	d96bcc <log_oom_internal@plt+0xd94cbc>
    52e4:			; <UNDEFINED> instruction: 0x33b1f240
    52e8:	ldrbtmi	r4, [r8], #-3125	; 0xfffff3cb
    52ec:			; <UNDEFINED> instruction: 0xf500447a
    52f0:	ldrbtmi	r7, [ip], #-128	; 0xffffff80
    52f4:	strls	r9, [r1], #-0
    52f8:	andcs	r3, r3, r3, lsl #4
    52fc:			; <UNDEFINED> instruction: 0xf7fc9502
    5300:			; <UNDEFINED> instruction: 0xf06fedb2
    5304:	strb	r0, [r0, -lr, lsl #8]
    5308:	smladls	sp, ip, r6, r4
    530c:	ldrtmi	fp, [r8], -fp, asr #2
    5310:			; <UNDEFINED> instruction: 0xf7fc9309
    5314:	blls	280434 <log_oom_internal@plt+0x27e524>
    5318:	svclt	0x00d82802
    531c:	ldcle	6, cr4, [r9], {60}	; 0x3c
    5320:	strls	r4, [r2], #-1571	; 0xfffff9dd
    5324:	bmi	9cd72c <log_oom_internal@plt+0x9cb81c>
    5328:	stmdami	r8!, {r0, r1, r2, r5, sl, fp, lr}
    532c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5330:	addvc	pc, r0, #8388608	; 0x800000
    5334:	movwls	r4, #5240	; 0x1478
    5338:	vhsub.s8	d25, d0, d0
    533c:	stclne	3, cr3, [r2], #760	; 0x2f8
    5340:	strls	r9, [r6, #-5]
    5344:	tstls	r4, r3
    5348:	ldreq	pc, [r5], #-111	; 0xffffff91
    534c:			; <UNDEFINED> instruction: 0xf7fc9103
    5350:	ldr	lr, [sl, -lr, asr #26]
    5354:	stmdbge	sp, {r3, r4, r9, sl, lr}
    5358:	bl	1d43350 <log_oom_internal@plt+0x1d41440>
    535c:	blmi	72c398 <log_oom_internal@plt+0x72a488>
    5360:	cfstrscs	mvf4, [r0], {123}	; 0x7b
    5364:			; <UNDEFINED> instruction: 0xe7dbd1dd
    5368:	stc	7, cr15, [r6], {252}	; 0xfc
    536c:	andeq	r3, r1, r8, lsl sp
    5370:	andeq	r0, r0, ip, asr #3
    5374:	andeq	r1, r0, r4, ror #14
    5378:	andeq	r1, r0, r0, lsl #15
    537c:	andeq	r1, r0, r0, lsr #15
    5380:	andeq	r3, r1, r4, asr ip
    5384:	andeq	r1, r0, r4, lsr #5
    5388:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    538c:	andeq	r1, r0, r6, lsl #13
    5390:	muleq	r0, r4, r7
    5394:	andeq	r1, r0, r2, asr #4
    5398:	strdeq	r1, [r0], -ip
    539c:	andeq	r2, r0, r8, ror #14
    53a0:	andeq	r1, r0, r6, lsl r2
    53a4:	andeq	r1, r0, lr, asr r5
    53a8:	andeq	r2, r0, r6, lsr r7
    53ac:	andeq	r1, r0, r4, ror #3
    53b0:	andeq	r1, r0, r0, lsl #12
    53b4:	andeq	r1, r0, ip, ror #10
    53b8:	ldrdeq	r2, [r0], -lr
    53bc:	andeq	r1, r0, ip, lsl #3
    53c0:	andeq	r1, r0, sl, asr r5
    53c4:	muleq	r0, ip, r6
    53c8:	andeq	r1, r0, sl, asr #2
    53cc:	muleq	r0, r8, r5
    53d0:	ldrdeq	r1, [r0], -r0
    53d4:	ldrblt	r4, [r0, #2877]!	; 0xb3d
    53d8:	ldmdbmi	sp!, {r1, r2, r3, r9, sl, lr}
    53dc:			; <UNDEFINED> instruction: 0x4617447b
    53e0:	ldrbtmi	r4, [r9], #-2620	; 0xfffff5c4
    53e4:	addlt	r6, r9, fp, lsl r8
    53e8:	stmpl	sl, {r0, r2, r9, sl, lr}
    53ec:	andls	r6, r7, #1179648	; 0x120000
    53f0:	andeq	pc, r0, #79	; 0x4f
    53f4:	ldmdavc	sl, {r0, r1, r3, r8, ip, sp, pc}
    53f8:	blmi	df4168 <log_oom_internal@plt+0xdf2258>
    53fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5400:	teqle	r2, r0, lsl #22
    5404:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    5408:	ldmiblt	fp, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    540c:			; <UNDEFINED> instruction: 0x4631463a
    5410:			; <UNDEFINED> instruction: 0xf7fc4628
    5414:	b	4010c <log_oom_internal@plt+0x3e1fc>
    5418:	bmi	c627a0 <log_oom_internal@plt+0xc60890>
    541c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    5420:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5424:	subsmi	r9, sl, r7, lsl #22
    5428:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    542c:	strtmi	sp, [r0], -fp, asr #2
    5430:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    5434:	strtmi	r4, [r8], -fp, lsr #18
    5438:	ldrbtmi	r4, [r9], #-2859	; 0xfffff4d5
    543c:	tstls	r0, fp, lsr #20
    5440:	stmdbmi	fp!, {r0, r1, r3, r4, r5, r6, sl, lr}
    5444:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5448:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    544c:	ble	ff74cc64 <log_oom_internal@plt+0xff74ad54>
    5450:	movwls	lr, #2019	; 0x7e3
    5454:	blmi	a17cf8 <log_oom_internal@plt+0xa15de8>
    5458:	ldrbtmi	r4, [sl], #-2344	; 0xfffff6d8
    545c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5460:	stc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5464:	ble	ff20cc7c <log_oom_internal@plt+0xff20ad6c>
    5468:	stcmi	7, cr14, [r5], #-860	; 0xfffffca4
    546c:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    5470:	b	ffbc3468 <log_oom_internal@plt+0xffbc1558>
    5474:	sbcle	r2, r5, r0, lsl #16
    5478:	bge	197908 <log_oom_internal@plt+0x1959f8>
    547c:	movwcs	r6, #2464	; 0x9a0
    5480:	movwls	r4, #25721	; 0x6479
    5484:	ldc	7, cr15, [r6], {252}	; 0xfc
    5488:	blle	60cca0 <log_oom_internal@plt+0x60ad90>
    548c:	tstcs	r1, lr, lsl fp
    5490:			; <UNDEFINED> instruction: 0x46284a1e
    5494:	ldrbtmi	r9, [fp], #-3078	; 0xfffff3fa
    5498:	tstls	r4, sl, ror r4
    549c:	movwcs	lr, #10701	; 0x29cd
    54a0:	bmi	6e98a8 <log_oom_internal@plt+0x6e7998>
    54a4:	strls	r4, [r5], #-2331	; 0xfffff6e5
    54a8:	strls	r4, [r1], #-1146	; 0xfffffb86
    54ac:			; <UNDEFINED> instruction: 0xf7fc4479
    54b0:	cdpne	13, 0, cr14, cr4, cr6, {0}
    54b4:	stmdals	r6, {r0, r1, r8, r9, fp, ip, lr, pc}
    54b8:	b	fee434b0 <log_oom_internal@plt+0xfee415a0>
    54bc:	stmdals	r6, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    54c0:	b	fed434b8 <log_oom_internal@plt+0xfed415a8>
    54c4:			; <UNDEFINED> instruction: 0xf7fce7a9
    54c8:	svclt	0x0000ebd8
    54cc:	andeq	r3, r1, r4, lsl #25
    54d0:	andeq	r3, r1, r2, lsl sl
    54d4:	andeq	r0, r0, ip, asr #3
    54d8:	andeq	r3, r1, r8, lsl #24
    54dc:	andeq	r3, r1, sl, asr ip
    54e0:	ldrdeq	r3, [r1], -r6
    54e4:	andeq	r1, r0, r6, lsl #10
    54e8:	andeq	r2, r0, r0, lsl #2
    54ec:	strdeq	r1, [r0], -r0
    54f0:	ldrdeq	r1, [r0], -lr
    54f4:	strdeq	r1, [r0], -sl
    54f8:	andeq	r2, r0, r4, ror #1
    54fc:	andeq	r1, r0, r6, asr #9
    5500:	strdeq	r3, [r1], -r4
    5504:	andeq	r1, r0, ip, lsl #9
    5508:	andeq	r1, r0, lr, ror r4
    550c:	muleq	r0, r4, r4
    5510:	andeq	r1, r0, r0, ror r4
    5514:	andeq	r1, r0, r4, ror r4
    5518:	blmi	1e17efc <log_oom_internal@plt+0x1e15fec>
    551c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5520:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    5524:	movwls	r6, #38939	; 0x981b
    5528:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    552c:	movwls	r2, #29440	; 0x7300
    5530:			; <UNDEFINED> instruction: 0xf0002800
    5534:	mrcmi	0, 3, r8, cr2, cr5, {5}
    5538:	strmi	r2, [r5], -r1, lsl #2
    553c:	bvs	c9673c <log_oom_internal@plt+0xc9482c>
    5540:			; <UNDEFINED> instruction: 0xff48f7ff
    5544:	blle	13ccd5c <log_oom_internal@plt+0x13cae4c>
    5548:	ldrhlt	r6, [fp, #-147]	; 0xffffff6d
    554c:	strtmi	r9, [r8], -r0, lsl #6
    5550:	bmi	1b58308 <log_oom_internal@plt+0x1b563f8>
    5554:	ldrbtmi	r4, [fp], #-2413	; 0xfffff693
    5558:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    555c:	stc	7, cr15, [lr], #1008	; 0x3f0
    5560:	blle	104cd78 <log_oom_internal@plt+0x104ae68>
    5564:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    5568:			; <UNDEFINED> instruction: 0xb15b689b
    556c:	strtmi	r9, [r8], -r0, lsl #6
    5570:	bmi	1a58318 <log_oom_internal@plt+0x1a56408>
    5574:	ldrbtmi	r4, [fp], #-2409	; 0xfffff697
    5578:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    557c:	ldc	7, cr15, [lr], {252}	; 0xfc
    5580:	blle	c4cd98 <log_oom_internal@plt+0xc4ae88>
    5584:	ldrbtmi	r4, [sl], #-2662	; 0xfffff59a
    5588:	mrrcne	8, 9, r6, r9, cr3
    558c:	stmdbmi	r5!, {r2, r4, ip, lr, pc}^
    5590:	ldrbtmi	r6, [r9], #-2256	; 0xfffff730
    5594:	bcs	1f6c4 <log_oom_internal@plt+0x1d7b4>
    5598:	addshi	pc, r0, r0
    559c:	ldrbtmi	r4, [r9], #-2402	; 0xfffff69e
    55a0:	andne	lr, r1, #3358720	; 0x334000
    55a4:	bmi	184d9b0 <log_oom_internal@plt+0x184baa0>
    55a8:	stmdage	r7, {ip, pc}
    55ac:			; <UNDEFINED> instruction: 0xf7fc447a
    55b0:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    55b4:	addshi	pc, sl, r0, asr #5
    55b8:	andcs	r9, r0, r7, lsl #24
    55bc:	b	ffc435b4 <log_oom_internal@plt+0xffc416a4>
    55c0:	stmdacs	r6, {r2, r4, r8, r9, ip, sp, pc}
    55c4:	blmi	16bc668 <log_oom_internal@plt+0x16ba758>
    55c8:	bmi	1696e70 <log_oom_internal@plt+0x1694f60>
    55cc:	ldrbtmi	r4, [fp], #-2394	; 0xfffff6a6
    55d0:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    55d4:			; <UNDEFINED> instruction: 0xf7fc4479
    55d8:	mcrne	12, 0, lr, cr4, cr2, {3}
    55dc:	blmi	15fc1f4 <log_oom_internal@plt+0x15fa2e4>
    55e0:	cfldrsvc	mvf4, [ip], {123}	; 0x7b
    55e4:			; <UNDEFINED> instruction: 0xd12f2c00
    55e8:			; <UNDEFINED> instruction: 0xf7fc9807
    55ec:	bmi	153fe74 <log_oom_internal@plt+0x153df64>
    55f0:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    55f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    55f8:	subsmi	r9, sl, r9, lsl #22
    55fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5600:			; <UNDEFINED> instruction: 0x4620d177
    5604:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    5608:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    560c:	stccs	8, cr6, [r0], {92}	; 0x5c
    5610:	stmdacs	r6, {r3, r4, r6, ip, lr, pc}
    5614:	bmi	133ca6c <log_oom_internal@plt+0x133ab5c>
    5618:	mvnsvc	pc, #1325400064	; 0x4f000000
    561c:	tstcs	r0, r2, lsl #8
    5620:	mcrmi	4, 2, r4, cr10, cr10, {3}
    5624:	ldrvc	pc, [sl], #1282	; 0x502
    5628:	strls	r4, [r0], #-2633	; 0xfffff5b7
    562c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    5630:	andcc	r2, r3, #7
    5634:			; <UNDEFINED> instruction: 0xf7fc9601
    5638:	stcls	12, cr14, [r7], {22}
    563c:	bicle	r2, r2, r0, lsl #24
    5640:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    5644:	sbfx	r6, ip, #16, #31
    5648:	blge	217b5c <log_oom_internal@plt+0x215c4c>
    564c:	strcs	r4, [r0], -r3, asr #20
    5650:	ldrbtmi	r4, [r9], #-2115	; 0xfffff7bd
    5654:			; <UNDEFINED> instruction: 0x9608447a
    5658:	ldrbtmi	r6, [r8], #-2441	; 0xfffff677
    565c:	bl	19c3654 <log_oom_internal@plt+0x19c1744>
    5660:	blle	64ce78 <log_oom_internal@plt+0x64af68>
    5664:	tstcs	r1, pc, lsr fp
    5668:			; <UNDEFINED> instruction: 0x46284a3f
    566c:	ldrbtmi	r9, [fp], #-3080	; 0xfffff3f8
    5670:	tstls	r4, sl, ror r4
    5674:	movwcs	lr, #10701	; 0x29cd
    5678:	bmi	f29a80 <log_oom_internal@plt+0xf27b70>
    567c:	strls	r4, [r5], #-2364	; 0xfffff6c4
    5680:	strls	r4, [r1], #-1146	; 0xfffffb86
    5684:			; <UNDEFINED> instruction: 0xf7fc4479
    5688:	mcrne	12, 0, lr, cr4, cr10, {0}
    568c:	stmdals	r8, {r2, r8, r9, fp, ip, lr, pc}
    5690:			; <UNDEFINED> instruction: 0xf7fc4634
    5694:	str	lr, [r7, ip, asr #19]!
    5698:			; <UNDEFINED> instruction: 0xf7fc9808
    569c:	str	lr, [r3, r8, asr #19]!
    56a0:	vfma.f32	d20, d0, d20
    56a4:	bmi	d0a5e0 <log_oom_internal@plt+0xd086d0>
    56a8:	ldrbtmi	r4, [ip], #-2356	; 0xfffff6cc
    56ac:			; <UNDEFINED> instruction: 0xf504447a
    56b0:	ldrbtmi	r7, [r9], #-1162	; 0xfffffb76
    56b4:	strls	r3, [r0], #-515	; 0xfffffdfd
    56b8:	bl	ff3c36b0 <log_oom_internal@plt+0xff3c17a0>
    56bc:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
    56c0:	strb	r4, [sp, -sl, lsl #12]!
    56c4:	stcle	8, cr2, [sl, #24]
    56c8:	strtmi	r4, [r1], -lr, lsr #16
    56cc:	vst1.8	{d20-d21}, [pc :128], lr
    56d0:	mcrmi	3, 1, r7, cr14, cr8, {7}
    56d4:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    56d8:	addsvc	pc, sl, r0, lsl #10
    56dc:	andcc	r4, r3, #2113929216	; 0x7e000000
    56e0:	streq	lr, [r0], -sp, asr #19
    56e4:			; <UNDEFINED> instruction: 0xf7fc2007
    56e8:			; <UNDEFINED> instruction: 0xe778ebbe
    56ec:	streq	pc, [fp], #-111	; 0xffffff91
    56f0:			; <UNDEFINED> instruction: 0xf7fce77a
    56f4:	svclt	0x0000eac2
    56f8:	ldrdeq	r3, [r1], -r8
    56fc:	andeq	r0, r0, ip, asr #3
    5700:	andeq	r3, r1, r4, lsr #22
    5704:	andeq	r1, r0, sl, ror #31
    5708:	andeq	r1, r0, ip, lsl #8
    570c:	andeq	r1, r0, sl, asr #7
    5710:	strdeq	r3, [r1], -sl
    5714:	andeq	r1, r0, sl, asr #31
    5718:	strdeq	r1, [r0], -r4
    571c:	andeq	r1, r0, sl, lsr #7
    5720:	andeq	r3, r1, lr, ror sl
    5724:	andeq	r3, r1, lr, asr #21
    5728:	andeq	r1, r0, r2, asr #7
    572c:	andeq	r1, r0, r8, asr #7
    5730:	andeq	r1, r0, r2, ror pc
    5734:	andeq	r1, r0, lr, asr #7
    5738:	andeq	r1, r0, r0, asr r3
    573c:	andeq	r3, r1, r4, lsr #20
    5740:	andeq	r3, r1, r2, lsl #16
    5744:	andeq	r3, r1, r6, asr sl
    5748:	andeq	r2, r0, r8, lsr #7
    574c:	andeq	r1, r0, ip, asr r3
    5750:	andeq	r0, r0, sl, asr #28
    5754:	andeq	r3, r1, lr, lsl sl
    5758:	andeq	r3, r1, lr, lsl #20
    575c:	andeq	r1, r0, r0, ror r3
    5760:	andeq	r1, r0, r6, ror r3
    5764:	andeq	r1, r0, r6, lsr #5
    5768:	andeq	r1, r0, r8, lsr #5
    576c:	andeq	r1, r0, r0, ror #6
    5770:	muleq	r0, ip, r2
    5774:	andeq	r2, r0, lr, lsl r3
    5778:	andeq	r0, r0, ip, asr #27
    577c:			; <UNDEFINED> instruction: 0x00001dbe
    5780:			; <UNDEFINED> instruction: 0x000021b6
    5784:	strdeq	r2, [r0], -r4
    5788:	andeq	r0, r0, r2, lsr #27
    578c:	andeq	r1, r0, ip, asr #5
    5790:	bcs	fe743b14 <log_oom_internal@plt+0xfe741c04>
    5794:	bcc	fe743b18 <log_oom_internal@plt+0xfe741c08>
    5798:	svcmi	0x00f0e92d
    579c:	addlt	r4, fp, sl, ror r4
    57a0:	bvs	fe543b24 <log_oom_internal@plt+0xfe541c14>
    57a4:	ldrbtmi	r9, [lr], #-261	; 0xfffffefb
    57a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    57ac:			; <UNDEFINED> instruction: 0xf04f9309
    57b0:	cdpne	3, 0, cr0, cr3, cr0, {0}
    57b4:	vsubw.s8	<illegal reg q12.5>, q0, d6
    57b8:	blls	1663b4 <log_oom_internal@plt+0x1644a4>
    57bc:			; <UNDEFINED> instruction: 0xf0002b00
    57c0:			; <UNDEFINED> instruction: 0xf8df830e
    57c4:			; <UNDEFINED> instruction: 0xf8df3a78
    57c8:	ldmpl	r3!, {r3, r4, r5, r6, r9, fp, ip}^
    57cc:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    57d0:			; <UNDEFINED> instruction: 0xf7fc9307
    57d4:			; <UNDEFINED> instruction: 0xb120ea7c
    57d8:	bcc	1a43b5c <log_oom_internal@plt+0x1a41c4c>
    57dc:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    57e0:			; <UNDEFINED> instruction: 0xf8df625a
    57e4:			; <UNDEFINED> instruction: 0xf8df9a64
    57e8:			; <UNDEFINED> instruction: 0xf8df8a64
    57ec:	ldrbtmi	r5, [r9], #2660	; 0xa64
    57f0:	bmi	1843b74 <log_oom_internal@plt+0x1841c64>
    57f4:			; <UNDEFINED> instruction: 0xf10944f8
    57f8:	ldrbtmi	r0, [sp], #-2360	; 0xfffff6c8
    57fc:	ldmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    5800:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    5804:	strcs	r1, [r0, -r5]
    5808:	strtmi	r4, [r2], -fp, lsr #12
    580c:			; <UNDEFINED> instruction: 0xf7fc9700
    5810:	stmdacs	r0, {r5, r7, r9, fp, sp, lr, pc}
    5814:	rsbhi	pc, lr, #192, 4
    5818:	ldmcs	r2, {r0, r1, r2, r3, r4, r5, fp, ip, sp}^
    581c:	rscshi	pc, r0, #0, 4
    5820:			; <UNDEFINED> instruction: 0xf010e8df
    5824:	rsceq	r0, lr, #211	; 0xd3
    5828:	rsceq	r0, lr, #536870918	; 0x20000006
    582c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5830:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5834:	subseq	r0, r7, #92, 4	; 0xc0000005
    5838:	rsceq	r0, lr, #-536870898	; 0xe000000e
    583c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5840:	rsceq	r0, lr, #76, 4	; 0xc0000004
    5844:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5848:	rsceq	r0, lr, #-536870898	; 0xe000000e
    584c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5850:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5854:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5858:	rsceq	r0, lr, #-536870898	; 0xe000000e
    585c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5860:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5864:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5868:	rsceq	r0, lr, #-536870898	; 0xe000000e
    586c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5870:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5874:	eoreq	r0, r0, #-536870898	; 0xe000000e
    5878:	rsceq	r0, lr, #-536870898	; 0xe000000e
    587c:	andseq	r0, r9, #-536870898	; 0xe000000e
    5880:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5884:	mvneq	r0, r4, lsl #4
    5888:	rsceq	r0, lr, #232, 2	; 0x3a
    588c:	bicseq	r0, r3, lr, ror #5
    5890:	rsceq	r0, lr, #1073741875	; 0x40000033
    5894:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5898:	rsceq	r0, lr, #-536870898	; 0xe000000e
    589c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58a0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58a4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58a8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58ac:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58b0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58b4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58b8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58bc:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58c0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58c4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58c8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58cc:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58d0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58d4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58d8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58dc:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58e0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58e4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58e8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58ec:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58f0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58f4:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58f8:	rsceq	r0, lr, #-536870898	; 0xe000000e
    58fc:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5900:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5904:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5908:	rsceq	r0, lr, #-536870898	; 0xe000000e
    590c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5910:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5914:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5918:	rsceq	r0, lr, #-536870898	; 0xe000000e
    591c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5920:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5924:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5928:	rsceq	r0, lr, #-536870898	; 0xe000000e
    592c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5930:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5934:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5938:	rsceq	r0, lr, #-536870898	; 0xe000000e
    593c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5940:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5944:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5948:	rsceq	r0, lr, #-536870898	; 0xe000000e
    594c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5950:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5954:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5958:	rsceq	r0, lr, #-536870898	; 0xe000000e
    595c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5960:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5964:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5968:	rsceq	r0, lr, #-536870898	; 0xe000000e
    596c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5970:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5974:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5978:	rsceq	r0, lr, #-536870898	; 0xe000000e
    597c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5980:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5984:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5988:	rsceq	r0, lr, #-536870898	; 0xe000000e
    598c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5990:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5994:	rsceq	r0, lr, #-536870898	; 0xe000000e
    5998:	rsceq	r0, lr, #-536870898	; 0xe000000e
    599c:	rsceq	r0, lr, #-536870898	; 0xe000000e
    59a0:	rsceq	r0, lr, #-536870898	; 0xe000000e
    59a4:	biceq	r0, r9, lr, ror #5
    59a8:			; <UNDEFINED> instruction: 0x01bb01c3
    59ac:			; <UNDEFINED> instruction: 0x01af01b5
    59b0:			; <UNDEFINED> instruction: 0x01a101a8
    59b4:	rsceq	r0, lr, #-2147483610	; 0x80000026
    59b8:	cmpeq	pc, lr, ror #5
    59bc:	teqeq	r7, ip, asr #2
    59c0:	tsteq	sp, r0, lsr #2
    59c4:	strdeq	r0, [sp], #3	; <UNPREDICTABLE>
    59c8:			; <UNDEFINED> instruction: 0xf06f00e7
    59cc:	movwls	r0, #21269	; 0x5315
    59d0:	stmcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    59d4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    59d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59dc:	blls	25fa4c <log_oom_internal@plt+0x25db3c>
    59e0:			; <UNDEFINED> instruction: 0xf04f405a
    59e4:			; <UNDEFINED> instruction: 0xf0400300
    59e8:	stmdals	r5, {r1, r2, r6, r7, r8, r9, pc}
    59ec:	pop	{r0, r1, r3, ip, sp, pc}
    59f0:			; <UNDEFINED> instruction: 0xf8df8ff0
    59f4:	andcs	r3, r4, #104, 16	; 0x680000
    59f8:	subsvs	r4, sl, #2063597568	; 0x7b000000
    59fc:			; <UNDEFINED> instruction: 0xf8dfe701
    5a00:	andcs	r3, r1, #96, 16	; 0x600000
    5a04:	subsvs	r4, sl, fp, ror r4
    5a08:			; <UNDEFINED> instruction: 0xf8dfe6fb
    5a0c:			; <UNDEFINED> instruction: 0x46483858
    5a10:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5a14:	stmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a18:			; <UNDEFINED> instruction: 0xf6bf2800
    5a1c:			; <UNDEFINED> instruction: 0xf8dfaef2
    5a20:	vst2.16	{d19-d20}, [pc], r8
    5a24:			; <UNDEFINED> instruction: 0xf8df7299
    5a28:	ldrbtmi	r1, [fp], #-2116	; 0xfffff7bc
    5a2c:			; <UNDEFINED> instruction: 0xf5034479
    5a30:			; <UNDEFINED> instruction: 0x310373b4
    5a34:			; <UNDEFINED> instruction: 0xf7fc2000
    5a38:	andls	lr, r5, ip, ror #20
    5a3c:			; <UNDEFINED> instruction: 0xf8dfe7c8
    5a40:	ldmpl	r3!, {r2, r5, fp, ip, sp}^
    5a44:	ldrdlt	pc, [r0], -r3
    5a48:			; <UNDEFINED> instruction: 0xf7fc4658
    5a4c:	vmlsne.f16	s28, s14, s24	; <UNPREDICTABLE>
    5a50:	tsthi	sl, #192, 4	; <UNPREDICTABLE>
    5a54:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5a58:	andcs	fp, r1, #12, 30	; 0x30
    5a5c:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    5a60:			; <UNDEFINED> instruction: 0xe6ce625a
    5a64:	ubfxcc	pc, pc, #17, #29
    5a68:	ldmpl	r7!, {r0, r6, r9, sl, lr}^
    5a6c:			; <UNDEFINED> instruction: 0xf7fc6838
    5a70:			; <UNDEFINED> instruction: 0xf1b0e91c
    5a74:			; <UNDEFINED> instruction: 0xf6bf0b00
    5a78:	andcs	sl, r0, r4, asr #29
    5a7c:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a80:	vsub.i8	d2, d0, d2
    5a84:			; <UNDEFINED> instruction: 0xf1cb8362
    5a88:	sbcslt	r0, fp, #0, 6
    5a8c:	movwls	r4, #21083	; 0x525b
    5a90:			; <UNDEFINED> instruction: 0xf8dfe79e
    5a94:			; <UNDEFINED> instruction: 0xf8df37d0
    5a98:	ldmpl	r3!, {r2, r3, r4, r6, r7, r8, r9, sl}^
    5a9c:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    5aa0:	svc	0x0098f7fb
    5aa4:			; <UNDEFINED> instruction: 0xf6bf2800
    5aa8:			; <UNDEFINED> instruction: 0xf8dfaeac
    5aac:	vst1.64	{d19}, [pc], ip
    5ab0:			; <UNDEFINED> instruction: 0xf8df728a
    5ab4:	ldrbtmi	r1, [fp], #-1992	; 0xfffff838
    5ab8:			; <UNDEFINED> instruction: 0xe7b84479
    5abc:	sbfxcc	pc, pc, #17, #5
    5ac0:			; <UNDEFINED> instruction: 0xf8d358f3
    5ac4:	ldrbmi	fp, [r8], -r0
    5ac8:	stmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5acc:	vmull.p8	<illegal reg q8.5>, d0, d7
    5ad0:			; <UNDEFINED> instruction: 0xf8df82ca
    5ad4:	svclt	0x001437ac
    5ad8:	andcs	r2, r0, #268435456	; 0x10000000
    5adc:	ldrvc	r4, [sl], #-1147	; 0xfffffb85
    5ae0:			; <UNDEFINED> instruction: 0xf8dfe68f
    5ae4:			; <UNDEFINED> instruction: 0xf04f2780
    5ae8:			; <UNDEFINED> instruction: 0xf8df0a00
    5aec:	stmdage	r8, {r3, r4, r7, r8, r9, sl, ip}
    5af0:			; <UNDEFINED> instruction: 0xf8564653
    5af4:	ldrbtmi	fp, [r9], #-2
    5af8:	bge	40234 <log_oom_internal@plt+0x3e324>
    5afc:	andeq	pc, ip, #1073741824	; 0x40000000
    5b00:			; <UNDEFINED> instruction: 0xf8db3108
    5b04:	strls	r7, [r8, -r0]
    5b08:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b0c:			; <UNDEFINED> instruction: 0xf6bf1e07
    5b10:			; <UNDEFINED> instruction: 0x4650ae78
    5b14:	stmda	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b18:	vsub.i8	d18, d0, d2
    5b1c:			; <UNDEFINED> instruction: 0xf1178245
    5b20:			; <UNDEFINED> instruction: 0xf0000f4a
    5b24:			; <UNDEFINED> instruction: 0xf8df833e
    5b28:	ldrbtmi	r4, [ip], #-1888	; 0xfffff8a0
    5b2c:	smmlseq	ip, pc, r8, pc	; <UNPREDICTABLE>
    5b30:			; <UNDEFINED> instruction: 0xf8df4639
    5b34:	vaba.s8	q9, q0, q6
    5b38:			; <UNDEFINED> instruction: 0xf8db1303
    5b3c:	ldrbtmi	r5, [r8], #-0
    5b40:	strls	r4, [r2, #-1146]	; 0xfffffb86
    5b44:	adcsvc	pc, r4, r0, lsl #10
    5b48:	andls	r3, r0, r3, lsl #4
    5b4c:	strls	r2, [r1], #-3
    5b50:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b54:	ldr	r9, [fp, -r5]!
    5b58:			; <UNDEFINED> instruction: 0x3738f8df
    5b5c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5b60:	eorscs	pc, r4, r3, lsl #17
    5b64:			; <UNDEFINED> instruction: 0xf8dfe64d
    5b68:	andcs	r3, r0, #48, 14	; 0xc00000
    5b6c:			; <UNDEFINED> instruction: 0xf883447b
    5b70:	strb	r2, [r6], -sp, lsr #32
    5b74:			; <UNDEFINED> instruction: 0x3724f8df
    5b78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5b7c:	eorcs	pc, sp, r3, lsl #17
    5b80:			; <UNDEFINED> instruction: 0xf8dfe63f
    5b84:	andcs	r3, r0, #28, 14	; 0x700000
    5b88:	andsvc	r4, sl, fp, ror r4
    5b8c:			; <UNDEFINED> instruction: 0xf8dfe639
    5b90:	andcs	r3, r0, #20, 14	; 0x500000
    5b94:	ldrbvc	r4, [sl], #-1147	; 0xfffffb85
    5b98:			; <UNDEFINED> instruction: 0xf8dfe633
    5b9c:	ldrbtmi	r2, [sl], #-1804	; 0xfffff8f4
    5ba0:			; <UNDEFINED> instruction: 0xf0436a93
    5ba4:	addsvs	r0, r3, #67108864	; 0x4000000
    5ba8:			; <UNDEFINED> instruction: 0xf8dfe62b
    5bac:	andcs	r3, r1, #0, 14
    5bb0:	tstvc	sl, #2063597568	; 0x7b000000
    5bb4:			; <UNDEFINED> instruction: 0xf7fbe625
    5bb8:	andls	lr, r5, r6, lsr #30
    5bbc:			; <UNDEFINED> instruction: 0xf8dfe708
    5bc0:	andcs	r3, r3, #240, 12	; 0xf000000
    5bc4:	subsvs	r4, sl, #2063597568	; 0x7b000000
    5bc8:			; <UNDEFINED> instruction: 0xf8dfe61b
    5bcc:			; <UNDEFINED> instruction: 0xf8df3698
    5bd0:	ldmpl	r3!, {r2, r5, r6, r7, r9, sl}^
    5bd4:	andcc	r4, r8, r8, ror r4
    5bd8:			; <UNDEFINED> instruction: 0xf7fb6819
    5bdc:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5be0:	mcrge	6, 0, pc, cr15, cr15, {5}	; <UNPREDICTABLE>
    5be4:			; <UNDEFINED> instruction: 0x36d0f8df
    5be8:			; <UNDEFINED> instruction: 0xf8df22f6
    5bec:	ldrbtmi	r1, [fp], #-1744	; 0xfffff930
    5bf0:			; <UNDEFINED> instruction: 0xe71c4479
    5bf4:			; <UNDEFINED> instruction: 0x36c8f8df
    5bf8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5bfc:			; <UNDEFINED> instruction: 0xe600751a
    5c00:			; <UNDEFINED> instruction: 0x3660f8df
    5c04:	ssateq	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    5c08:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    5c0c:	ldmdavs	r9, {r5, ip, sp}
    5c10:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c14:			; <UNDEFINED> instruction: 0xf6bf2800
    5c18:			; <UNDEFINED> instruction: 0xf8dfadf4
    5c1c:	vmax.s8	d19, d16, d28
    5c20:			; <UNDEFINED> instruction: 0xf8df1219
    5c24:	ldrbtmi	r1, [fp], #-1704	; 0xfffff958
    5c28:	smlsdx	r0, r9, r4, r4
    5c2c:			; <UNDEFINED> instruction: 0x3634f8df
    5c30:			; <UNDEFINED> instruction: 0x069cf8df
    5c34:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    5c38:	ldmdavs	r9, {r2, ip, sp}
    5c3c:	mcr	7, 6, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    5c40:			; <UNDEFINED> instruction: 0xf6bf2800
    5c44:			; <UNDEFINED> instruction: 0xf8dfadde
    5c48:	rscscs	r3, fp, #140, 12	; 0x8c00000
    5c4c:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    5c50:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    5c54:			; <UNDEFINED> instruction: 0xf8dfe6eb
    5c58:	andcs	r3, r1, #132, 12	; 0x8400000
    5c5c:			; <UNDEFINED> instruction: 0xf883447b
    5c60:	strb	r2, [lr, #44]	; 0x2c
    5c64:			; <UNDEFINED> instruction: 0x1678f8df
    5c68:			; <UNDEFINED> instruction: 0xf8dfaa08
    5c6c:	strcs	r0, [r0], #-1656	; 0xfffff988
    5c70:	strls	r4, [r8], #-1145	; 0xfffffb87
    5c74:			; <UNDEFINED> instruction: 0xf7fc4478
    5c78:	adcmi	lr, r0, #393216	; 0x60000
    5c7c:	sbcshi	pc, r3, r0, asr #5
    5c80:			; <UNDEFINED> instruction: 0xf8df9b07
    5c84:	ldmdavs	sl, {r2, r5, r6, r9, sl, ip}
    5c88:			; <UNDEFINED> instruction: 0x46104479
    5c8c:			; <UNDEFINED> instruction: 0xf7fc9205
    5c90:	bls	17ff98 <log_oom_internal@plt+0x17e088>
    5c94:			; <UNDEFINED> instruction: 0xf0002800
    5c98:			; <UNDEFINED> instruction: 0xf8df809e
    5c9c:	ldrbtmi	r3, [fp], #-1616	; 0xfffff9b0
    5ca0:	andcs	r9, r1, r8, lsl #24
    5ca4:			; <UNDEFINED> instruction: 0x1648f8df
    5ca8:	strls	r2, [r5, #-1280]	; 0xfffffb00
    5cac:	strls	r4, [r0], #-1145	; 0xfffffb87
    5cb0:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cb4:			; <UNDEFINED> instruction: 0xf7fb9808
    5cb8:			; <UNDEFINED> instruction: 0xe689eeba
    5cbc:			; <UNDEFINED> instruction: 0x2634f8df
    5cc0:	ldrbtmi	r2, [sl], #-258	; 0xfffffefe
    5cc4:	ldrcc	pc, [ip, #2271]	; 0x8df
    5cc8:	ldmpl	r3!, {r0, r4, r8, sp, lr}^
    5ccc:	tstvs	r3, #1769472	; 0x1b0000
    5cd0:			; <UNDEFINED> instruction: 0xf8dfe597
    5cd4:	tstcs	r1, r4, lsr #12
    5cd8:			; <UNDEFINED> instruction: 0xe7f3447a
    5cdc:			; <UNDEFINED> instruction: 0x361cf8df
    5ce0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    5ce4:	str	r7, [ip, #1818]	; 0x71a
    5ce8:			; <UNDEFINED> instruction: 0x3614f8df
    5cec:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    5cf0:	str	r6, [r6, #602]	; 0x25a
    5cf4:			; <UNDEFINED> instruction: 0x360cf8df
    5cf8:			; <UNDEFINED> instruction: 0xf893447b
    5cfc:	tstlt	sl, sp, lsr #32
    5d00:	blcs	20174 <log_oom_internal@plt+0x1e264>
    5d04:	sbchi	pc, r6, r0, asr #32
    5d08:	ldrbvc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5d0c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5d10:	bvs	1f56f14 <log_oom_internal@plt+0x1f55004>
    5d14:	stccs	8, cr5, [r4, #-984]	; 0xfffffc28
    5d18:	ldmdavs	r4!, {r1, r2, r8, r9, fp, ip, pc}
    5d1c:	sbcshi	pc, r9, r0
    5d20:			; <UNDEFINED> instruction: 0xf0002d03
    5d24:	adcmi	r8, r3, #143	; 0x8f
    5d28:	rschi	pc, r3, r0, asr #6
    5d2c:	strcc	r9, [r2], #-2822	; 0xfffff4fa
    5d30:	vrshr.s64	d20, d12, #64
    5d34:	ldmvs	r8!, {r0, r1, r2, r5, r8, pc}
    5d38:			; <UNDEFINED> instruction: 0xf0002800
    5d3c:			; <UNDEFINED> instruction: 0xf7fb80f0
    5d40:	stmdblt	r8!, {r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    5d44:			; <UNDEFINED> instruction: 0xf7fb68b8
    5d48:	stmdacs	r0, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5d4c:	rschi	pc, r7, r0
    5d50:	ldmdavs	r3!, {r0, r2, r9, fp, ip, pc}
    5d54:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    5d58:	stmia	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5d5c:	ldrcs	pc, [r0, #2271]!	; 0x8df
    5d60:	orrsvs	r4, r0, sl, ror r4
    5d64:			; <UNDEFINED> instruction: 0xf0002800
    5d68:	ldmdavs	r2!, {r0, r2, r4, r6, r9, pc}
    5d6c:	andcc	r9, r1, #6144	; 0x1800
    5d70:	vrshr.s64	d4, d10, #64
    5d74:			; <UNDEFINED> instruction: 0xf8df8139
    5d78:	blls	1573f0 <log_oom_internal@plt+0x1554e0>
    5d7c:	stmdbvs	r5!, {r2, r3, r4, r5, r6, sl, lr}
    5d80:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    5d84:			; <UNDEFINED> instruction: 0xf0402d00
    5d88:			; <UNDEFINED> instruction: 0xf104818e
    5d8c:	andcs	r0, r2, #60, 6	; 0xf0000000
    5d90:	strls	r4, [r0, #-1577]	; 0xfffff9d7
    5d94:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d98:	vmull.p8	<illegal reg q8.5>, d0, d4
    5d9c:			; <UNDEFINED> instruction: 0xf8df81bf
    5da0:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
    5da4:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
    5da8:			; <UNDEFINED> instruction: 0xf0402b00
    5dac:	movwcs	r8, #4386	; 0x1122
    5db0:	str	r9, [sp], -r5, lsl #6
    5db4:	strbmi	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5db8:			; <UNDEFINED> instruction: 0xf8df23b6
    5dbc:	andcs	r2, r0, r4, ror #10
    5dc0:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    5dc4:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5dc8:	strtvc	pc, [sl], #1284	; 0x504
    5dcc:	andcc	r4, r3, #2030043136	; 0x79000000
    5dd0:			; <UNDEFINED> instruction: 0xf7fc9400
    5dd4:			; <UNDEFINED> instruction: 0xf8dfe842
    5dd8:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
    5ddc:			; <UNDEFINED> instruction: 0xf8dfe760
    5de0:			; <UNDEFINED> instruction: 0x23b7454c
    5de4:	strbcs	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5de8:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5dec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5df0:	strtvc	pc, [sl], #1284	; 0x504
    5df4:	ldrbtmi	r9, [r9], #-2053	; 0xfffff7fb
    5df8:	strls	r3, [r0], #-515	; 0xfffffdfd
    5dfc:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5e00:	ldrmi	pc, [r4, #-2271]!	; 0xfffff721
    5e04:			; <UNDEFINED> instruction: 0x73a5f44f
    5e08:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    5e0c:			; <UNDEFINED> instruction: 0xf8df2000
    5e10:	ldrbtmi	r1, [ip], #-1328	; 0xfffffad0
    5e14:			; <UNDEFINED> instruction: 0xf502447a
    5e18:	ldrbtmi	r7, [r9], #-682	; 0xfffffd56
    5e1c:	strtmi	r9, [r2], -r0, lsl #4
    5e20:			; <UNDEFINED> instruction: 0xf7fb3203
    5e24:			; <UNDEFINED> instruction: 0xf8dfee2e
    5e28:			; <UNDEFINED> instruction: 0x4620351c
    5e2c:	ldrne	pc, [r8, #-2271]	; 0xfffff721
    5e30:	ldrbtmi	r2, [fp], #-597	; 0xfffffdab
    5e34:			; <UNDEFINED> instruction: 0xf5034479
    5e38:			; <UNDEFINED> instruction: 0x310373b0
    5e3c:	stmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e40:	ldr	r9, [r7, -r5]!
    5e44:	vhsub.u8	d20, d16, d19
    5e48:	ldmdbvs	fp!, {r2, r4, r5, r7, pc}
    5e4c:	adcle	r2, lr, r0, lsl #22
    5e50:	blls	1bde64 <log_oom_internal@plt+0x1bbf54>
    5e54:	adcmi	r3, r3, #16777216	; 0x1000000
    5e58:	blls	17a104 <log_oom_internal@plt+0x1781f4>
    5e5c:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5e60:			; <UNDEFINED> instruction: 0xf7fb4628
    5e64:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    5e68:			; <UNDEFINED> instruction: 0xf7fbd1f3
    5e6c:	stmdacs	r2, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    5e70:	stcge	7, cr15, [fp, #508]!	; 0x1fc
    5e74:	ldrbmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5e78:			; <UNDEFINED> instruction: 0xf8df2116
    5e7c:			; <UNDEFINED> instruction: 0xf2c404d4
    5e80:			; <UNDEFINED> instruction: 0xf8df0100
    5e84:	ldrbtmi	r2, [ip], #-1232	; 0xfffffb30
    5e88:	vqshl.s8	q10, q12, q0
    5e8c:	ldrbtmi	r1, [sl], #-867	; 0xfffffc9d
    5e90:	ldrb	r9, [r7], -r2, lsl #10
    5e94:			; <UNDEFINED> instruction: 0xf7fb4638
    5e98:	stmdacs	r2, {r2, r7, r9, sl, fp, sp, lr, pc}
    5e9c:	ldcge	7, cr15, [r5, #508]	; 0x1fc
    5ea0:	ldrtmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    5ea4:			; <UNDEFINED> instruction: 0xf8df2116
    5ea8:			; <UNDEFINED> instruction: 0xf2c424b4
    5eac:			; <UNDEFINED> instruction: 0xf8df0100
    5eb0:	ldrbtmi	r0, [ip], #-1200	; 0xfffffb50
    5eb4:	vst3.16	{d20-d22}, [pc :256], sl
    5eb8:	ldrbtmi	r7, [r8], #-935	; 0xfffffc59
    5ebc:	adcsvc	pc, r4, #8388608	; 0x800000
    5ec0:	strcs	lr, [r0], #-2509	; 0xfffff633
    5ec4:	andcs	r4, r3, r2, lsl #12
    5ec8:			; <UNDEFINED> instruction: 0xf7fb3203
    5ecc:	andls	lr, r5, ip, asr #31
    5ed0:	adcmi	lr, r3, #528482304	; 0x1f800000
    5ed4:	ldmdbvs	fp!, {r0, r6, sl, fp, ip, lr, pc}
    5ed8:			; <UNDEFINED> instruction: 0xf43f2b00
    5edc:	andcs	sl, r0, r8, ror #30
    5ee0:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    5ee4:	vsub.i8	d2, d0, d2
    5ee8:			; <UNDEFINED> instruction: 0xf06f8100
    5eec:	movwls	r0, #21342	; 0x535e
    5ef0:	andcs	lr, r0, lr, ror #10
    5ef4:	mrc	7, 2, APSR_nzcv, cr4, cr11, {7}
    5ef8:			; <UNDEFINED> instruction: 0xf77f2802
    5efc:			; <UNDEFINED> instruction: 0xf8dfad66
    5f00:	tstcs	r6, r4, ror #8
    5f04:	strbtmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5f08:			; <UNDEFINED> instruction: 0x73b4f44f
    5f0c:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5f10:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    5f14:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5f18:	ldrmi	r4, [sl], #-1144	; 0xfffffb88
    5f1c:			; <UNDEFINED> instruction: 0xf8dfe7d0
    5f20:	ldmdavs	r3!, {r4, r6, sl, lr}
    5f24:	bls	15711c <log_oom_internal@plt+0x15520c>
    5f28:			; <UNDEFINED> instruction: 0xf8526927
    5f2c:	svccs	0x00000023
    5f30:			; <UNDEFINED> instruction: 0xf7fbd177
    5f34:	strmi	lr, [r5], -r2, lsl #27
    5f38:			; <UNDEFINED> instruction: 0xf0002800
    5f3c:			; <UNDEFINED> instruction: 0xf10480f9
    5f40:			; <UNDEFINED> instruction: 0x463a0318
    5f44:	smladxls	r0, r9, r6, r4
    5f48:	svc	0x0044f7fb
    5f4c:	vmull.p8	<illegal reg q8.5>, d0, d4
    5f50:			; <UNDEFINED> instruction: 0x462880d8
    5f54:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    5f58:	andcs	lr, r0, r7, lsl #14
    5f5c:	mcr	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5f60:			; <UNDEFINED> instruction: 0xf77f2802
    5f64:			; <UNDEFINED> instruction: 0xf8dfad32
    5f68:	tstcs	r6, ip, lsl #8
    5f6c:	strcs	pc, [r8], #-2271	; 0xfffff721
    5f70:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    5f74:	streq	pc, [r4], #-2271	; 0xfffff721
    5f78:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5f7c:	cmpne	r3, #64, 4	; <UNPREDICTABLE>
    5f80:			; <UNDEFINED> instruction: 0xe79b4478
    5f84:			; <UNDEFINED> instruction: 0xf7fb2000
    5f88:	stmdacs	r2, {r2, r3, r9, sl, fp, sp, lr, pc}
    5f8c:	ldcge	7, cr15, [sp, #-508]	; 0xfffffe04
    5f90:			; <UNDEFINED> instruction: 0x21164cfb
    5f94:			; <UNDEFINED> instruction: 0xf2c44afb
    5f98:	ldmmi	fp!, {r8}^
    5f9c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    5fa0:			; <UNDEFINED> instruction: 0x73b6f44f
    5fa4:			; <UNDEFINED> instruction: 0xe7894478
    5fa8:	sbcslt	r4, fp, #-1342177273	; 0xb0000007
    5fac:	movwls	r4, #21083	; 0x525b
    5fb0:	andcs	lr, r0, lr, lsl #10
    5fb4:	ldcl	7, cr15, [r4, #1004]!	; 0x3ec
    5fb8:			; <UNDEFINED> instruction: 0xf77f2802
    5fbc:	blmi	ffcf13dc <log_oom_internal@plt+0xffcef4cc>
    5fc0:	bmi	ffcd7868 <log_oom_internal@plt+0xffcd5958>
    5fc4:	ldfmie	f2, [r3], #88	; 0x58
    5fc8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5fcc:			; <UNDEFINED> instruction: 0x73b4f503
    5fd0:	vmvn.i32	q10, #4980736	; 0x004c0000
    5fd4:	stmib	sp, {r8}^
    5fd8:	andcc	r3, r3, #0, 8
    5fdc:	cmpne	fp, #64, 4	; <UNPREDICTABLE>
    5fe0:	svc	0x0040f7fb
    5fe4:	ldrbt	r9, [r3], #5
    5fe8:	andcs	r4, r1, #240640	; 0x3ac00
    5fec:			; <UNDEFINED> instruction: 0xf883447b
    5ff0:	blmi	ffa8e0c8 <log_oom_internal@plt+0xffa8c1b8>
    5ff4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5ff8:			; <UNDEFINED> instruction: 0xf43f2b00
    5ffc:	ldrdcs	sl, [r0], -r8
    6000:	stcl	7, cr15, [lr, #1004]	; 0x3ec
    6004:			; <UNDEFINED> instruction: 0xf77f2802
    6008:	stclmi	15, cr10, [r5], #448	; 0x1c0
    600c:	bmi	ff94e590 <log_oom_internal@plt+0xff94c680>
    6010:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    6014:	ldrbtmi	r4, [ip], #-2276	; 0xfffff71c
    6018:	vst3.16	{d20-d22}, [pc :256], sl
    601c:	ldrbtmi	r7, [r8], #-975	; 0xfffffc31
    6020:			; <UNDEFINED> instruction: 0xf7fbe74c
    6024:	rorvs	lr, r4, #30
    6028:			; <UNDEFINED> instruction: 0xf0002800
    602c:	ldrdcs	r8, [r0, -r7]
    6030:	ldcl	7, cr15, [r4, #1004]	; 0x3ec
    6034:	strtmi	r6, [r8], -r5, lsr #19
    6038:	ldcl	7, cr15, [r2], {251}	; 0xfb
    603c:			; <UNDEFINED> instruction: 0xf47f2800
    6040:			; <UNDEFINED> instruction: 0xf7fbae94
    6044:	stmdacs	r2, {r1, r2, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    6048:	ldcge	7, cr15, [pc], #508	; 624c <log_oom_internal@plt+0x433c>
    604c:			; <UNDEFINED> instruction: 0x21164cd7
    6050:			; <UNDEFINED> instruction: 0xf2c448d7
    6054:	bmi	ff5c645c <log_oom_internal@plt+0xff5c454c>
    6058:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    605c:	bicvc	pc, r3, #1325400064	; 0x4f000000
    6060:	strls	r4, [r2, #-1146]	; 0xfffffb86
    6064:	andcs	lr, r0, lr, ror #10
    6068:	ldc	7, cr15, [sl, #1004]	; 0x3ec
    606c:	ldcle	8, cr2, [fp, #8]
    6070:			; <UNDEFINED> instruction: 0x46394cd1
    6074:	vtst.8	q10, q8, <illegal reg q0.5>
    6078:	bmi	ff44acb4 <log_oom_internal@plt+0xff448da4>
    607c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    6080:			; <UNDEFINED> instruction: 0xf8cd447a
    6084:	ldrb	fp, [sp, #-8]
    6088:			; <UNDEFINED> instruction: 0xf7fb2000
    608c:	stmdacs	r2, {r1, r3, r7, r8, sl, fp, sp, lr, pc}
    6090:	stclmi	13, cr13, [ip], {138}	; 0x8a
    6094:	stmiami	ip, {r0, r3, r4, r5, r9, sl, lr}^
    6098:	orrsvc	pc, r2, #1325400064	; 0x4f000000
    609c:	ldrbtmi	r4, [ip], #-2763	; 0xfffff535
    60a0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    60a4:			; <UNDEFINED> instruction: 0xf7fbe7ed
    60a8:	mvnvs	lr, #34, 30	; 0x88
    60ac:			; <UNDEFINED> instruction: 0xf0002800
    60b0:	smlatbcs	r0, r3, r0, r8
    60b4:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    60b8:	strtmi	r6, [r8], -r5, ror #23
    60bc:	ldc	7, cr15, [r0], {251}	; 0xfb
    60c0:			; <UNDEFINED> instruction: 0xf47f2800
    60c4:			; <UNDEFINED> instruction: 0xf7fbae6c
    60c8:	stmdacs	r2, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    60cc:	ldclge	7, cr15, [sp], #-508	; 0xfffffe04
    60d0:			; <UNDEFINED> instruction: 0x21164cbf
    60d4:			; <UNDEFINED> instruction: 0xf2c448bf
    60d8:	bmi	fefc64e0 <log_oom_internal@plt+0xfefc45d0>
    60dc:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    60e0:	orrsne	pc, r7, #64, 4
    60e4:	strls	r4, [r2, #-1146]	; 0xfffffb86
    60e8:	cfldr32mi	mvfx14, [ip], #176	; 0xb0
    60ec:	bmi	fef0e670 <log_oom_internal@plt+0xfef0c760>
    60f0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    60f4:	ldrbtmi	r4, [ip], #-2235	; 0xfffff745
    60f8:	vqshl.s8	q10, q13, q0
    60fc:	ldrbtmi	r1, [r8], #-855	; 0xfffffca9
    6100:			; <UNDEFINED> instruction: 0x4638e6dc
    6104:	stcl	7, cr15, [ip, #-1004]	; 0xfffffc14
    6108:	ldcle	8, cr2, [r6], #-8
    610c:	sbcslt	r4, fp, #805306374	; 0x30000006
    6110:	movwls	r4, #21083	; 0x525b
    6114:			; <UNDEFINED> instruction: 0xf7fb4628
    6118:	ldrb	lr, [r9], #-3210	; 0xfffff376
    611c:			; <UNDEFINED> instruction: 0xf7fb4628
    6120:	stmdacs	r2, {r6, r8, sl, fp, sp, lr, pc}
    6124:	rsbmi	sp, r3, #64, 24	; 0x4000
    6128:	subsmi	fp, fp, #-1342177267	; 0xb000000d
    612c:	strb	r9, [pc], #-773	; 6134 <log_oom_internal@plt+0x4224>
    6130:	vqdmulh.s<illegal width 8>	d20, d16, d29
    6134:	stmibmi	sp!, {r0, r3, r4, r5, r6, r9, ip}
    6138:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    613c:			; <UNDEFINED> instruction: 0x73b4f503
    6140:			; <UNDEFINED> instruction: 0xf7fb3103
    6144:	andls	lr, r5, r6, ror #29
    6148:	ldmdavs	ip!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    614c:	bmi	fea0e160 <log_oom_internal@plt+0xfea0c250>
    6150:	stcmi	6, cr4, [r8, #356]!	; 0x164
    6154:	orrsvc	pc, r6, #1325400064	; 0x4f000000
    6158:	ldrbtmi	r9, [sl], #-1026	; 0xfffffbfe
    615c:			; <UNDEFINED> instruction: 0xf5024ca6
    6160:	ldrbtmi	r7, [sp], #-692	; 0xfffffd4c
    6164:	strcs	lr, [r0, #-2509]	; 0xfffff633
    6168:			; <UNDEFINED> instruction: 0x4622447c
    616c:			; <UNDEFINED> instruction: 0xf7fb4402
    6170:	andls	lr, r5, sl, ror lr
    6174:			; <UNDEFINED> instruction: 0xf7fbe42c
    6178:	stmiami	r0!, {r7, r8, sl, fp, sp, lr, pc}
    617c:	bmi	fe817a08 <log_oom_internal@plt+0xfe815af8>
    6180:	cmnne	sp, #64, 4	; <UNPREDICTABLE>
    6184:	ldrbtmi	r4, [r8], #-3743	; 0xfffff161
    6188:			; <UNDEFINED> instruction: 0xf500447a
    618c:	ldrbtmi	r7, [lr], #-180	; 0xffffff4c
    6190:	andcc	r9, r3, #0
    6194:	strls	r2, [r2, #-3]
    6198:			; <UNDEFINED> instruction: 0xf7fb9601
    619c:	andls	lr, r5, r4, ror #28
    61a0:	ldcmi	7, cr14, [r9], {184}	; 0xb8
    61a4:	strb	r4, [r1], #1148	; 0x47c
    61a8:			; <UNDEFINED> instruction: 0x46216832
    61ac:			; <UNDEFINED> instruction: 0xf44f9e05
    61b0:	mrrcne	3, 12, r7, r4, cr7
    61b4:	bmi	fe598410 <log_oom_internal@plt+0xfe596500>
    61b8:	eormi	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    61bc:	cfldrsmi	mvf4, [r5, #480]	; 0x1e0
    61c0:			; <UNDEFINED> instruction: 0xf500447a
    61c4:	andcc	r7, r3, #180	; 0xb4
    61c8:	ldrbtmi	r9, [sp], #-0
    61cc:	strls	r2, [r1, #-3]
    61d0:			; <UNDEFINED> instruction: 0xf7fb9402
    61d4:	andls	lr, r5, r8, asr #28
    61d8:	bllt	ffec41dc <log_oom_internal@plt+0xffec22cc>
    61dc:	vqdmulh.s<illegal width 8>	d20, d16, d14
    61e0:	stmibmi	lr, {r0, r7, r9, ip}
    61e4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    61e8:			; <UNDEFINED> instruction: 0x73b4f503
    61ec:			; <UNDEFINED> instruction: 0xf7fb3103
    61f0:	mulls	r5, r0, lr
    61f4:	bllt	ffb441f8 <log_oom_internal@plt+0xffb422e8>
    61f8:			; <UNDEFINED> instruction: 0xf44f4b89
    61fc:	stmibmi	r9, {r0, r3, r6, r7, r9, ip, sp, lr}
    6200:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6204:			; <UNDEFINED> instruction: 0x73b4f503
    6208:			; <UNDEFINED> instruction: 0xf7fb3103
    620c:	andls	lr, r5, r2, lsl #29
    6210:	bllt	ff7c4214 <log_oom_internal@plt+0xff7c2304>
    6214:			; <UNDEFINED> instruction: 0xf44f4b84
    6218:	stmibmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, lr}
    621c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    6220:			; <UNDEFINED> instruction: 0x73b4f503
    6224:			; <UNDEFINED> instruction: 0xf7fb3103
    6228:	andls	lr, r5, r4, ror lr
    622c:	bllt	ff444230 <log_oom_internal@plt+0xff442320>
    6230:	andeq	r3, r1, r8, asr r6
    6234:	andeq	r0, r0, ip, asr #3
    6238:	andeq	r3, r1, lr, asr #12
    623c:	strdeq	r0, [r0], -r8
    6240:	andeq	r1, r0, r4, lsl #5
    6244:	andeq	r3, r1, r2, lsl #17
    6248:	andeq	r3, r1, r2, ror r8
    624c:	andeq	r3, r1, r0, lsl r8
    6250:	andeq	r3, r1, r2, lsr #6
    6254:	ldrdeq	r1, [r0], -ip
    6258:	andeq	r3, r1, ip, lsl r4
    625c:	andeq	r3, r1, r8, ror #12
    6260:	andeq	r3, r1, r0, lsl #12
    6264:	ldrdeq	r0, [r0], -ip
    6268:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    626c:	andeq	r0, r0, ip, asr #20
    6270:	andeq	r3, r1, r2, lsl #12
    6274:	andeq	r3, r1, r4, asr #11
    6278:	andeq	r1, r0, r2, lsl pc
    627c:	andeq	r0, r0, r0, asr #19
    6280:	andeq	r3, r1, r8, lsr #10
    6284:	andeq	r3, r1, lr, lsl #10
    6288:	strdeq	r0, [r0], -r2
    628c:	andeq	r1, r0, sl, lsl #29
    6290:	andeq	r0, r0, r8, lsr r9
    6294:	andeq	r3, r1, r2, lsl #10
    6298:	strdeq	r3, [r1], -r4
    629c:	andeq	r3, r1, r6, ror #9
    62a0:	andeq	r3, r1, ip, ror r4
    62a4:	andeq	r3, r1, r0, ror r4
    62a8:	andeq	r3, r1, r2, asr #9
    62ac:			; <UNDEFINED> instruction: 0x000134b0
    62b0:	muleq	r1, ip, r4
    62b4:	andeq	r3, r1, ip, lsl #9
    62b8:	ldrdeq	r1, [r0], -sl
    62bc:	andeq	r0, r0, r8, lsl #17
    62c0:	andeq	r3, r1, r6, ror #8
    62c4:	andeq	r3, r1, r6, asr r4
    62c8:	andeq	r1, r0, r2, lsr #27
    62cc:	andeq	r0, r0, r0, asr r8
    62d0:	andeq	r3, r1, sl, lsr #8
    62d4:	andeq	r1, r0, r8, ror sp
    62d8:	andeq	r0, r0, r6, lsr #16
    62dc:	andeq	r3, r1, r4, lsl #8
    62e0:	andeq	r0, r0, r4, ror #18
    62e4:	andeq	r0, r0, ip, ror #27
    62e8:	andeq	r0, r0, r8, asr #27
    62ec:	andeq	r0, r0, lr, asr #26
    62f0:	andeq	r0, r0, r4, asr #27
    62f4:	muleq	r1, lr, r3
    62f8:	andeq	r3, r1, r8, lsl #7
    62fc:	andeq	r3, r1, lr, ror r3
    6300:	andeq	r3, r1, r2, ror r3
    6304:	andeq	r3, r1, r8, ror #6
    6308:	andeq	r3, r1, r0, asr r3
    630c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6310:	andeq	r3, r1, r0, lsl #6
    6314:	andeq	r3, r1, r4, ror #5
    6318:			; <UNDEFINED> instruction: 0x000132be
    631c:	andeq	r1, r0, r4, lsl #24
    6320:			; <UNDEFINED> instruction: 0x000006b2
    6324:	andeq	r0, r0, r0, ror ip
    6328:	muleq	r0, sl, sl
    632c:	ldrdeq	r1, [r0], -ip
    6330:	andeq	r0, r0, sl, lsl #13
    6334:	andeq	r0, r0, r2, asr ip
    6338:	andeq	r0, r0, r6, ror #12
    633c:			; <UNDEFINED> instruction: 0x00001bb4
    6340:	andeq	r1, r0, lr, lsr #7
    6344:	muleq	r0, r6, fp
    6348:	andeq	r0, r0, r4, asr #12
    634c:	andeq	r1, r0, sl, lsl #8
    6350:	andeq	r1, r0, r0, asr #22
    6354:	andeq	r0, r0, sl, ror #11
    6358:	andeq	r1, r0, lr, lsr r3
    635c:	andeq	r1, r0, r4, lsl fp
    6360:			; <UNDEFINED> instruction: 0x000005be
    6364:			; <UNDEFINED> instruction: 0x00001ab8
    6368:	andeq	r1, r0, lr, asr r3
    636c:	andeq	r0, r0, r0, ror #10
    6370:	andeq	r3, r1, ip, lsr r1
    6374:			; <UNDEFINED> instruction: 0x000012bc
    6378:	andeq	r1, r0, lr, asr #20
    637c:	strdeq	r0, [r0], -r8
    6380:	andeq	r1, r0, r8, lsl r3
    6384:	andeq	r1, r0, sl, lsr #20
    6388:	ldrdeq	r0, [r0], -r4
    638c:	andeq	r1, r0, r0, lsl #20
    6390:	andeq	r0, r0, lr, lsr #9
    6394:	andeq	r1, r0, r0, lsr #5
    6398:	andeq	r3, r1, r4, ror r0
    639c:	andeq	r3, r1, ip, rrx
    63a0:	andeq	r1, r0, r2, ror #5
    63a4:			; <UNDEFINED> instruction: 0x000019b0
    63a8:	andeq	r0, r0, sl, asr r4
    63ac:	andeq	r1, r0, r8, lsr r2
    63b0:	andeq	r1, r0, lr, ror #18
    63b4:	andeq	r0, r0, r8, lsl r4
    63b8:	ldrdeq	r1, [r0], -r4
    63bc:	andeq	r1, r0, sl, asr #18
    63c0:	strdeq	r0, [r0], -r8
    63c4:	ldrdeq	r1, [r0], -sl
    63c8:	andeq	r1, r0, r8, lsr #18
    63cc:	ldrdeq	r0, [r0], -r6
    63d0:			; <UNDEFINED> instruction: 0x000011b4
    63d4:	andeq	r1, r0, sl, ror #17
    63d8:	muleq	r0, r4, r3
    63dc:	andeq	r1, r0, r2, asr r1
    63e0:	ldrdeq	r1, [r0], -r0
    63e4:	andeq	r0, r0, sl, ror r3
    63e8:	muleq	r0, r0, r8
    63ec:	andeq	r0, r0, lr, lsr r3
    63f0:	andeq	r1, r0, lr, ror #16
    63f4:	andeq	r1, r0, sl, asr #32
    63f8:	andeq	r0, r0, r0, lsl r3
    63fc:	andeq	r1, r0, r2, asr #16
    6400:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6404:	andeq	r1, r0, r6, asr #2
    6408:	andeq	r0, r0, r4, asr r8
    640c:	andeq	r1, r0, ip, lsl #16
    6410:			; <UNDEFINED> instruction: 0x000002b8
    6414:	andeq	r1, r0, sl, lsl #2
    6418:	andeq	r1, r0, r4, ror #15
    641c:	muleq	r0, r2, r2
    6420:	andeq	r1, r0, r8, asr #15
    6424:	andeq	r0, r0, r6, ror r2
    6428:	andeq	r1, r0, ip, lsr #15
    642c:	andeq	r0, r0, sl, asr r2
    6430:	mvnsmi	lr, #737280	; 0xb4000
    6434:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    6438:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    643c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    6440:	b	fee44434 <log_oom_internal@plt+0xfee42524>
    6444:	blne	1d97640 <log_oom_internal@plt+0x1d95730>
    6448:	strhle	r1, [sl], -r6
    644c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    6450:	svccc	0x0004f855
    6454:	strbmi	r3, [sl], -r1, lsl #8
    6458:	ldrtmi	r4, [r8], -r1, asr #12
    645c:	adcmi	r4, r6, #152, 14	; 0x2600000
    6460:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6464:	svclt	0x000083f8
    6468:	ldrdeq	r2, [r1], -sl
    646c:	ldrdeq	r2, [r1], -r0
    6470:	svclt	0x00004770

Disassembly of section .fini:

00006474 <.fini>:
    6474:	push	{r3, lr}
    6478:	pop	{r3, pc}
