Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul  6 08:56:05 2021
| Host         : DESKTOP-0VCQDTO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.541        0.000                      0                  396        0.141        0.000                      0                  396        4.500        0.000                       0                  2202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.541        0.000                      0                  396        0.141        0.000                      0                  396        4.500        0.000                       0                  2202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 memory_reg[39][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.416ns  (logic 1.731ns (26.980%)  route 4.685ns (73.020%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.633     5.236    CLK100MHZ_IBUF_BUFG
    SLICE_X45Y89         FDSE                                         r  memory_reg[39][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDSE (Prop_fdse_C_Q)         0.456     5.692 r  memory_reg[39][2]/Q
                         net (fo=1, routed)           1.234     6.926    memory_reg[39][2]
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.050 r  outWire[2]_i_89/O
                         net (fo=1, routed)           0.000     7.050    outWire[2]_i_89_n_0
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     7.267 r  outWire_reg[2]_i_29/O
                         net (fo=1, routed)           0.941     8.208    outWire_reg[2]_i_29_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.299     8.507 f  outWire[2]_i_11/O
                         net (fo=1, routed)           1.200     9.707    outWire[2]_i_11_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.124     9.831 r  outWire[2]_i_5/O
                         net (fo=1, routed)           0.000     9.831    outWire[2]_i_5_n_0
    SLICE_X44Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    10.043 r  outWire_reg[2]_i_2/O
                         net (fo=1, routed)           1.309    11.353    outWire_reg[2]_i_2_n_0
    SLICE_X35Y87         LUT5 (Prop_lut5_I1_O)        0.299    11.652 r  outWire[2]_i_1/O
                         net (fo=1, routed)           0.000    11.652    outWire[2]_i_1_n_0
    SLICE_X35Y87         FDRE                                         r  outWire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.515    14.938    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  outWire_reg[2]/C
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X35Y87         FDRE (Setup_fdre_C_D)        0.031    15.192    outWire_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 memory_reg[194][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.114ns (33.510%)  route 4.195ns (66.490%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X40Y122        FDSE                                         r  memory_reg[194][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDSE (Prop_fdse_C_Q)         0.419     5.627 r  memory_reg[194][6]/Q
                         net (fo=1, routed)           0.824     6.452    memory_reg[194][6]
    SLICE_X39Y123        LUT6 (Prop_lut6_I1_O)        0.299     6.751 r  outWire[6]_i_92/O
                         net (fo=1, routed)           0.000     6.751    outWire[6]_i_92_n_0
    SLICE_X39Y123        MUXF7 (Prop_muxf7_I0_O)      0.238     6.989 r  outWire_reg[6]_i_57/O
                         net (fo=1, routed)           0.955     7.944    outWire_reg[6]_i_57_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I1_O)        0.298     8.242 f  outWire[6]_i_27/O
                         net (fo=1, routed)           0.000     8.242    outWire[6]_i_27_n_0
    SLICE_X38Y117        MUXF7 (Prop_muxf7_I0_O)      0.209     8.451 f  outWire_reg[6]_i_11/O
                         net (fo=1, routed)           1.371     9.821    outWire_reg[6]_i_11_n_0
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.325    10.146 r  outWire[6]_i_3/O
                         net (fo=1, routed)           1.044    11.191    outWire[6]_i_3_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.326    11.517 r  outWire[6]_i_1/O
                         net (fo=1, routed)           0.000    11.517    outWire[6]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  outWire_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  outWire_reg[6]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X34Y89         FDRE (Setup_fdre_C_D)        0.079    15.163    outWire_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 memory_reg[215][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.793ns (29.269%)  route 4.333ns (70.731%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.606     5.208    CLK100MHZ_IBUF_BUFG
    SLICE_X46Y119        FDSE                                         r  memory_reg[215][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDSE (Prop_fdse_C_Q)         0.518     5.726 r  memory_reg[215][4]/Q
                         net (fo=1, routed)           0.941     6.668    memory_reg[215][4]
    SLICE_X48Y119        LUT6 (Prop_lut6_I0_O)        0.124     6.792 r  outWire[4]_i_97/O
                         net (fo=1, routed)           0.000     6.792    outWire[4]_i_97_n_0
    SLICE_X48Y119        MUXF7 (Prop_muxf7_I1_O)      0.217     7.009 r  outWire_reg[4]_i_56/O
                         net (fo=1, routed)           0.946     7.955    outWire_reg[4]_i_56_n_0
    SLICE_X43Y119        LUT6 (Prop_lut6_I1_O)        0.299     8.254 f  outWire[4]_i_23/O
                         net (fo=1, routed)           1.368     9.621    outWire[4]_i_23_n_0
    SLICE_X34Y107        LUT6 (Prop_lut6_I1_O)        0.124     9.745 r  outWire[4]_i_9/O
                         net (fo=1, routed)           0.000     9.745    outWire[4]_i_9_n_0
    SLICE_X34Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     9.959 r  outWire_reg[4]_i_3/O
                         net (fo=1, routed)           1.078    11.037    outWire_reg[4]_i_3_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.297    11.334 r  outWire[4]_i_1/O
                         net (fo=1, routed)           0.000    11.334    outWire[4]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  outWire_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  outWire_reg[4]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X34Y89         FDRE (Setup_fdre_C_D)        0.081    15.165    outWire_reg[4]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 memory_reg[139][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.339ns (22.406%)  route 4.637ns (77.594%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.604     5.206    CLK100MHZ_IBUF_BUFG
    SLICE_X55Y113        FDSE                                         r  memory_reg[139][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDSE (Prop_fdse_C_Q)         0.456     5.662 r  memory_reg[139][0]/Q
                         net (fo=1, routed)           1.112     6.774    memory_reg[139][0]
    SLICE_X52Y114        LUT6 (Prop_lut6_I0_O)        0.124     6.898 r  outWire[0]_i_89/O
                         net (fo=1, routed)           0.000     6.898    outWire[0]_i_89_n_0
    SLICE_X52Y114        MUXF7 (Prop_muxf7_I0_O)      0.212     7.110 r  outWire_reg[0]_i_36/O
                         net (fo=1, routed)           0.924     8.034    outWire_reg[0]_i_36_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.299     8.333 f  outWire[0]_i_11/O
                         net (fo=1, routed)           0.900     9.233    outWire[0]_i_11_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I1_O)        0.124     9.357 f  outWire[0]_i_4/O
                         net (fo=1, routed)           1.701    11.058    outWire[0]_i_4_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  outWire[0]_i_1/O
                         net (fo=1, routed)           0.000    11.182    outWire[0]_i_1_n_0
    SLICE_X35Y88         FDRE                                         r  outWire_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.516    14.939    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  outWire_reg[0]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.029    15.112    outWire_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 memory_reg[238][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 1.482ns (25.011%)  route 4.443ns (74.989%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.611     5.213    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y120        FDRE                                         r  memory_reg[238][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDRE (Prop_fdre_C_Q)         0.419     5.632 r  memory_reg[238][7]/Q
                         net (fo=2, routed)           0.829     6.462    memory_reg[238][7]
    SLICE_X36Y120        LUT6 (Prop_lut6_I1_O)        0.299     6.761 r  outWire[7]_i_63/O
                         net (fo=1, routed)           0.000     6.761    outWire[7]_i_63_n_0
    SLICE_X36Y120        MUXF7 (Prop_muxf7_I1_O)      0.217     6.978 r  outWire_reg[7]_i_27/O
                         net (fo=1, routed)           1.033     8.011    outWire_reg[7]_i_27_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I3_O)        0.299     8.310 r  outWire[7]_i_10/O
                         net (fo=1, routed)           0.968     9.278    outWire[7]_i_10_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I3_O)        0.124     9.402 r  outWire[7]_i_3/O
                         net (fo=1, routed)           1.613    11.015    outWire[7]_i_3_n_0
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.139 r  outWire[7]_i_1/O
                         net (fo=1, routed)           0.000    11.139    outWire[7]_i_1_n_0
    SLICE_X35Y87         FDRE                                         r  outWire_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.515    14.938    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y87         FDRE                                         r  outWire_reg[7]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X35Y87         FDRE (Setup_fdre_C_D)        0.029    15.111    outWire_reg[7]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.139    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 memory_reg[233][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.569ns (26.899%)  route 4.264ns (73.101%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.213ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.611     5.213    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y121        FDSE                                         r  memory_reg[233][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y121        FDSE (Prop_fdse_C_Q)         0.456     5.669 r  memory_reg[233][1]/Q
                         net (fo=1, routed)           0.996     6.666    memory_reg[233][1]
    SLICE_X32Y121        LUT6 (Prop_lut6_I3_O)        0.124     6.790 r  outWire[1]_i_55/O
                         net (fo=1, routed)           0.000     6.790    outWire[1]_i_55_n_0
    SLICE_X32Y121        MUXF7 (Prop_muxf7_I0_O)      0.212     7.002 r  outWire_reg[1]_i_19/O
                         net (fo=1, routed)           0.770     7.772    outWire_reg[1]_i_19_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I5_O)        0.299     8.071 f  outWire[1]_i_7/O
                         net (fo=1, routed)           1.029     9.100    outWire[1]_i_7_n_0
    SLICE_X35Y116        LUT5 (Prop_lut5_I3_O)        0.152     9.252 r  outWire[1]_i_2/O
                         net (fo=1, routed)           1.469    10.720    outWire[1]_i_2_n_0
    SLICE_X35Y92         LUT6 (Prop_lut6_I0_O)        0.326    11.046 r  outWire[1]_i_1/O
                         net (fo=1, routed)           0.000    11.046    outWire[1]_i_1_n_0
    SLICE_X35Y92         FDRE                                         r  outWire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.518    14.941    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  outWire_reg[1]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X35Y92         FDRE (Setup_fdre_C_D)        0.029    15.114    outWire_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 memory_reg[165][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.731ns (29.951%)  route 4.049ns (70.049%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.623     5.225    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y109        FDSE                                         r  memory_reg[165][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y109        FDSE (Prop_fdse_C_Q)         0.456     5.681 r  memory_reg[165][3]/Q
                         net (fo=1, routed)           0.950     6.631    memory_reg[165][3]
    SLICE_X31Y111        LUT6 (Prop_lut6_I3_O)        0.124     6.755 r  outWire[3]_i_103/O
                         net (fo=1, routed)           0.000     6.755    outWire[3]_i_103_n_0
    SLICE_X31Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     6.972 r  outWire_reg[3]_i_48/O
                         net (fo=1, routed)           1.005     7.978    outWire_reg[3]_i_48_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I1_O)        0.299     8.277 f  outWire[3]_i_20/O
                         net (fo=1, routed)           1.182     9.459    outWire[3]_i_20_n_0
    SLICE_X42Y102        LUT6 (Prop_lut6_I1_O)        0.124     9.583 r  outWire[3]_i_8/O
                         net (fo=1, routed)           0.000     9.583    outWire[3]_i_8_n_0
    SLICE_X42Y102        MUXF7 (Prop_muxf7_I1_O)      0.214     9.797 r  outWire_reg[3]_i_4/O
                         net (fo=1, routed)           0.911    10.708    outWire_reg[3]_i_4_n_0
    SLICE_X34Y89         LUT5 (Prop_lut5_I2_O)        0.297    11.005 r  outWire[3]_i_1/O
                         net (fo=1, routed)           0.000    11.005    outWire[3]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  outWire_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  outWire_reg[3]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X34Y89         FDRE (Setup_fdre_C_D)        0.077    15.161    outWire_reg[3]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 memory_reg[114][5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outWire_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.270ns (22.013%)  route 4.499ns (77.987%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.626     5.228    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y101        FDSE                                         r  memory_reg[114][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDSE (Prop_fdse_C_Q)         0.478     5.706 r  memory_reg[114][5]/Q
                         net (fo=1, routed)           1.125     6.831    memory_reg[114][5]
    SLICE_X32Y101        LUT6 (Prop_lut6_I1_O)        0.296     7.127 r  outWire[5]_i_84/O
                         net (fo=1, routed)           0.495     7.622    outWire[5]_i_84_n_0
    SLICE_X33Y101        LUT5 (Prop_lut5_I0_O)        0.124     7.746 r  outWire[5]_i_34/O
                         net (fo=1, routed)           0.847     8.593    outWire[5]_i_34_n_0
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.124     8.717 f  outWire[5]_i_10/O
                         net (fo=1, routed)           0.980     9.697    outWire[5]_i_10_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.821 r  outWire[5]_i_3/O
                         net (fo=1, routed)           1.052    10.874    outWire[5]_i_3_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.998 r  outWire[5]_i_1/O
                         net (fo=1, routed)           0.000    10.998    outWire[5]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  outWire_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.517    14.940    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y89         FDRE                                         r  outWire_reg[5]/C
                         clock pessimism              0.180    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X34Y89         FDRE (Setup_fdre_C_D)        0.079    15.163    outWire_reg[5]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.828ns (18.495%)  route 3.649ns (81.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  cnt_reg[24]/Q
                         net (fo=2, routed)           0.865     6.567    cnt_reg[24]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.691 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.793     7.484    cnt[0]_i_8_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  cnt[0]_i_4/O
                         net (fo=1, routed)           0.484     8.092    cnt[0]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.216 r  cnt[0]_i_1__2/O
                         net (fo=28, routed)          1.507     9.723    cnt[0]_i_1__2_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.521    14.944    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y96         FDRE (Setup_fdre_C_R)       -0.429    14.755    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.828ns (18.495%)  route 3.649ns (81.505%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.643     5.246    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456     5.702 r  cnt_reg[24]/Q
                         net (fo=2, routed)           0.865     6.567    cnt_reg[24]
    SLICE_X28Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.691 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.793     7.484    cnt[0]_i_8_n_0
    SLICE_X28Y94         LUT5 (Prop_lut5_I4_O)        0.124     7.608 f  cnt[0]_i_4/O
                         net (fo=1, routed)           0.484     8.092    cnt[0]_i_4_n_0
    SLICE_X28Y94         LUT6 (Prop_lut6_I4_O)        0.124     8.216 r  cnt[0]_i_1__2/O
                         net (fo=28, routed)          1.507     9.723    cnt[0]_i_1__2_n_0
    SLICE_X29Y96         FDRE                                         r  cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        1.521    14.944    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y96         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X29Y96         FDRE (Setup_fdre_C_R)       -0.429    14.755    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.723    
  -------------------------------------------------------------------
                         slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 termTwo_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.413%)  route 0.078ns (35.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termTwo_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  termTwo_reg[23]/Q
                         net (fo=3, routed)           0.078     1.706    termTwo_reg[23]
    SLICE_X37Y89         FDRE                                         r  termOne_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termOne_reg[23]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.078     1.565    termOne_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 termTwo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termTwo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  termTwo_reg[7]/Q
                         net (fo=3, routed)           0.078     1.704    termTwo_reg[7]
    SLICE_X37Y85         FDRE                                         r  termOne_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termOne_reg[7]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.078     1.563    termOne_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 termTwo_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termTwo_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  termTwo_reg[14]/Q
                         net (fo=3, routed)           0.078     1.705    termTwo_reg[14]
    SLICE_X37Y87         FDRE                                         r  termOne_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termOne_reg[14]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.076     1.562    termOne_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 termTwo_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termTwo_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  termTwo_reg[22]/Q
                         net (fo=3, routed)           0.078     1.706    termTwo_reg[22]
    SLICE_X37Y89         FDRE                                         r  termOne_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termOne_reg[22]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.076     1.563    termOne_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 termTwo_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termTwo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  termTwo_reg[6]/Q
                         net (fo=3, routed)           0.078     1.704    termTwo_reg[6]
    SLICE_X37Y85         FDRE                                         r  termOne_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termOne_reg[6]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.076     1.561    termOne_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 termTwo_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termTwo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  termTwo_reg[12]/Q
                         net (fo=3, routed)           0.078     1.705    termTwo_reg[12]
    SLICE_X37Y87         FDRE                                         r  termOne_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termOne_reg[12]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.075     1.561    termOne_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 termTwo_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termTwo_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  termTwo_reg[20]/Q
                         net (fo=3, routed)           0.078     1.706    termTwo_reg[20]
    SLICE_X37Y89         FDRE                                         r  termOne_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termOne_reg[20]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.075     1.562    termOne_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 termTwo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.566     1.485    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termTwo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  termTwo_reg[4]/Q
                         net (fo=3, routed)           0.078     1.704    termTwo_reg[4]
    SLICE_X37Y85         FDRE                                         r  termOne_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.836     2.001    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y85         FDRE                                         r  termOne_reg[4]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.075     1.560    termOne_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 termTwo_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.567     1.486    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termTwo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  termTwo_reg[13]/Q
                         net (fo=3, routed)           0.078     1.705    termTwo_reg[13]
    SLICE_X37Y87         FDRE                                         r  termOne_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.837     2.002    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  termOne_reg[13]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X37Y87         FDRE (Hold_fdre_C_D)         0.071     1.557    termOne_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 termTwo_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            termOne_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.568     1.487    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termTwo_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  termTwo_reg[21]/Q
                         net (fo=3, routed)           0.078     1.706    termTwo_reg[21]
    SLICE_X37Y89         FDRE                                         r  termOne_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2201, routed)        0.839     2.004    CLK100MHZ_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  termOne_reg[21]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.071     1.558    termOne_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87    blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y89    blue_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y91    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y93    cnt_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X33Y122   memory_reg[239][4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y121   memory_reg[239][5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y120   memory_reg[239][6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X37Y120   memory_reg[239][7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X50Y97    memory_reg[23][0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   memory_reg[92][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   memory_reg[92][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   memory_reg[92][4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   memory_reg[94][0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X38Y103   memory_reg[94][1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X41Y103   memory_reg[94][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   memory_reg[95][1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   memory_reg[95][2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   memory_reg[95][3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X39Y103   memory_reg[95][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y89    blue_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y87    countByTwo_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y86    countByTwo_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y86    countByTwo_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y87    countByTwo_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y87    countByTwo_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    countByTwo_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y87    countByTwo_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    countByTwo_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    countByTwo_reg[3]/C



