\hypertarget{structUart}{}\section{Uart Struct Reference}
\label{structUart}\index{Uart@{Uart}}


\mbox{\hyperlink{structUart}{Uart}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+uart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structUart_ae13e7a2b9f2c50ec62d1948dfd9743ad}\label{structUart_ae13e7a2b9f2c50ec62d1948dfd9743ad}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUart_ae13e7a2b9f2c50ec62d1948dfd9743ad}{U\+A\+R\+T\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0000) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_a778961c8c6beae2f23656db4a8445368}\label{structUart_a778961c8c6beae2f23656db4a8445368}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUart_a778961c8c6beae2f23656db4a8445368}{U\+A\+R\+T\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0004) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_a2ac09a8a1ccce4b81e5d367d6a34999f}\label{structUart_a2ac09a8a1ccce4b81e5d367d6a34999f}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUart_a2ac09a8a1ccce4b81e5d367d6a34999f}{U\+A\+R\+T\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0008) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_aad5f91771eb2961c54f1b36b80ec9bce}\label{structUart_aad5f91771eb2961c54f1b36b80ec9bce}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUart_aad5f91771eb2961c54f1b36b80ec9bce}{U\+A\+R\+T\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x000C) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_a09d763b9a0c63905b6e8a203088bc96e}\label{structUart_a09d763b9a0c63905b6e8a203088bc96e}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUart_a09d763b9a0c63905b6e8a203088bc96e}{U\+A\+R\+T\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0010) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_a32b19585b284fddc963c604b8590b408}\label{structUart_a32b19585b284fddc963c604b8590b408}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUart_a32b19585b284fddc963c604b8590b408}{U\+A\+R\+T\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0014) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_a63031b78f018e1c9ae5c6deb5ec49b86}\label{structUart_a63031b78f018e1c9ae5c6deb5ec49b86}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUart_a63031b78f018e1c9ae5c6deb5ec49b86}{U\+A\+R\+T\+\_\+\+R\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0018) Receive Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_abf2eb828d3440146f0cca56b8b175577}\label{structUart_abf2eb828d3440146f0cca56b8b175577}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUart_abf2eb828d3440146f0cca56b8b175577}{U\+A\+R\+T\+\_\+\+T\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x001C) Transmit Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_ae5a720941bb1d780ecae834cd16eeaa3}\label{structUart_ae5a720941bb1d780ecae834cd16eeaa3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUart_ae5a720941bb1d780ecae834cd16eeaa3}{U\+A\+R\+T\+\_\+\+B\+R\+GR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0020) Baud Rate Generator Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_aaa1ac583201b9131aa71534a4c5eb2d5}\label{structUart_aaa1ac583201b9131aa71534a4c5eb2d5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUart_aaa1ac583201b9131aa71534a4c5eb2d5}{U\+A\+R\+T\+\_\+\+C\+M\+PR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x0024) Comparison Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_ad60937f3f02d44a00958f7a41c895f99}\label{structUart_ad60937f3f02d44a00958f7a41c895f99}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}47\mbox{]}
\item 
\mbox{\Hypertarget{structUart_a9d54c286957fd7240e1f51aad22b5f03}\label{structUart_a9d54c286957fd7240e1f51aad22b5f03}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUart_a9d54c286957fd7240e1f51aad22b5f03}{U\+A\+R\+T\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x00\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUart_aa9809c660aec99a18daffb692cb9900c}\label{structUart_aa9809c660aec99a18daffb692cb9900c}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structUart_aee458072bf327f78641e25fed1bc0e7e}\label{structUart_aee458072bf327f78641e25fed1bc0e7e}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUart_aee458072bf327f78641e25fed1bc0e7e}{U\+A\+R\+T\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUart}{Uart}} Offset\+: 0x00\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structUart}{Uart}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+uart.\+h\end{DoxyCompactItemize}
