
010_Cnt_Sema_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b8c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08006d1c  08006d1c  00007d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e48  08006e48  00008064  2**0
                  CONTENTS
  4 .ARM          00000008  08006e48  08006e48  00007e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e50  08006e50  00008064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e50  08006e50  00007e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e54  08006e54  00007e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08006e58  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008064  2**0
                  CONTENTS
 10 .bss          000130ac  20000064  20000064  00008064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013110  20013110  00008064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012fe9  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e74  00000000  00000000  0001b07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011a8  00000000  00000000  0001def8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dc1  00000000  00000000  0001f0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022f58  00000000  00000000  0001fe61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015312  00000000  00000000  00042db9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4d70  00000000  00000000  000580cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ce3b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ed8  00000000  00000000  0012ce80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00131d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d04 	.word	0x08006d04

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08006d04 	.word	0x08006d04

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800057a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057e:	2b00      	cmp	r3, #0
 8000580:	db0c      	blt.n	800059c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000582:	79fb      	ldrb	r3, [r7, #7]
 8000584:	f003 021f 	and.w	r2, r3, #31
 8000588:	4907      	ldr	r1, [pc, #28]	@ (80005a8 <__NVIC_SetPendingIRQ+0x38>)
 800058a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058e:	095b      	lsrs	r3, r3, #5
 8000590:	2001      	movs	r0, #1
 8000592:	fa00 f202 	lsl.w	r2, r0, r2
 8000596:	3340      	adds	r3, #64	@ 0x40
 8000598:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a6:	4770      	bx	lr
 80005a8:	e000e100 	.word	0xe000e100

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fcc3 	bl	8000f3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f869 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f8fb 	bl	80007b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f8cf 	bl	8000760 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  sprintf(usr_msg,"Demo of usage of counting semaphore\r\n");
 80005c2:	4928      	ldr	r1, [pc, #160]	@ (8000664 <main+0xb8>)
 80005c4:	4828      	ldr	r0, [pc, #160]	@ (8000668 <main+0xbc>)
 80005c6:	f005 fefd 	bl	80063c4 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)usr_msg, strlen(usr_msg), HAL_MAX_DELAY);
 80005ca:	4827      	ldr	r0, [pc, #156]	@ (8000668 <main+0xbc>)
 80005cc:	f7ff fe00 	bl	80001d0 <strlen>
 80005d0:	4603      	mov	r3, r0
 80005d2:	b29a      	uxth	r2, r3
 80005d4:	f04f 33ff 	mov.w	r3, #4294967295
 80005d8:	4923      	ldr	r1, [pc, #140]	@ (8000668 <main+0xbc>)
 80005da:	4824      	ldr	r0, [pc, #144]	@ (800066c <main+0xc0>)
 80005dc:	f001 fffa 	bl	80025d4 <HAL_UART_Transmit>

  status = xTaskCreate(vHandlerTask, "Hanlder_task", 500, NULL, 1, &handler_handle);
 80005e0:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <main+0xc4>)
 80005e2:	9301      	str	r3, [sp, #4]
 80005e4:	2301      	movs	r3, #1
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2300      	movs	r3, #0
 80005ea:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80005ee:	4921      	ldr	r1, [pc, #132]	@ (8000674 <main+0xc8>)
 80005f0:	4821      	ldr	r0, [pc, #132]	@ (8000678 <main+0xcc>)
 80005f2:	f003 ff41 	bl	8004478 <xTaskCreate>
 80005f6:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d00b      	beq.n	8000616 <main+0x6a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000602:	f383 8811 	msr	BASEPRI, r3
 8000606:	f3bf 8f6f 	isb	sy
 800060a:	f3bf 8f4f 	dsb	sy
 800060e:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	e7fd      	b.n	8000612 <main+0x66>

  status = xTaskCreate(vPeriodicTask, "Periodic_task", 500, NULL, 3, &periodic_handle);
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <main+0xd0>)
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2303      	movs	r3, #3
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	2300      	movs	r3, #0
 8000620:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000624:	4916      	ldr	r1, [pc, #88]	@ (8000680 <main+0xd4>)
 8000626:	4817      	ldr	r0, [pc, #92]	@ (8000684 <main+0xd8>)
 8000628:	f003 ff26 	bl	8004478 <xTaskCreate>
 800062c:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d00b      	beq.n	800064c <main+0xa0>
        __asm volatile
 8000634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000638:	f383 8811 	msr	BASEPRI, r3
 800063c:	f3bf 8f6f 	isb	sy
 8000640:	f3bf 8f4f 	dsb	sy
 8000644:	607b      	str	r3, [r7, #4]
    }
 8000646:	bf00      	nop
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <main+0x9c>

  xCountingSemaphore = xSemaphoreCreateCounting(10, 0);
 800064c:	2100      	movs	r1, #0
 800064e:	200a      	movs	r0, #10
 8000650:	f003 f915 	bl	800387e <xQueueCreateCountingSemaphore>
 8000654:	4603      	mov	r3, r0
 8000656:	4a0c      	ldr	r2, [pc, #48]	@ (8000688 <main+0xdc>)
 8000658:	6013      	str	r3, [r2, #0]

  vTaskStartScheduler();
 800065a:	f004 f889 	bl	8004770 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800065e:	bf00      	nop
 8000660:	e7fd      	b.n	800065e <main+0xb2>
 8000662:	bf00      	nop
 8000664:	08006d1c 	.word	0x08006d1c
 8000668:	200000c8 	.word	0x200000c8
 800066c:	20000080 	.word	0x20000080
 8000670:	200001c8 	.word	0x200001c8
 8000674:	08006d44 	.word	0x08006d44
 8000678:	08000a81 	.word	0x08000a81
 800067c:	200001cc 	.word	0x200001cc
 8000680:	08006d54 	.word	0x08006d54
 8000684:	08000ac9 	.word	0x08000ac9
 8000688:	200001c4 	.word	0x200001c4

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b094      	sub	sp, #80	@ 0x50
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	2230      	movs	r2, #48	@ 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f005 feb2 	bl	8006404 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006b0:	2300      	movs	r3, #0
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <SystemClock_Config+0xcc>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b8:	4a27      	ldr	r2, [pc, #156]	@ (8000758 <SystemClock_Config+0xcc>)
 80006ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006be:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <SystemClock_Config+0xcc>)
 80006c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006c8:	60bb      	str	r3, [r7, #8]
 80006ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <SystemClock_Config+0xd0>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a21      	ldr	r2, [pc, #132]	@ (800075c <SystemClock_Config+0xd0>)
 80006d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <SystemClock_Config+0xd0>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e8:	2302      	movs	r3, #2
 80006ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ec:	2301      	movs	r3, #1
 80006ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f0:	2310      	movs	r3, #16
 80006f2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f4:	2302      	movs	r3, #2
 80006f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006fc:	2308      	movs	r3, #8
 80006fe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000700:	23a8      	movs	r3, #168	@ 0xa8
 8000702:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000704:	2302      	movs	r3, #2
 8000706:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000708:	2307      	movs	r3, #7
 800070a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070c:	f107 0320 	add.w	r3, r7, #32
 8000710:	4618      	mov	r0, r3
 8000712:	f000 ffa3 	bl	800165c <HAL_RCC_OscConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800071c:	f000 fa6a 	bl	8000bf4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000720:	230f      	movs	r3, #15
 8000722:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000724:	2302      	movs	r3, #2
 8000726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800072c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000730:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000738:	f107 030c 	add.w	r3, r7, #12
 800073c:	2105      	movs	r1, #5
 800073e:	4618      	mov	r0, r3
 8000740:	f001 fa04 	bl	8001b4c <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800074a:	f000 fa53 	bl	8000bf4 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000764:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000766:	4a12      	ldr	r2, [pc, #72]	@ (80007b0 <MX_USART2_UART_Init+0x50>)
 8000768:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800076a:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 800076c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000770:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800077e:	4b0b      	ldr	r3, [pc, #44]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000784:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000786:	220c      	movs	r2, #12
 8000788:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078a:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000792:	2200      	movs	r2, #0
 8000794:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000796:	4805      	ldr	r0, [pc, #20]	@ (80007ac <MX_USART2_UART_Init+0x4c>)
 8000798:	f001 fecc 	bl	8002534 <HAL_UART_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007a2:	f000 fa27 	bl	8000bf4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20000080 	.word	0x20000080
 80007b0:	40004400 	.word	0x40004400

080007b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08c      	sub	sp, #48	@ 0x30
 80007b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
 80007c6:	60da      	str	r2, [r3, #12]
 80007c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	61bb      	str	r3, [r7, #24]
 80007ce:	4ba6      	ldr	r3, [pc, #664]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4aa5      	ldr	r2, [pc, #660]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007d4:	f043 0310 	orr.w	r3, r3, #16
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4ba3      	ldr	r3, [pc, #652]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0310 	and.w	r3, r3, #16
 80007e2:	61bb      	str	r3, [r7, #24]
 80007e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	4b9f      	ldr	r3, [pc, #636]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a9e      	ldr	r2, [pc, #632]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b9c      	ldr	r3, [pc, #624]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	617b      	str	r3, [r7, #20]
 8000800:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
 8000806:	4b98      	ldr	r3, [pc, #608]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a97      	ldr	r2, [pc, #604]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 800080c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b95      	ldr	r3, [pc, #596]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	4b91      	ldr	r3, [pc, #580]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a90      	ldr	r2, [pc, #576]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b8e      	ldr	r3, [pc, #568]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
 800083e:	4b8a      	ldr	r3, [pc, #552]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a89      	ldr	r2, [pc, #548]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000844:	f043 0302 	orr.w	r3, r3, #2
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b87      	ldr	r3, [pc, #540]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0302 	and.w	r3, r3, #2
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	607b      	str	r3, [r7, #4]
 800085a:	4b83      	ldr	r3, [pc, #524]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a82      	ldr	r2, [pc, #520]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000860:	f043 0308 	orr.w	r3, r3, #8
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b80      	ldr	r3, [pc, #512]	@ (8000a68 <MX_GPIO_Init+0x2b4>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0308 	and.w	r3, r3, #8
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2108      	movs	r1, #8
 8000876:	487d      	ldr	r0, [pc, #500]	@ (8000a6c <MX_GPIO_Init+0x2b8>)
 8000878:	f000 feb2 	bl	80015e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2101      	movs	r1, #1
 8000880:	487b      	ldr	r0, [pc, #492]	@ (8000a70 <MX_GPIO_Init+0x2bc>)
 8000882:	f000 fead 	bl	80015e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000886:	2200      	movs	r2, #0
 8000888:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800088c:	4879      	ldr	r0, [pc, #484]	@ (8000a74 <MX_GPIO_Init+0x2c0>)
 800088e:	f000 fea7 	bl	80015e0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000892:	2308      	movs	r3, #8
 8000894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000896:	2301      	movs	r3, #1
 8000898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089e:	2300      	movs	r3, #0
 80008a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	4619      	mov	r1, r3
 80008a8:	4870      	ldr	r0, [pc, #448]	@ (8000a6c <MX_GPIO_Init+0x2b8>)
 80008aa:	f000 fcfd 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008ae:	2301      	movs	r3, #1
 80008b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b2:	2301      	movs	r3, #1
 80008b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	486a      	ldr	r0, [pc, #424]	@ (8000a70 <MX_GPIO_Init+0x2bc>)
 80008c6:	f000 fcef 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ca:	2308      	movs	r3, #8
 80008cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ce:	2302      	movs	r3, #2
 80008d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d6:	2300      	movs	r3, #0
 80008d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008da:	2305      	movs	r3, #5
 80008dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	4862      	ldr	r0, [pc, #392]	@ (8000a70 <MX_GPIO_Init+0x2bc>)
 80008e6:	f000 fcdf 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008ea:	2301      	movs	r3, #1
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008ee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 031c 	add.w	r3, r7, #28
 80008fc:	4619      	mov	r1, r3
 80008fe:	485e      	ldr	r0, [pc, #376]	@ (8000a78 <MX_GPIO_Init+0x2c4>)
 8000900:	f000 fcd2 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000904:	2310      	movs	r3, #16
 8000906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000908:	2302      	movs	r3, #2
 800090a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000910:	2300      	movs	r3, #0
 8000912:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000914:	2306      	movs	r3, #6
 8000916:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	4856      	ldr	r0, [pc, #344]	@ (8000a78 <MX_GPIO_Init+0x2c4>)
 8000920:	f000 fcc2 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000924:	23e0      	movs	r3, #224	@ 0xe0
 8000926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	2300      	movs	r3, #0
 8000932:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000934:	2305      	movs	r3, #5
 8000936:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	484e      	ldr	r0, [pc, #312]	@ (8000a78 <MX_GPIO_Init+0x2c4>)
 8000940:	f000 fcb2 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000944:	2304      	movs	r3, #4
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	4849      	ldr	r0, [pc, #292]	@ (8000a7c <MX_GPIO_Init+0x2c8>)
 8000958:	f000 fca6 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800095c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096a:	2300      	movs	r3, #0
 800096c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800096e:	2305      	movs	r3, #5
 8000970:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	4840      	ldr	r0, [pc, #256]	@ (8000a7c <MX_GPIO_Init+0x2c8>)
 800097a:	f000 fc95 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800097e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000982:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000984:	2301      	movs	r3, #1
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098c:	2300      	movs	r3, #0
 800098e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000990:	f107 031c 	add.w	r3, r7, #28
 8000994:	4619      	mov	r1, r3
 8000996:	4837      	ldr	r0, [pc, #220]	@ (8000a74 <MX_GPIO_Init+0x2c0>)
 8000998:	f000 fc86 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800099c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a2:	2302      	movs	r3, #2
 80009a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009ae:	2306      	movs	r3, #6
 80009b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009b2:	f107 031c 	add.w	r3, r7, #28
 80009b6:	4619      	mov	r1, r3
 80009b8:	482d      	ldr	r0, [pc, #180]	@ (8000a70 <MX_GPIO_Init+0x2bc>)
 80009ba:	f000 fc75 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c4:	2300      	movs	r3, #0
 80009c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	4829      	ldr	r0, [pc, #164]	@ (8000a78 <MX_GPIO_Init+0x2c4>)
 80009d4:	f000 fc68 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009d8:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009ea:	230a      	movs	r3, #10
 80009ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	4619      	mov	r1, r3
 80009f4:	4820      	ldr	r0, [pc, #128]	@ (8000a78 <MX_GPIO_Init+0x2c4>)
 80009f6:	f000 fc57 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009fa:	2320      	movs	r3, #32
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	4819      	ldr	r0, [pc, #100]	@ (8000a74 <MX_GPIO_Init+0x2c0>)
 8000a0e:	f000 fc4b 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a12:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a18:	2312      	movs	r3, #18
 8000a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a24:	2304      	movs	r3, #4
 8000a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4813      	ldr	r0, [pc, #76]	@ (8000a7c <MX_GPIO_Init+0x2c8>)
 8000a30:	f000 fc3a 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a34:	2302      	movs	r3, #2
 8000a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a38:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	4619      	mov	r1, r3
 8000a48:	4808      	ldr	r0, [pc, #32]	@ (8000a6c <MX_GPIO_Init+0x2b8>)
 8000a4a:	f000 fc2d 	bl	80012a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2106      	movs	r1, #6
 8000a52:	2006      	movs	r0, #6
 8000a54:	f000 fb6c 	bl	8001130 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a58:	2006      	movs	r0, #6
 8000a5a:	f000 fb85 	bl	8001168 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a5e:	bf00      	nop
 8000a60:	3730      	adds	r7, #48	@ 0x30
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	40020800 	.word	0x40020800
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020400 	.word	0x40020400

08000a80 <vHandlerTask>:

/* USER CODE BEGIN 4 */
static void vHandlerTask(void *pvParameters)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
		/* Use the semaphore to wait for the event.  The semaphore was created
		before the scheduler was started so before this task ran for the first
		time.  The task blocks indefinitely meaning this function call will only
		return once the semaphore has been successfully obtained - so there is no
		need to check the returned value. */
		xSemaphoreTake(xCountingSemaphore, portMAX_DELAY);
 8000a88:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <vHandlerTask+0x38>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a90:	4618      	mov	r0, r3
 8000a92:	f003 fa5b 	bl	8003f4c <xQueueSemaphoreTake>
		/* To get here the event must have occurred.  Process the event (in this
		case we just print out a message). */
		sprintf(usr_msg, "Handler task - Processing event.\r\n");
 8000a96:	4909      	ldr	r1, [pc, #36]	@ (8000abc <vHandlerTask+0x3c>)
 8000a98:	4809      	ldr	r0, [pc, #36]	@ (8000ac0 <vHandlerTask+0x40>)
 8000a9a:	f005 fc93 	bl	80063c4 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)usr_msg, strlen(usr_msg), HAL_MAX_DELAY);
 8000a9e:	4808      	ldr	r0, [pc, #32]	@ (8000ac0 <vHandlerTask+0x40>)
 8000aa0:	f7ff fb96 	bl	80001d0 <strlen>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	b29a      	uxth	r2, r3
 8000aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8000aac:	4904      	ldr	r1, [pc, #16]	@ (8000ac0 <vHandlerTask+0x40>)
 8000aae:	4805      	ldr	r0, [pc, #20]	@ (8000ac4 <vHandlerTask+0x44>)
 8000ab0:	f001 fd90 	bl	80025d4 <HAL_UART_Transmit>
		xSemaphoreTake(xCountingSemaphore, portMAX_DELAY);
 8000ab4:	bf00      	nop
 8000ab6:	e7e7      	b.n	8000a88 <vHandlerTask+0x8>
 8000ab8:	200001c4 	.word	0x200001c4
 8000abc:	08006d64 	.word	0x08006d64
 8000ac0:	200000c8 	.word	0x200000c8
 8000ac4:	20000080 	.word	0x20000080

08000ac8 <vPeriodicTask>:
	}
}


static void vPeriodicTask(void *pvParameters)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	/* As per most tasks, this task is implemented within an infinite loop. */
	for( ;; )
	{
		/* This task is just used to 'simulate' an interrupt.  This is done by
		periodically generating a software interrupt. */
		vTaskDelay(pdMS_TO_TICKS(500));
 8000ad0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ad4:	f003 fe16 	bl	8004704 <vTaskDelay>

		/* Generate the interrupt, printing a message both before hand and
		afterwards so the sequence of execution is evident from the output. */
		sprintf(usr_msg, "Periodic task - Pending the interrupt.\r\n" );
 8000ad8:	4911      	ldr	r1, [pc, #68]	@ (8000b20 <vPeriodicTask+0x58>)
 8000ada:	4812      	ldr	r0, [pc, #72]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000adc:	f005 fc72 	bl	80063c4 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)usr_msg, strlen(usr_msg), HAL_MAX_DELAY);
 8000ae0:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000ae2:	f7ff fb75 	bl	80001d0 <strlen>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	b29a      	uxth	r2, r3
 8000aea:	f04f 33ff 	mov.w	r3, #4294967295
 8000aee:	490d      	ldr	r1, [pc, #52]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000af0:	480d      	ldr	r0, [pc, #52]	@ (8000b28 <vPeriodicTask+0x60>)
 8000af2:	f001 fd6f 	bl	80025d4 <HAL_UART_Transmit>

		//pend the interrupt
		NVIC_SetPendingIRQ(EXTI0_IRQn);
 8000af6:	2006      	movs	r0, #6
 8000af8:	f7ff fd3a 	bl	8000570 <__NVIC_SetPendingIRQ>

		sprintf(usr_msg, "Periodic task - Resuming.\r\n" );
 8000afc:	490b      	ldr	r1, [pc, #44]	@ (8000b2c <vPeriodicTask+0x64>)
 8000afe:	4809      	ldr	r0, [pc, #36]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000b00:	f005 fc60 	bl	80063c4 <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)usr_msg, strlen(usr_msg), HAL_MAX_DELAY);
 8000b04:	4807      	ldr	r0, [pc, #28]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000b06:	f7ff fb63 	bl	80001d0 <strlen>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	b29a      	uxth	r2, r3
 8000b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b12:	4904      	ldr	r1, [pc, #16]	@ (8000b24 <vPeriodicTask+0x5c>)
 8000b14:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <vPeriodicTask+0x60>)
 8000b16:	f001 fd5d 	bl	80025d4 <HAL_UART_Transmit>
		vTaskDelay(pdMS_TO_TICKS(500));
 8000b1a:	bf00      	nop
 8000b1c:	e7d8      	b.n	8000ad0 <vPeriodicTask+0x8>
 8000b1e:	bf00      	nop
 8000b20:	08006d88 	.word	0x08006d88
 8000b24:	200000c8 	.word	0x200000c8
 8000b28:	20000080 	.word	0x20000080
 8000b2c:	08006db4 	.word	0x08006db4

08000b30 <GPIO_EXTI_Callback>:
	}
}

void GPIO_EXTI_Callback(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 8000b36:	2300      	movs	r3, #0
 8000b38:	607b      	str	r3, [r7, #4]
	task, the following 'gives' are to demonstrate that the semaphore latches
	the events to allow the handler task to process them in turn without any
	events getting lost.  This simulates multiple interrupts being taken by the
	processor, even though in this case the events are simulated within a single
	interrupt occurrence.*/
	sprintf(usr_msg,"==>Button_Handler\r\n");
 8000b3a:	4920      	ldr	r1, [pc, #128]	@ (8000bbc <GPIO_EXTI_Callback+0x8c>)
 8000b3c:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <GPIO_EXTI_Callback+0x90>)
 8000b3e:	f005 fc41 	bl	80063c4 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)usr_msg, strlen(usr_msg), HAL_MAX_DELAY);
 8000b42:	481f      	ldr	r0, [pc, #124]	@ (8000bc0 <GPIO_EXTI_Callback+0x90>)
 8000b44:	f7ff fb44 	bl	80001d0 <strlen>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b50:	491b      	ldr	r1, [pc, #108]	@ (8000bc0 <GPIO_EXTI_Callback+0x90>)
 8000b52:	481c      	ldr	r0, [pc, #112]	@ (8000bc4 <GPIO_EXTI_Callback+0x94>)
 8000b54:	f001 fd3e 	bl	80025d4 <HAL_UART_Transmit>

	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000b58:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc8 <GPIO_EXTI_Callback+0x98>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	1d3a      	adds	r2, r7, #4
 8000b5e:	4611      	mov	r1, r2
 8000b60:	4618      	mov	r0, r3
 8000b62:	f003 f871 	bl	8003c48 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000b66:	4b18      	ldr	r3, [pc, #96]	@ (8000bc8 <GPIO_EXTI_Callback+0x98>)
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	1d3a      	adds	r2, r7, #4
 8000b6c:	4611      	mov	r1, r2
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 f86a 	bl	8003c48 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000b74:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <GPIO_EXTI_Callback+0x98>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	1d3a      	adds	r2, r7, #4
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f003 f863 	bl	8003c48 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000b82:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <GPIO_EXTI_Callback+0x98>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	1d3a      	adds	r2, r7, #4
 8000b88:	4611      	mov	r1, r2
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f003 f85c 	bl	8003c48 <xQueueGiveFromISR>
	xSemaphoreGiveFromISR( xCountingSemaphore, &xHigherPriorityTaskWoken );
 8000b90:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc8 <GPIO_EXTI_Callback+0x98>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	1d3a      	adds	r2, r7, #4
 8000b96:	4611      	mov	r1, r2
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f003 f855 	bl	8003c48 <xQueueGiveFromISR>

	NOTE: The syntax for forcing a context switch within an ISR varies between
	FreeRTOS ports.  The portEND_SWITCHING_ISR() macro is provided as part of
	the Cortex M3 port layer for this purpose.  taskYIELD() must never be called
	from an ISR! */
	portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d007      	beq.n	8000bb4 <GPIO_EXTI_Callback+0x84>
 8000ba4:	4b09      	ldr	r3, [pc, #36]	@ (8000bcc <GPIO_EXTI_Callback+0x9c>)
 8000ba6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	f3bf 8f4f 	dsb	sy
 8000bb0:	f3bf 8f6f 	isb	sy
}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	08006dd0 	.word	0x08006dd0
 8000bc0:	200000c8 	.word	0x200000c8
 8000bc4:	20000080 	.word	0x20000080
 8000bc8:	200001c4 	.word	0x200001c4
 8000bcc:	e000ed04 	.word	0xe000ed04

08000bd0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d101      	bne.n	8000be6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000be2:	f000 f9cd 	bl	8000f80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000be6:	bf00      	nop
 8000be8:	3708      	adds	r7, #8
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	40001000 	.word	0x40001000

08000bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf8:	b672      	cpsid	i
}
 8000bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <Error_Handler+0x8>

08000c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	607b      	str	r3, [r7, #4]
 8000c0a:	4b10      	ldr	r3, [pc, #64]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c16:	4b0d      	ldr	r3, [pc, #52]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c1e:	607b      	str	r3, [r7, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	603b      	str	r3, [r7, #0]
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c2a:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c30:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_MspInit+0x4c>)
 8000c34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	603b      	str	r3, [r7, #0]
 8000c3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000c3e:	f005 f815 	bl	8005c6c <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40023800 	.word	0x40023800

08000c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ce4 <HAL_UART_MspInit+0x94>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d133      	bne.n	8000cda <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	613b      	str	r3, [r7, #16]
 8000c76:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c7a:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000c7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c82:	4b19      	ldr	r3, [pc, #100]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c8a:	613b      	str	r3, [r7, #16]
 8000c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	4b15      	ldr	r3, [pc, #84]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	4a14      	ldr	r2, [pc, #80]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9e:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <HAL_UART_MspInit+0x98>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000caa:	230c      	movs	r3, #12
 8000cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cba:	2307      	movs	r3, #7
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	4809      	ldr	r0, [pc, #36]	@ (8000cec <HAL_UART_MspInit+0x9c>)
 8000cc6:	f000 faef 	bl	80012a8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	2026      	movs	r0, #38	@ 0x26
 8000cd0:	f000 fa2e 	bl	8001130 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cd4:	2026      	movs	r0, #38	@ 0x26
 8000cd6:	f000 fa47 	bl	8001168 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	40004400 	.word	0x40004400
 8000ce8:	40023800 	.word	0x40023800
 8000cec:	40020000 	.word	0x40020000

08000cf0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08e      	sub	sp, #56	@ 0x38
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	4b33      	ldr	r3, [pc, #204]	@ (8000dd4 <HAL_InitTick+0xe4>)
 8000d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d08:	4a32      	ldr	r2, [pc, #200]	@ (8000dd4 <HAL_InitTick+0xe4>)
 8000d0a:	f043 0310 	orr.w	r3, r3, #16
 8000d0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d10:	4b30      	ldr	r3, [pc, #192]	@ (8000dd4 <HAL_InitTick+0xe4>)
 8000d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d14:	f003 0310 	and.w	r3, r3, #16
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d1c:	f107 0210 	add.w	r2, r7, #16
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	4611      	mov	r1, r2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f001 f930 	bl	8001f8c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000d2c:	6a3b      	ldr	r3, [r7, #32]
 8000d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d103      	bne.n	8000d3e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d36:	f001 f901 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 8000d3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8000d3c:	e004      	b.n	8000d48 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d3e:	f001 f8fd 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 8000d42:	4603      	mov	r3, r0
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000d4a:	4a23      	ldr	r2, [pc, #140]	@ (8000dd8 <HAL_InitTick+0xe8>)
 8000d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d50:	0c9b      	lsrs	r3, r3, #18
 8000d52:	3b01      	subs	r3, #1
 8000d54:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d56:	4b21      	ldr	r3, [pc, #132]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d58:	4a21      	ldr	r2, [pc, #132]	@ (8000de0 <HAL_InitTick+0xf0>)
 8000d5a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d5e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d62:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d64:	4a1d      	ldr	r2, [pc, #116]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d68:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d70:	4b1a      	ldr	r3, [pc, #104]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d76:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d7c:	4817      	ldr	r0, [pc, #92]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d7e:	f001 f937 	bl	8001ff0 <HAL_TIM_Base_Init>
 8000d82:	4603      	mov	r3, r0
 8000d84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d11b      	bne.n	8000dc8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d90:	4812      	ldr	r0, [pc, #72]	@ (8000ddc <HAL_InitTick+0xec>)
 8000d92:	f001 f987 	bl	80020a4 <HAL_TIM_Base_Start_IT>
 8000d96:	4603      	mov	r3, r0
 8000d98:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d111      	bne.n	8000dc8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000da4:	2036      	movs	r0, #54	@ 0x36
 8000da6:	f000 f9df 	bl	8001168 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b0f      	cmp	r3, #15
 8000dae:	d808      	bhi.n	8000dc2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000db0:	2200      	movs	r2, #0
 8000db2:	6879      	ldr	r1, [r7, #4]
 8000db4:	2036      	movs	r0, #54	@ 0x36
 8000db6:	f000 f9bb 	bl	8001130 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dba:	4a0a      	ldr	r2, [pc, #40]	@ (8000de4 <HAL_InitTick+0xf4>)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	e002      	b.n	8000dc8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000dc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3738      	adds	r7, #56	@ 0x38
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40023800 	.word	0x40023800
 8000dd8:	431bde83 	.word	0x431bde83
 8000ddc:	200001d0 	.word	0x200001d0
 8000de0:	40001000 	.word	0x40001000
 8000de4:	20000004 	.word	0x20000004

08000de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <NMI_Handler+0x4>

08000df0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000df4:	bf00      	nop
 8000df6:	e7fd      	b.n	8000df4 <HardFault_Handler+0x4>

08000df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dfc:	bf00      	nop
 8000dfe:	e7fd      	b.n	8000dfc <MemManage_Handler+0x4>

08000e00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e04:	bf00      	nop
 8000e06:	e7fd      	b.n	8000e04 <BusFault_Handler+0x4>

08000e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <UsageFault_Handler+0x4>

08000e10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f000 fbf6 	bl	8001614 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  GPIO_EXTI_Callback();
 8000e28:	f7ff fe82 	bl	8000b30 <GPIO_EXTI_Callback>
  /* USER CODE END EXTI0_IRQn 1 */
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e34:	4802      	ldr	r0, [pc, #8]	@ (8000e40 <USART2_IRQHandler+0x10>)
 8000e36:	f001 fc59 	bl	80026ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000080 	.word	0x20000080

08000e44 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e48:	4802      	ldr	r0, [pc, #8]	@ (8000e54 <TIM6_DAC_IRQHandler+0x10>)
 8000e4a:	f001 f99b 	bl	8002184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	200001d0 	.word	0x200001d0

08000e58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e60:	4a14      	ldr	r2, [pc, #80]	@ (8000eb4 <_sbrk+0x5c>)
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <_sbrk+0x60>)
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e6c:	4b13      	ldr	r3, [pc, #76]	@ (8000ebc <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d102      	bne.n	8000e7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <_sbrk+0x64>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	@ (8000ec0 <_sbrk+0x68>)
 8000e78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e7a:	4b10      	ldr	r3, [pc, #64]	@ (8000ebc <_sbrk+0x64>)
 8000e7c:	681a      	ldr	r2, [r3, #0]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4413      	add	r3, r2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d207      	bcs.n	8000e98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e88:	f005 fac4 	bl	8006414 <__errno>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	220c      	movs	r2, #12
 8000e90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e92:	f04f 33ff 	mov.w	r3, #4294967295
 8000e96:	e009      	b.n	8000eac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e98:	4b08      	ldr	r3, [pc, #32]	@ (8000ebc <_sbrk+0x64>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e9e:	4b07      	ldr	r3, [pc, #28]	@ (8000ebc <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	4a05      	ldr	r2, [pc, #20]	@ (8000ebc <_sbrk+0x64>)
 8000ea8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20020000 	.word	0x20020000
 8000eb8:	00000400 	.word	0x00000400
 8000ebc:	20000218 	.word	0x20000218
 8000ec0:	20013110 	.word	0x20013110

08000ec4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ec8:	4b06      	ldr	r3, [pc, #24]	@ (8000ee4 <SystemInit+0x20>)
 8000eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ece:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <SystemInit+0x20>)
 8000ed0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ed4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	bf00      	nop
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ee8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000eec:	f7ff ffea 	bl	8000ec4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ef0:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ef2:	490d      	ldr	r1, [pc, #52]	@ (8000f28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8000f2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ef6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef8:	e002      	b.n	8000f00 <LoopCopyDataInit>

08000efa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000efa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000efc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000efe:	3304      	adds	r3, #4

08000f00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f04:	d3f9      	bcc.n	8000efa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f08:	4c0a      	ldr	r4, [pc, #40]	@ (8000f34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f0c:	e001      	b.n	8000f12 <LoopFillZerobss>

08000f0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f10:	3204      	adds	r2, #4

08000f12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f14:	d3fb      	bcc.n	8000f0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f16:	f005 fa83 	bl	8006420 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f1a:	f7ff fb47 	bl	80005ac <main>
  bx  lr    
 8000f1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f28:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000f2c:	08006e58 	.word	0x08006e58
  ldr r2, =_sbss
 8000f30:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000f34:	20013110 	.word	0x20013110

08000f38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f38:	e7fe      	b.n	8000f38 <ADC_IRQHandler>
	...

08000f3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f40:	4b0e      	ldr	r3, [pc, #56]	@ (8000f7c <HAL_Init+0x40>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <HAL_Init+0x40>)
 8000f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f7c <HAL_Init+0x40>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <HAL_Init+0x40>)
 8000f52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f58:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <HAL_Init+0x40>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a07      	ldr	r2, [pc, #28]	@ (8000f7c <HAL_Init+0x40>)
 8000f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f64:	2003      	movs	r0, #3
 8000f66:	f000 f8d8 	bl	800111a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f6a:	200f      	movs	r0, #15
 8000f6c:	f7ff fec0 	bl	8000cf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f70:	f7ff fe46 	bl	8000c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f74:	2300      	movs	r3, #0
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40023c00 	.word	0x40023c00

08000f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f84:	4b06      	ldr	r3, [pc, #24]	@ (8000fa0 <HAL_IncTick+0x20>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <HAL_IncTick+0x24>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4413      	add	r3, r2
 8000f90:	4a04      	ldr	r2, [pc, #16]	@ (8000fa4 <HAL_IncTick+0x24>)
 8000f92:	6013      	str	r3, [r2, #0]
}
 8000f94:	bf00      	nop
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	2000021c 	.word	0x2000021c

08000fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return uwTick;
 8000fac:	4b03      	ldr	r3, [pc, #12]	@ (8000fbc <HAL_GetTick+0x14>)
 8000fae:	681b      	ldr	r3, [r3, #0]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	2000021c 	.word	0x2000021c

08000fc0 <__NVIC_SetPriorityGrouping>:
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0307 	and.w	r3, r3, #7
 8000fce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd2:	68db      	ldr	r3, [r3, #12]
 8000fd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fd6:	68ba      	ldr	r2, [r7, #8]
 8000fd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ff0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ff2:	4a04      	ldr	r2, [pc, #16]	@ (8001004 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff4:	68bb      	ldr	r3, [r7, #8]
 8000ff6:	60d3      	str	r3, [r2, #12]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_GetPriorityGrouping>:
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800100c:	4b04      	ldr	r3, [pc, #16]	@ (8001020 <__NVIC_GetPriorityGrouping+0x18>)
 800100e:	68db      	ldr	r3, [r3, #12]
 8001010:	0a1b      	lsrs	r3, r3, #8
 8001012:	f003 0307 	and.w	r3, r3, #7
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	e000ed00 	.word	0xe000ed00

08001024 <__NVIC_EnableIRQ>:
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	2b00      	cmp	r3, #0
 8001034:	db0b      	blt.n	800104e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f003 021f 	and.w	r2, r3, #31
 800103c:	4907      	ldr	r1, [pc, #28]	@ (800105c <__NVIC_EnableIRQ+0x38>)
 800103e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001042:	095b      	lsrs	r3, r3, #5
 8001044:	2001      	movs	r0, #1
 8001046:	fa00 f202 	lsl.w	r2, r0, r2
 800104a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000e100 	.word	0xe000e100

08001060 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001070:	2b00      	cmp	r3, #0
 8001072:	db0a      	blt.n	800108a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	b2da      	uxtb	r2, r3
 8001078:	490c      	ldr	r1, [pc, #48]	@ (80010ac <__NVIC_SetPriority+0x4c>)
 800107a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107e:	0112      	lsls	r2, r2, #4
 8001080:	b2d2      	uxtb	r2, r2
 8001082:	440b      	add	r3, r1
 8001084:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001088:	e00a      	b.n	80010a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	b2da      	uxtb	r2, r3
 800108e:	4908      	ldr	r1, [pc, #32]	@ (80010b0 <__NVIC_SetPriority+0x50>)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	f003 030f 	and.w	r3, r3, #15
 8001096:	3b04      	subs	r3, #4
 8001098:	0112      	lsls	r2, r2, #4
 800109a:	b2d2      	uxtb	r2, r2
 800109c:	440b      	add	r3, r1
 800109e:	761a      	strb	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr
 80010ac:	e000e100 	.word	0xe000e100
 80010b0:	e000ed00 	.word	0xe000ed00

080010b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b089      	sub	sp, #36	@ 0x24
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f003 0307 	and.w	r3, r3, #7
 80010c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f1c3 0307 	rsb	r3, r3, #7
 80010ce:	2b04      	cmp	r3, #4
 80010d0:	bf28      	it	cs
 80010d2:	2304      	movcs	r3, #4
 80010d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	3304      	adds	r3, #4
 80010da:	2b06      	cmp	r3, #6
 80010dc:	d902      	bls.n	80010e4 <NVIC_EncodePriority+0x30>
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	3b03      	subs	r3, #3
 80010e2:	e000      	b.n	80010e6 <NVIC_EncodePriority+0x32>
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e8:	f04f 32ff 	mov.w	r2, #4294967295
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	43da      	mvns	r2, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	401a      	ands	r2, r3
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43d9      	mvns	r1, r3
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800110c:	4313      	orrs	r3, r2
         );
}
 800110e:	4618      	mov	r0, r3
 8001110:	3724      	adds	r7, #36	@ 0x24
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr

0800111a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ff4c 	bl	8000fc0 <__NVIC_SetPriorityGrouping>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}

08001130 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001130:	b580      	push	{r7, lr}
 8001132:	b086      	sub	sp, #24
 8001134:	af00      	add	r7, sp, #0
 8001136:	4603      	mov	r3, r0
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
 800113c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800113e:	2300      	movs	r3, #0
 8001140:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001142:	f7ff ff61 	bl	8001008 <__NVIC_GetPriorityGrouping>
 8001146:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	68b9      	ldr	r1, [r7, #8]
 800114c:	6978      	ldr	r0, [r7, #20]
 800114e:	f7ff ffb1 	bl	80010b4 <NVIC_EncodePriority>
 8001152:	4602      	mov	r2, r0
 8001154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ff80 	bl	8001060 <__NVIC_SetPriority>
}
 8001160:	bf00      	nop
 8001162:	3718      	adds	r7, #24
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff ff54 	bl	8001024 <__NVIC_EnableIRQ>
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001190:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001192:	f7ff ff09 	bl	8000fa8 <HAL_GetTick>
 8001196:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d008      	beq.n	80011b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2280      	movs	r2, #128	@ 0x80
 80011a8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2200      	movs	r2, #0
 80011ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e052      	b.n	800125c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f022 0216 	bic.w	r2, r2, #22
 80011c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	695a      	ldr	r2, [r3, #20]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d103      	bne.n	80011e6 <HAL_DMA_Abort+0x62>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d007      	beq.n	80011f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f022 0208 	bic.w	r2, r2, #8
 80011f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	681a      	ldr	r2, [r3, #0]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f022 0201 	bic.w	r2, r2, #1
 8001204:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001206:	e013      	b.n	8001230 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001208:	f7ff fece 	bl	8000fa8 <HAL_GetTick>
 800120c:	4602      	mov	r2, r0
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b05      	cmp	r3, #5
 8001214:	d90c      	bls.n	8001230 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	2220      	movs	r2, #32
 800121a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2203      	movs	r2, #3
 8001220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e015      	b.n	800125c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	2b00      	cmp	r3, #0
 800123c:	d1e4      	bne.n	8001208 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001242:	223f      	movs	r2, #63	@ 0x3f
 8001244:	409a      	lsls	r2, r3
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2201      	movs	r2, #1
 800124e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
}
 800125c:	4618      	mov	r0, r3
 800125e:	3710      	adds	r7, #16
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}

08001264 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b02      	cmp	r3, #2
 8001276:	d004      	beq.n	8001282 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2280      	movs	r2, #128	@ 0x80
 800127c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e00c      	b.n	800129c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2205      	movs	r2, #5
 8001286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f022 0201 	bic.w	r2, r2, #1
 8001298:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	@ 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	e16b      	b.n	800159c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012c4:	2201      	movs	r2, #1
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	429a      	cmp	r2, r3
 80012de:	f040 815a 	bne.w	8001596 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0303 	and.w	r3, r3, #3
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d005      	beq.n	80012fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d130      	bne.n	800135c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	2203      	movs	r2, #3
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001330:	2201      	movs	r2, #1
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	f003 0201 	and.w	r2, r3, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b03      	cmp	r3, #3
 8001366:	d017      	beq.n	8001398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d123      	bne.n	80013ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	08da      	lsrs	r2, r3, #3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3208      	adds	r2, #8
 80013ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	220f      	movs	r2, #15
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	691a      	ldr	r2, [r3, #16]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	08da      	lsrs	r2, r3, #3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3208      	adds	r2, #8
 80013e6:	69b9      	ldr	r1, [r7, #24]
 80013e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	2203      	movs	r2, #3
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0203 	and.w	r2, r3, #3
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 80b4 	beq.w	8001596 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	4b60      	ldr	r3, [pc, #384]	@ (80015b4 <HAL_GPIO_Init+0x30c>)
 8001434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001436:	4a5f      	ldr	r2, [pc, #380]	@ (80015b4 <HAL_GPIO_Init+0x30c>)
 8001438:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800143c:	6453      	str	r3, [r2, #68]	@ 0x44
 800143e:	4b5d      	ldr	r3, [pc, #372]	@ (80015b4 <HAL_GPIO_Init+0x30c>)
 8001440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800144a:	4a5b      	ldr	r2, [pc, #364]	@ (80015b8 <HAL_GPIO_Init+0x310>)
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	3302      	adds	r3, #2
 8001452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	220f      	movs	r2, #15
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43db      	mvns	r3, r3
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	4013      	ands	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a52      	ldr	r2, [pc, #328]	@ (80015bc <HAL_GPIO_Init+0x314>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d02b      	beq.n	80014ce <HAL_GPIO_Init+0x226>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a51      	ldr	r2, [pc, #324]	@ (80015c0 <HAL_GPIO_Init+0x318>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d025      	beq.n	80014ca <HAL_GPIO_Init+0x222>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a50      	ldr	r2, [pc, #320]	@ (80015c4 <HAL_GPIO_Init+0x31c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d01f      	beq.n	80014c6 <HAL_GPIO_Init+0x21e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4f      	ldr	r2, [pc, #316]	@ (80015c8 <HAL_GPIO_Init+0x320>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d019      	beq.n	80014c2 <HAL_GPIO_Init+0x21a>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4e      	ldr	r2, [pc, #312]	@ (80015cc <HAL_GPIO_Init+0x324>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x216>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a4d      	ldr	r2, [pc, #308]	@ (80015d0 <HAL_GPIO_Init+0x328>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x212>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a4c      	ldr	r2, [pc, #304]	@ (80015d4 <HAL_GPIO_Init+0x32c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x20e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a4b      	ldr	r2, [pc, #300]	@ (80015d8 <HAL_GPIO_Init+0x330>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x20a>
 80014ae:	2307      	movs	r3, #7
 80014b0:	e00e      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014b2:	2308      	movs	r3, #8
 80014b4:	e00c      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014b6:	2306      	movs	r3, #6
 80014b8:	e00a      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ba:	2305      	movs	r3, #5
 80014bc:	e008      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014be:	2304      	movs	r3, #4
 80014c0:	e006      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014c2:	2303      	movs	r3, #3
 80014c4:	e004      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e002      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ce:	2300      	movs	r3, #0
 80014d0:	69fa      	ldr	r2, [r7, #28]
 80014d2:	f002 0203 	and.w	r2, r2, #3
 80014d6:	0092      	lsls	r2, r2, #2
 80014d8:	4093      	lsls	r3, r2
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e0:	4935      	ldr	r1, [pc, #212]	@ (80015b8 <HAL_GPIO_Init+0x310>)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	3302      	adds	r3, #2
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014ee:	4b3b      	ldr	r3, [pc, #236]	@ (80015dc <HAL_GPIO_Init+0x334>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	43db      	mvns	r3, r3
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	4013      	ands	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4313      	orrs	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001512:	4a32      	ldr	r2, [pc, #200]	@ (80015dc <HAL_GPIO_Init+0x334>)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001518:	4b30      	ldr	r3, [pc, #192]	@ (80015dc <HAL_GPIO_Init+0x334>)
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d003      	beq.n	800153c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800153c:	4a27      	ldr	r2, [pc, #156]	@ (80015dc <HAL_GPIO_Init+0x334>)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001542:	4b26      	ldr	r3, [pc, #152]	@ (80015dc <HAL_GPIO_Init+0x334>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	43db      	mvns	r3, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4013      	ands	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001566:	4a1d      	ldr	r2, [pc, #116]	@ (80015dc <HAL_GPIO_Init+0x334>)
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800156c:	4b1b      	ldr	r3, [pc, #108]	@ (80015dc <HAL_GPIO_Init+0x334>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001590:	4a12      	ldr	r2, [pc, #72]	@ (80015dc <HAL_GPIO_Init+0x334>)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3301      	adds	r3, #1
 800159a:	61fb      	str	r3, [r7, #28]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b0f      	cmp	r3, #15
 80015a0:	f67f ae90 	bls.w	80012c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3724      	adds	r7, #36	@ 0x24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40013800 	.word	0x40013800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020800 	.word	0x40020800
 80015c8:	40020c00 	.word	0x40020c00
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40021400 	.word	0x40021400
 80015d4:	40021800 	.word	0x40021800
 80015d8:	40021c00 	.word	0x40021c00
 80015dc:	40013c00 	.word	0x40013c00

080015e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	807b      	strh	r3, [r7, #2]
 80015ec:	4613      	mov	r3, r2
 80015ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015f0:	787b      	ldrb	r3, [r7, #1]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015f6:	887a      	ldrh	r2, [r7, #2]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015fc:	e003      	b.n	8001606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015fe:	887b      	ldrh	r3, [r7, #2]
 8001600:	041a      	lsls	r2, r3, #16
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	619a      	str	r2, [r3, #24]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800161e:	4b08      	ldr	r3, [pc, #32]	@ (8001640 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001620:	695a      	ldr	r2, [r3, #20]
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4013      	ands	r3, r2
 8001626:	2b00      	cmp	r3, #0
 8001628:	d006      	beq.n	8001638 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800162a:	4a05      	ldr	r2, [pc, #20]	@ (8001640 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001630:	88fb      	ldrh	r3, [r7, #6]
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f806 	bl	8001644 <HAL_GPIO_EXTI_Callback>
  }
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40013c00 	.word	0x40013c00

08001644 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e267      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d075      	beq.n	8001766 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800167a:	4b88      	ldr	r3, [pc, #544]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	f003 030c 	and.w	r3, r3, #12
 8001682:	2b04      	cmp	r3, #4
 8001684:	d00c      	beq.n	80016a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001686:	4b85      	ldr	r3, [pc, #532]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800168e:	2b08      	cmp	r3, #8
 8001690:	d112      	bne.n	80016b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001692:	4b82      	ldr	r3, [pc, #520]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800169a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800169e:	d10b      	bne.n	80016b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a0:	4b7e      	ldr	r3, [pc, #504]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d05b      	beq.n	8001764 <HAL_RCC_OscConfig+0x108>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d157      	bne.n	8001764 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e242      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016c0:	d106      	bne.n	80016d0 <HAL_RCC_OscConfig+0x74>
 80016c2:	4b76      	ldr	r3, [pc, #472]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a75      	ldr	r2, [pc, #468]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	e01d      	b.n	800170c <HAL_RCC_OscConfig+0xb0>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016d8:	d10c      	bne.n	80016f4 <HAL_RCC_OscConfig+0x98>
 80016da:	4b70      	ldr	r3, [pc, #448]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a6f      	ldr	r2, [pc, #444]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	4b6d      	ldr	r3, [pc, #436]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a6c      	ldr	r2, [pc, #432]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e00b      	b.n	800170c <HAL_RCC_OscConfig+0xb0>
 80016f4:	4b69      	ldr	r3, [pc, #420]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a68      	ldr	r2, [pc, #416]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80016fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	4b66      	ldr	r3, [pc, #408]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a65      	ldr	r2, [pc, #404]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800170a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d013      	beq.n	800173c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001714:	f7ff fc48 	bl	8000fa8 <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800171c:	f7ff fc44 	bl	8000fa8 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b64      	cmp	r3, #100	@ 0x64
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e207      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	4b5b      	ldr	r3, [pc, #364]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0f0      	beq.n	800171c <HAL_RCC_OscConfig+0xc0>
 800173a:	e014      	b.n	8001766 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173c:	f7ff fc34 	bl	8000fa8 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fc30 	bl	8000fa8 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	@ 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e1f3      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001756:	4b51      	ldr	r3, [pc, #324]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0xe8>
 8001762:	e000      	b.n	8001766 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d063      	beq.n	800183a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001772:	4b4a      	ldr	r3, [pc, #296]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	f003 030c 	and.w	r3, r3, #12
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800177e:	4b47      	ldr	r3, [pc, #284]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001786:	2b08      	cmp	r3, #8
 8001788:	d11c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800178a:	4b44      	ldr	r3, [pc, #272]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d116      	bne.n	80017c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001796:	4b41      	ldr	r3, [pc, #260]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <HAL_RCC_OscConfig+0x152>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68db      	ldr	r3, [r3, #12]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d001      	beq.n	80017ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e1c7      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ae:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	4937      	ldr	r1, [pc, #220]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c2:	e03a      	b.n	800183a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d020      	beq.n	800180e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017cc:	4b34      	ldr	r3, [pc, #208]	@ (80018a0 <HAL_RCC_OscConfig+0x244>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d2:	f7ff fbe9 	bl	8000fa8 <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017da:	f7ff fbe5 	bl	8000fa8 <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e1a8      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	4b2b      	ldr	r3, [pc, #172]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b28      	ldr	r3, [pc, #160]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	691b      	ldr	r3, [r3, #16]
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4925      	ldr	r1, [pc, #148]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001808:	4313      	orrs	r3, r2
 800180a:	600b      	str	r3, [r1, #0]
 800180c:	e015      	b.n	800183a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180e:	4b24      	ldr	r3, [pc, #144]	@ (80018a0 <HAL_RCC_OscConfig+0x244>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001814:	f7ff fbc8 	bl	8000fa8 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800181c:	f7ff fbc4 	bl	8000fa8 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e187      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182e:	4b1b      	ldr	r3, [pc, #108]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d036      	beq.n	80018b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d016      	beq.n	800187c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <HAL_RCC_OscConfig+0x248>)
 8001850:	2201      	movs	r2, #1
 8001852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001854:	f7ff fba8 	bl	8000fa8 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800185c:	f7ff fba4 	bl	8000fa8 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e167      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186e:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <HAL_RCC_OscConfig+0x240>)
 8001870:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0x200>
 800187a:	e01b      	b.n	80018b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <HAL_RCC_OscConfig+0x248>)
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001882:	f7ff fb91 	bl	8000fa8 <HAL_GetTick>
 8001886:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001888:	e00e      	b.n	80018a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800188a:	f7ff fb8d 	bl	8000fa8 <HAL_GetTick>
 800188e:	4602      	mov	r2, r0
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d907      	bls.n	80018a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e150      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
 800189c:	40023800 	.word	0x40023800
 80018a0:	42470000 	.word	0x42470000
 80018a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a8:	4b88      	ldr	r3, [pc, #544]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80018aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d1ea      	bne.n	800188a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f000 8097 	beq.w	80019f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c2:	2300      	movs	r3, #0
 80018c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018c6:	4b81      	ldr	r3, [pc, #516]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d10f      	bne.n	80018f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	4b7d      	ldr	r3, [pc, #500]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018da:	4a7c      	ldr	r2, [pc, #496]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80018e2:	4b7a      	ldr	r3, [pc, #488]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018ee:	2301      	movs	r3, #1
 80018f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f2:	4b77      	ldr	r3, [pc, #476]	@ (8001ad0 <HAL_RCC_OscConfig+0x474>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d118      	bne.n	8001930 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018fe:	4b74      	ldr	r3, [pc, #464]	@ (8001ad0 <HAL_RCC_OscConfig+0x474>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a73      	ldr	r2, [pc, #460]	@ (8001ad0 <HAL_RCC_OscConfig+0x474>)
 8001904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001908:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800190a:	f7ff fb4d 	bl	8000fa8 <HAL_GetTick>
 800190e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001910:	e008      	b.n	8001924 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001912:	f7ff fb49 	bl	8000fa8 <HAL_GetTick>
 8001916:	4602      	mov	r2, r0
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	2b02      	cmp	r3, #2
 800191e:	d901      	bls.n	8001924 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001920:	2303      	movs	r3, #3
 8001922:	e10c      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001924:	4b6a      	ldr	r3, [pc, #424]	@ (8001ad0 <HAL_RCC_OscConfig+0x474>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800192c:	2b00      	cmp	r3, #0
 800192e:	d0f0      	beq.n	8001912 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b01      	cmp	r3, #1
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x2ea>
 8001938:	4b64      	ldr	r3, [pc, #400]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800193a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800193c:	4a63      	ldr	r2, [pc, #396]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	6713      	str	r3, [r2, #112]	@ 0x70
 8001944:	e01c      	b.n	8001980 <HAL_RCC_OscConfig+0x324>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	2b05      	cmp	r3, #5
 800194c:	d10c      	bne.n	8001968 <HAL_RCC_OscConfig+0x30c>
 800194e:	4b5f      	ldr	r3, [pc, #380]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001952:	4a5e      	ldr	r2, [pc, #376]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6713      	str	r3, [r2, #112]	@ 0x70
 800195a:	4b5c      	ldr	r3, [pc, #368]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800195c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800195e:	4a5b      	ldr	r2, [pc, #364]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001960:	f043 0301 	orr.w	r3, r3, #1
 8001964:	6713      	str	r3, [r2, #112]	@ 0x70
 8001966:	e00b      	b.n	8001980 <HAL_RCC_OscConfig+0x324>
 8001968:	4b58      	ldr	r3, [pc, #352]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800196a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800196c:	4a57      	ldr	r2, [pc, #348]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800196e:	f023 0301 	bic.w	r3, r3, #1
 8001972:	6713      	str	r3, [r2, #112]	@ 0x70
 8001974:	4b55      	ldr	r3, [pc, #340]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001978:	4a54      	ldr	r2, [pc, #336]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 800197a:	f023 0304 	bic.w	r3, r3, #4
 800197e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d015      	beq.n	80019b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001988:	f7ff fb0e 	bl	8000fa8 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	e00a      	b.n	80019a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001990:	f7ff fb0a 	bl	8000fa8 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199e:	4293      	cmp	r3, r2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e0cb      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019a6:	4b49      	ldr	r3, [pc, #292]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80019a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0ee      	beq.n	8001990 <HAL_RCC_OscConfig+0x334>
 80019b2:	e014      	b.n	80019de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b4:	f7ff faf8 	bl	8000fa8 <HAL_GetTick>
 80019b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019ba:	e00a      	b.n	80019d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019bc:	f7ff faf4 	bl	8000fa8 <HAL_GetTick>
 80019c0:	4602      	mov	r2, r0
 80019c2:	693b      	ldr	r3, [r7, #16]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e0b5      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019d2:	4b3e      	ldr	r3, [pc, #248]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80019d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019d6:	f003 0302 	and.w	r3, r3, #2
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1ee      	bne.n	80019bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019de:	7dfb      	ldrb	r3, [r7, #23]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d105      	bne.n	80019f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019e4:	4b39      	ldr	r3, [pc, #228]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80019e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e8:	4a38      	ldr	r2, [pc, #224]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80019ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80a1 	beq.w	8001b3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019fa:	4b34      	ldr	r3, [pc, #208]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d05c      	beq.n	8001ac0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	699b      	ldr	r3, [r3, #24]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d141      	bne.n	8001a92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a0e:	4b31      	ldr	r3, [pc, #196]	@ (8001ad4 <HAL_RCC_OscConfig+0x478>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a14:	f7ff fac8 	bl	8000fa8 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a1c:	f7ff fac4 	bl	8000fa8 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e087      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a2e:	4b27      	ldr	r3, [pc, #156]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d1f0      	bne.n	8001a1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69da      	ldr	r2, [r3, #28]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	431a      	orrs	r2, r3
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a48:	019b      	lsls	r3, r3, #6
 8001a4a:	431a      	orrs	r2, r3
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a50:	085b      	lsrs	r3, r3, #1
 8001a52:	3b01      	subs	r3, #1
 8001a54:	041b      	lsls	r3, r3, #16
 8001a56:	431a      	orrs	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a5c:	061b      	lsls	r3, r3, #24
 8001a5e:	491b      	ldr	r1, [pc, #108]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001a60:	4313      	orrs	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a64:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad4 <HAL_RCC_OscConfig+0x478>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a6a:	f7ff fa9d 	bl	8000fa8 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a72:	f7ff fa99 	bl	8000fa8 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e05c      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x416>
 8001a90:	e054      	b.n	8001b3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a92:	4b10      	ldr	r3, [pc, #64]	@ (8001ad4 <HAL_RCC_OscConfig+0x478>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7ff fa86 	bl	8000fa8 <HAL_GetTick>
 8001a9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa0:	f7ff fa82 	bl	8000fa8 <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e045      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ab2:	4b06      	ldr	r3, [pc, #24]	@ (8001acc <HAL_RCC_OscConfig+0x470>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d1f0      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x444>
 8001abe:	e03d      	b.n	8001b3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d107      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e038      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40007000 	.word	0x40007000
 8001ad4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b48 <HAL_RCC_OscConfig+0x4ec>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d028      	beq.n	8001b38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d121      	bne.n	8001b38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d11a      	bne.n	8001b38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b02:	68fa      	ldr	r2, [r7, #12]
 8001b04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001b08:	4013      	ands	r3, r2
 8001b0a:	687a      	ldr	r2, [r7, #4]
 8001b0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d111      	bne.n	8001b38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b1e:	085b      	lsrs	r3, r3, #1
 8001b20:	3b01      	subs	r3, #1
 8001b22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d107      	bne.n	8001b38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d001      	beq.n	8001b3c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e000      	b.n	8001b3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001b3c:	2300      	movs	r3, #0
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800

08001b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d101      	bne.n	8001b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e0cc      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b60:	4b68      	ldr	r3, [pc, #416]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0307 	and.w	r3, r3, #7
 8001b68:	683a      	ldr	r2, [r7, #0]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d90c      	bls.n	8001b88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6e:	4b65      	ldr	r3, [pc, #404]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	b2d2      	uxtb	r2, r2
 8001b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b76:	4b63      	ldr	r3, [pc, #396]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0307 	and.w	r3, r3, #7
 8001b7e:	683a      	ldr	r2, [r7, #0]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d001      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0b8      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d020      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d005      	beq.n	8001bac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ba0:	4b59      	ldr	r3, [pc, #356]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	4a58      	ldr	r2, [pc, #352]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001baa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d005      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb8:	4b53      	ldr	r3, [pc, #332]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	4a52      	ldr	r2, [pc, #328]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001bc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc4:	4b50      	ldr	r3, [pc, #320]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	494d      	ldr	r1, [pc, #308]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d044      	beq.n	8001c6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d107      	bne.n	8001bfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bea:	4b47      	ldr	r3, [pc, #284]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d119      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e07f      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d003      	beq.n	8001c0a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c06:	2b03      	cmp	r3, #3
 8001c08:	d107      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d109      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e06f      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e067      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c2a:	4b37      	ldr	r3, [pc, #220]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f023 0203 	bic.w	r2, r3, #3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4934      	ldr	r1, [pc, #208]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c3c:	f7ff f9b4 	bl	8000fa8 <HAL_GetTick>
 8001c40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c42:	e00a      	b.n	8001c5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c44:	f7ff f9b0 	bl	8000fa8 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e04f      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f003 020c 	and.w	r2, r3, #12
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	d1eb      	bne.n	8001c44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c6c:	4b25      	ldr	r3, [pc, #148]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0307 	and.w	r3, r3, #7
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d20c      	bcs.n	8001c94 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7a:	4b22      	ldr	r3, [pc, #136]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	b2d2      	uxtb	r2, r2
 8001c80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c82:	4b20      	ldr	r3, [pc, #128]	@ (8001d04 <HAL_RCC_ClockConfig+0x1b8>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d001      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e032      	b.n	8001cfa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 0304 	and.w	r3, r3, #4
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d008      	beq.n	8001cb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca0:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	4916      	ldr	r1, [pc, #88]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d009      	beq.n	8001cd2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cbe:	4b12      	ldr	r3, [pc, #72]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	490e      	ldr	r1, [pc, #56]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cd2:	f000 f821 	bl	8001d18 <HAL_RCC_GetSysClockFreq>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <HAL_RCC_ClockConfig+0x1bc>)
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	f003 030f 	and.w	r3, r3, #15
 8001ce2:	490a      	ldr	r1, [pc, #40]	@ (8001d0c <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	5ccb      	ldrb	r3, [r1, r3]
 8001ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cea:	4a09      	ldr	r2, [pc, #36]	@ (8001d10 <HAL_RCC_ClockConfig+0x1c4>)
 8001cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001cee:	4b09      	ldr	r3, [pc, #36]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fffc 	bl	8000cf0 <HAL_InitTick>

  return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40023c00 	.word	0x40023c00
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	08006dfc 	.word	0x08006dfc
 8001d10:	20000000 	.word	0x20000000
 8001d14:	20000004 	.word	0x20000004

08001d18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d1c:	b094      	sub	sp, #80	@ 0x50
 8001d1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d20:	2300      	movs	r3, #0
 8001d22:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d30:	4b79      	ldr	r3, [pc, #484]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f003 030c 	and.w	r3, r3, #12
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d00d      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0x40>
 8001d3c:	2b08      	cmp	r3, #8
 8001d3e:	f200 80e1 	bhi.w	8001f04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d002      	beq.n	8001d4c <HAL_RCC_GetSysClockFreq+0x34>
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d003      	beq.n	8001d52 <HAL_RCC_GetSysClockFreq+0x3a>
 8001d4a:	e0db      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d4c:	4b73      	ldr	r3, [pc, #460]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x204>)
 8001d4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d50:	e0db      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d52:	4b73      	ldr	r3, [pc, #460]	@ (8001f20 <HAL_RCC_GetSysClockFreq+0x208>)
 8001d54:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001d56:	e0d8      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d58:	4b6f      	ldr	r3, [pc, #444]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d60:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d62:	4b6d      	ldr	r3, [pc, #436]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d063      	beq.n	8001e36 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	099b      	lsrs	r3, r3, #6
 8001d74:	2200      	movs	r2, #0
 8001d76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001d78:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d80:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d82:	2300      	movs	r3, #0
 8001d84:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d86:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001d8a:	4622      	mov	r2, r4
 8001d8c:	462b      	mov	r3, r5
 8001d8e:	f04f 0000 	mov.w	r0, #0
 8001d92:	f04f 0100 	mov.w	r1, #0
 8001d96:	0159      	lsls	r1, r3, #5
 8001d98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d9c:	0150      	lsls	r0, r2, #5
 8001d9e:	4602      	mov	r2, r0
 8001da0:	460b      	mov	r3, r1
 8001da2:	4621      	mov	r1, r4
 8001da4:	1a51      	subs	r1, r2, r1
 8001da6:	6139      	str	r1, [r7, #16]
 8001da8:	4629      	mov	r1, r5
 8001daa:	eb63 0301 	sbc.w	r3, r3, r1
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	f04f 0300 	mov.w	r3, #0
 8001db8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001dbc:	4659      	mov	r1, fp
 8001dbe:	018b      	lsls	r3, r1, #6
 8001dc0:	4651      	mov	r1, sl
 8001dc2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dc6:	4651      	mov	r1, sl
 8001dc8:	018a      	lsls	r2, r1, #6
 8001dca:	4651      	mov	r1, sl
 8001dcc:	ebb2 0801 	subs.w	r8, r2, r1
 8001dd0:	4659      	mov	r1, fp
 8001dd2:	eb63 0901 	sbc.w	r9, r3, r1
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001de2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001de6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001dea:	4690      	mov	r8, r2
 8001dec:	4699      	mov	r9, r3
 8001dee:	4623      	mov	r3, r4
 8001df0:	eb18 0303 	adds.w	r3, r8, r3
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	462b      	mov	r3, r5
 8001df8:	eb49 0303 	adc.w	r3, r9, r3
 8001dfc:	60fb      	str	r3, [r7, #12]
 8001dfe:	f04f 0200 	mov.w	r2, #0
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001e0a:	4629      	mov	r1, r5
 8001e0c:	024b      	lsls	r3, r1, #9
 8001e0e:	4621      	mov	r1, r4
 8001e10:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e14:	4621      	mov	r1, r4
 8001e16:	024a      	lsls	r2, r1, #9
 8001e18:	4610      	mov	r0, r2
 8001e1a:	4619      	mov	r1, r3
 8001e1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e1e:	2200      	movs	r2, #0
 8001e20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001e24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001e28:	f7fe fa2a 	bl	8000280 <__aeabi_uldivmod>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	4613      	mov	r3, r2
 8001e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001e34:	e058      	b.n	8001ee8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e36:	4b38      	ldr	r3, [pc, #224]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	099b      	lsrs	r3, r3, #6
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	4611      	mov	r1, r2
 8001e42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001e46:	623b      	str	r3, [r7, #32]
 8001e48:	2300      	movs	r3, #0
 8001e4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001e50:	4642      	mov	r2, r8
 8001e52:	464b      	mov	r3, r9
 8001e54:	f04f 0000 	mov.w	r0, #0
 8001e58:	f04f 0100 	mov.w	r1, #0
 8001e5c:	0159      	lsls	r1, r3, #5
 8001e5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e62:	0150      	lsls	r0, r2, #5
 8001e64:	4602      	mov	r2, r0
 8001e66:	460b      	mov	r3, r1
 8001e68:	4641      	mov	r1, r8
 8001e6a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001e6e:	4649      	mov	r1, r9
 8001e70:	eb63 0b01 	sbc.w	fp, r3, r1
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	f04f 0300 	mov.w	r3, #0
 8001e7c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001e80:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001e84:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001e88:	ebb2 040a 	subs.w	r4, r2, sl
 8001e8c:	eb63 050b 	sbc.w	r5, r3, fp
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	f04f 0300 	mov.w	r3, #0
 8001e98:	00eb      	lsls	r3, r5, #3
 8001e9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e9e:	00e2      	lsls	r2, r4, #3
 8001ea0:	4614      	mov	r4, r2
 8001ea2:	461d      	mov	r5, r3
 8001ea4:	4643      	mov	r3, r8
 8001ea6:	18e3      	adds	r3, r4, r3
 8001ea8:	603b      	str	r3, [r7, #0]
 8001eaa:	464b      	mov	r3, r9
 8001eac:	eb45 0303 	adc.w	r3, r5, r3
 8001eb0:	607b      	str	r3, [r7, #4]
 8001eb2:	f04f 0200 	mov.w	r2, #0
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ebe:	4629      	mov	r1, r5
 8001ec0:	028b      	lsls	r3, r1, #10
 8001ec2:	4621      	mov	r1, r4
 8001ec4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ec8:	4621      	mov	r1, r4
 8001eca:	028a      	lsls	r2, r1, #10
 8001ecc:	4610      	mov	r0, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	61fa      	str	r2, [r7, #28]
 8001ed8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001edc:	f7fe f9d0 	bl	8000280 <__aeabi_uldivmod>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <HAL_RCC_GetSysClockFreq+0x200>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	0c1b      	lsrs	r3, r3, #16
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001ef8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001efa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f02:	e002      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001f04:	4b05      	ldr	r3, [pc, #20]	@ (8001f1c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3750      	adds	r7, #80	@ 0x50
 8001f10:	46bd      	mov	sp, r7
 8001f12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f16:	bf00      	nop
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	00f42400 	.word	0x00f42400
 8001f20:	007a1200 	.word	0x007a1200

08001f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000000 	.word	0x20000000

08001f3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f40:	f7ff fff0 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f44:	4602      	mov	r2, r0
 8001f46:	4b05      	ldr	r3, [pc, #20]	@ (8001f5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	0a9b      	lsrs	r3, r3, #10
 8001f4c:	f003 0307 	and.w	r3, r3, #7
 8001f50:	4903      	ldr	r1, [pc, #12]	@ (8001f60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f52:	5ccb      	ldrb	r3, [r1, r3]
 8001f54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	08006e0c 	.word	0x08006e0c

08001f64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f68:	f7ff ffdc 	bl	8001f24 <HAL_RCC_GetHCLKFreq>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	0b5b      	lsrs	r3, r3, #13
 8001f74:	f003 0307 	and.w	r3, r3, #7
 8001f78:	4903      	ldr	r1, [pc, #12]	@ (8001f88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f7a:	5ccb      	ldrb	r3, [r1, r3]
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40023800 	.word	0x40023800
 8001f88:	08006e0c 	.word	0x08006e0c

08001f8c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	220f      	movs	r2, #15
 8001f9a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001f9c:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0203 	and.w	r2, r3, #3
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001fc0:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <HAL_RCC_GetClockConfig+0x5c>)
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	08db      	lsrs	r3, r3, #3
 8001fc6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001fce:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <HAL_RCC_GetClockConfig+0x60>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0207 	and.w	r2, r3, #7
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	601a      	str	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40023c00 	.word	0x40023c00

08001ff0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e041      	b.n	8002086 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d106      	bne.n	800201c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 f839 	bl	800208e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2202      	movs	r2, #2
 8002020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681a      	ldr	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3304      	adds	r3, #4
 800202c:	4619      	mov	r1, r3
 800202e:	4610      	mov	r0, r2
 8002030:	f000 f9c0 	bl	80023b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2201      	movs	r2, #1
 8002070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800208e:	b480      	push	{r7}
 8002090:	b083      	sub	sp, #12
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002096:	bf00      	nop
 8002098:	370c      	adds	r7, #12
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
	...

080020a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b085      	sub	sp, #20
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d001      	beq.n	80020bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e04e      	b.n	800215a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f042 0201 	orr.w	r2, r2, #1
 80020d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a23      	ldr	r2, [pc, #140]	@ (8002168 <HAL_TIM_Base_Start_IT+0xc4>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d022      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020e6:	d01d      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a1f      	ldr	r2, [pc, #124]	@ (800216c <HAL_TIM_Base_Start_IT+0xc8>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d018      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a1e      	ldr	r2, [pc, #120]	@ (8002170 <HAL_TIM_Base_Start_IT+0xcc>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d013      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a1c      	ldr	r2, [pc, #112]	@ (8002174 <HAL_TIM_Base_Start_IT+0xd0>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00e      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a1b      	ldr	r2, [pc, #108]	@ (8002178 <HAL_TIM_Base_Start_IT+0xd4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d009      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_TIM_Base_Start_IT+0xd8>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d004      	beq.n	8002124 <HAL_TIM_Base_Start_IT+0x80>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <HAL_TIM_Base_Start_IT+0xdc>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d111      	bne.n	8002148 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b06      	cmp	r3, #6
 8002134:	d010      	beq.n	8002158 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f042 0201 	orr.w	r2, r2, #1
 8002144:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002146:	e007      	b.n	8002158 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f042 0201 	orr.w	r2, r2, #1
 8002156:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3714      	adds	r7, #20
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40010000 	.word	0x40010000
 800216c:	40000400 	.word	0x40000400
 8002170:	40000800 	.word	0x40000800
 8002174:	40000c00 	.word	0x40000c00
 8002178:	40010400 	.word	0x40010400
 800217c:	40014000 	.word	0x40014000
 8002180:	40001800 	.word	0x40001800

08002184 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	f003 0302 	and.w	r3, r3, #2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d020      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d01b      	beq.n	80021e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0202 	mvn.w	r2, #2
 80021b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f003 0303 	and.w	r3, r3, #3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 f8d2 	bl	8002378 <HAL_TIM_IC_CaptureCallback>
 80021d4:	e005      	b.n	80021e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f000 f8c4 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f8d5 	bl	800238c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d020      	beq.n	8002234 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f003 0304 	and.w	r3, r3, #4
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d01b      	beq.n	8002234 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f06f 0204 	mvn.w	r2, #4
 8002204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2202      	movs	r2, #2
 800220a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	699b      	ldr	r3, [r3, #24]
 8002212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002216:	2b00      	cmp	r3, #0
 8002218:	d003      	beq.n	8002222 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f000 f8ac 	bl	8002378 <HAL_TIM_IC_CaptureCallback>
 8002220:	e005      	b.n	800222e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f89e 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f8af 	bl	800238c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d020      	beq.n	8002280 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f003 0308 	and.w	r3, r3, #8
 8002244:	2b00      	cmp	r3, #0
 8002246:	d01b      	beq.n	8002280 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f06f 0208 	mvn.w	r2, #8
 8002250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2204      	movs	r2, #4
 8002256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f886 	bl	8002378 <HAL_TIM_IC_CaptureCallback>
 800226c:	e005      	b.n	800227a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f878 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f889 	bl	800238c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	f003 0310 	and.w	r3, r3, #16
 8002286:	2b00      	cmp	r3, #0
 8002288:	d020      	beq.n	80022cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f003 0310 	and.w	r3, r3, #16
 8002290:	2b00      	cmp	r3, #0
 8002292:	d01b      	beq.n	80022cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f06f 0210 	mvn.w	r2, #16
 800229c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2208      	movs	r2, #8
 80022a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f860 	bl	8002378 <HAL_TIM_IC_CaptureCallback>
 80022b8:	e005      	b.n	80022c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f000 f852 	bl	8002364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f000 f863 	bl	800238c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d00c      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d007      	beq.n	80022f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f06f 0201 	mvn.w	r2, #1
 80022e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f7fe fc70 	bl	8000bd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00c      	beq.n	8002314 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002300:	2b00      	cmp	r3, #0
 8002302:	d007      	beq.n	8002314 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800230c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800230e:	6878      	ldr	r0, [r7, #4]
 8002310:	f000 f906 	bl	8002520 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00c      	beq.n	8002338 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002330:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f000 f834 	bl	80023a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	f003 0320 	and.w	r3, r3, #32
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00c      	beq.n	800235c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f003 0320 	and.w	r3, r3, #32
 8002348:	2b00      	cmp	r3, #0
 800234a:	d007      	beq.n	800235c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f06f 0220 	mvn.w	r2, #32
 8002354:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f8d8 	bl	800250c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800235c:	bf00      	nop
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
 80023bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a46      	ldr	r2, [pc, #280]	@ (80024e0 <TIM_Base_SetConfig+0x12c>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d013      	beq.n	80023f4 <TIM_Base_SetConfig+0x40>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023d2:	d00f      	beq.n	80023f4 <TIM_Base_SetConfig+0x40>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a43      	ldr	r2, [pc, #268]	@ (80024e4 <TIM_Base_SetConfig+0x130>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d00b      	beq.n	80023f4 <TIM_Base_SetConfig+0x40>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a42      	ldr	r2, [pc, #264]	@ (80024e8 <TIM_Base_SetConfig+0x134>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d007      	beq.n	80023f4 <TIM_Base_SetConfig+0x40>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a41      	ldr	r2, [pc, #260]	@ (80024ec <TIM_Base_SetConfig+0x138>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d003      	beq.n	80023f4 <TIM_Base_SetConfig+0x40>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a40      	ldr	r2, [pc, #256]	@ (80024f0 <TIM_Base_SetConfig+0x13c>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d108      	bne.n	8002406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a35      	ldr	r2, [pc, #212]	@ (80024e0 <TIM_Base_SetConfig+0x12c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d02b      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002414:	d027      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a32      	ldr	r2, [pc, #200]	@ (80024e4 <TIM_Base_SetConfig+0x130>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d023      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a31      	ldr	r2, [pc, #196]	@ (80024e8 <TIM_Base_SetConfig+0x134>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d01f      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a30      	ldr	r2, [pc, #192]	@ (80024ec <TIM_Base_SetConfig+0x138>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d01b      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a2f      	ldr	r2, [pc, #188]	@ (80024f0 <TIM_Base_SetConfig+0x13c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d017      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a2e      	ldr	r2, [pc, #184]	@ (80024f4 <TIM_Base_SetConfig+0x140>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a2d      	ldr	r2, [pc, #180]	@ (80024f8 <TIM_Base_SetConfig+0x144>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d00f      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a2c      	ldr	r2, [pc, #176]	@ (80024fc <TIM_Base_SetConfig+0x148>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d00b      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a2b      	ldr	r2, [pc, #172]	@ (8002500 <TIM_Base_SetConfig+0x14c>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d007      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a2a      	ldr	r2, [pc, #168]	@ (8002504 <TIM_Base_SetConfig+0x150>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d003      	beq.n	8002466 <TIM_Base_SetConfig+0xb2>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a29      	ldr	r2, [pc, #164]	@ (8002508 <TIM_Base_SetConfig+0x154>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d108      	bne.n	8002478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800246c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	68db      	ldr	r3, [r3, #12]
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4313      	orrs	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	4313      	orrs	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	68fa      	ldr	r2, [r7, #12]
 800248a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a10      	ldr	r2, [pc, #64]	@ (80024e0 <TIM_Base_SetConfig+0x12c>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d003      	beq.n	80024ac <TIM_Base_SetConfig+0xf8>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a12      	ldr	r2, [pc, #72]	@ (80024f0 <TIM_Base_SetConfig+0x13c>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d103      	bne.n	80024b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	691a      	ldr	r2, [r3, #16]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f003 0301 	and.w	r3, r3, #1
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d105      	bne.n	80024d2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	f023 0201 	bic.w	r2, r3, #1
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	611a      	str	r2, [r3, #16]
  }
}
 80024d2:	bf00      	nop
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40010000 	.word	0x40010000
 80024e4:	40000400 	.word	0x40000400
 80024e8:	40000800 	.word	0x40000800
 80024ec:	40000c00 	.word	0x40000c00
 80024f0:	40010400 	.word	0x40010400
 80024f4:	40014000 	.word	0x40014000
 80024f8:	40014400 	.word	0x40014400
 80024fc:	40014800 	.word	0x40014800
 8002500:	40001800 	.word	0x40001800
 8002504:	40001c00 	.word	0x40001c00
 8002508:	40002000 	.word	0x40002000

0800250c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d101      	bne.n	8002546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e042      	b.n	80025cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7fe fb78 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2224      	movs	r2, #36	@ 0x24
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 fd69 	bl	8003050 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	691a      	ldr	r2, [r3, #16]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800258c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	695a      	ldr	r2, [r3, #20]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800259c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68da      	ldr	r2, [r3, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80025ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2220      	movs	r2, #32
 80025b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08a      	sub	sp, #40	@ 0x28
 80025d8:	af02      	add	r7, sp, #8
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	4613      	mov	r3, r2
 80025e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025e4:	2300      	movs	r3, #0
 80025e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d175      	bne.n	80026e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d002      	beq.n	8002600 <HAL_UART_Transmit+0x2c>
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d101      	bne.n	8002604 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e06e      	b.n	80026e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2221      	movs	r2, #33	@ 0x21
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe fcc9 	bl	8000fa8 <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	88fa      	ldrh	r2, [r7, #6]
 8002622:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800262c:	d108      	bne.n	8002640 <HAL_UART_Transmit+0x6c>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d104      	bne.n	8002640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e003      	b.n	8002648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002648:	e02e      	b.n	80026a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	2200      	movs	r2, #0
 8002652:	2180      	movs	r1, #128	@ 0x80
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 fb05 	bl	8002c64 <UART_WaitOnFlagUntilTimeout>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e03a      	b.n	80026e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10b      	bne.n	800268a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	3302      	adds	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
 8002688:	e007      	b.n	800269a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	781a      	ldrb	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	3301      	adds	r3, #1
 8002698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1cb      	bne.n	800264a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2140      	movs	r1, #64	@ 0x40
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 fad1 	bl	8002c64 <UART_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2220      	movs	r2, #32
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e006      	b.n	80026e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	e000      	b.n	80026e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026e0:	2302      	movs	r3, #2
  }
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3720      	adds	r7, #32
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b0ba      	sub	sp, #232	@ 0xe8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002712:	2300      	movs	r3, #0
 8002714:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002718:	2300      	movs	r3, #0
 800271a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800271e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800272a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800272e:	2b00      	cmp	r3, #0
 8002730:	d10f      	bne.n	8002752 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002736:	f003 0320 	and.w	r3, r3, #32
 800273a:	2b00      	cmp	r3, #0
 800273c:	d009      	beq.n	8002752 <HAL_UART_IRQHandler+0x66>
 800273e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d003      	beq.n	8002752 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fbc2 	bl	8002ed4 <UART_Receive_IT>
      return;
 8002750:	e25b      	b.n	8002c0a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002752:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 80de 	beq.w	8002918 <HAL_UART_IRQHandler+0x22c>
 800275c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d106      	bne.n	8002776 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002768:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800276c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002770:	2b00      	cmp	r3, #0
 8002772:	f000 80d1 	beq.w	8002918 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800277a:	f003 0301 	and.w	r3, r3, #1
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00b      	beq.n	800279a <HAL_UART_IRQHandler+0xae>
 8002782:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d005      	beq.n	800279a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002792:	f043 0201 	orr.w	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800279a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800279e:	f003 0304 	and.w	r3, r3, #4
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <HAL_UART_IRQHandler+0xd2>
 80027a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d005      	beq.n	80027be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b6:	f043 0202 	orr.w	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d00b      	beq.n	80027e2 <HAL_UART_IRQHandler+0xf6>
 80027ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d005      	beq.n	80027e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027da:	f043 0204 	orr.w	r2, r3, #4
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d011      	beq.n	8002812 <HAL_UART_IRQHandler+0x126>
 80027ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d105      	bne.n	8002806 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80027fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d005      	beq.n	8002812 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280a:	f043 0208 	orr.w	r2, r3, #8
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 81f2 	beq.w	8002c00 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800281c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002820:	f003 0320 	and.w	r3, r3, #32
 8002824:	2b00      	cmp	r3, #0
 8002826:	d008      	beq.n	800283a <HAL_UART_IRQHandler+0x14e>
 8002828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800282c:	f003 0320 	and.w	r3, r3, #32
 8002830:	2b00      	cmp	r3, #0
 8002832:	d002      	beq.n	800283a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 fb4d 	bl	8002ed4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695b      	ldr	r3, [r3, #20]
 8002840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002844:	2b40      	cmp	r3, #64	@ 0x40
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b00      	cmp	r3, #0
 800285c:	d103      	bne.n	8002866 <HAL_UART_IRQHandler+0x17a>
 800285e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002862:	2b00      	cmp	r3, #0
 8002864:	d04f      	beq.n	8002906 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fa55 	bl	8002d16 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002876:	2b40      	cmp	r3, #64	@ 0x40
 8002878:	d141      	bne.n	80028fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	3314      	adds	r3, #20
 8002880:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002884:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002888:	e853 3f00 	ldrex	r3, [r3]
 800288c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002890:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002894:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002898:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	3314      	adds	r3, #20
 80028a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80028a6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80028aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80028b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80028b6:	e841 2300 	strex	r3, r2, [r1]
 80028ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1d9      	bne.n	800287a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d013      	beq.n	80028f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d2:	4a7e      	ldr	r2, [pc, #504]	@ (8002acc <HAL_UART_IRQHandler+0x3e0>)
 80028d4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe fcc2 	bl	8001264 <HAL_DMA_Abort_IT>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d016      	beq.n	8002914 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028f0:	4610      	mov	r0, r2
 80028f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f4:	e00e      	b.n	8002914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f99e 	bl	8002c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028fc:	e00a      	b.n	8002914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f99a 	bl	8002c38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002904:	e006      	b.n	8002914 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f996 	bl	8002c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002912:	e175      	b.n	8002c00 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002914:	bf00      	nop
    return;
 8002916:	e173      	b.n	8002c00 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291c:	2b01      	cmp	r3, #1
 800291e:	f040 814f 	bne.w	8002bc0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002926:	f003 0310 	and.w	r3, r3, #16
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 8148 	beq.w	8002bc0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002930:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002934:	f003 0310 	and.w	r3, r3, #16
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 8141 	beq.w	8002bc0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800293e:	2300      	movs	r3, #0
 8002940:	60bb      	str	r3, [r7, #8]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800295e:	2b40      	cmp	r3, #64	@ 0x40
 8002960:	f040 80b6 	bne.w	8002ad0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002970:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002974:	2b00      	cmp	r3, #0
 8002976:	f000 8145 	beq.w	8002c04 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800297e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002982:	429a      	cmp	r2, r3
 8002984:	f080 813e 	bcs.w	8002c04 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800298e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800299a:	f000 8088 	beq.w	8002aae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	330c      	adds	r3, #12
 80029a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029ac:	e853 3f00 	ldrex	r3, [r3]
 80029b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80029b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	330c      	adds	r3, #12
 80029c6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80029ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80029d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029da:	e841 2300 	strex	r3, r2, [r1]
 80029de:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80029e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d1d9      	bne.n	800299e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	3314      	adds	r3, #20
 80029f0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029f4:	e853 3f00 	ldrex	r3, [r3]
 80029f8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80029fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80029fc:	f023 0301 	bic.w	r3, r3, #1
 8002a00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	3314      	adds	r3, #20
 8002a0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a1a:	e841 2300 	strex	r3, r2, [r1]
 8002a1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1e1      	bne.n	80029ea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	3314      	adds	r3, #20
 8002a2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a30:	e853 3f00 	ldrex	r3, [r3]
 8002a34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	3314      	adds	r3, #20
 8002a46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a52:	e841 2300 	strex	r3, r2, [r1]
 8002a56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1e3      	bne.n	8002a26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	330c      	adds	r3, #12
 8002a72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a76:	e853 3f00 	ldrex	r3, [r3]
 8002a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a7e:	f023 0310 	bic.w	r3, r3, #16
 8002a82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	330c      	adds	r3, #12
 8002a8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002a90:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a92:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a98:	e841 2300 	strex	r3, r2, [r1]
 8002a9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1e3      	bne.n	8002a6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f7fe fb6b 	bl	8001184 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2202      	movs	r2, #2
 8002ab2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	b29b      	uxth	r3, r3
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 f8c1 	bl	8002c4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002aca:	e09b      	b.n	8002c04 <HAL_UART_IRQHandler+0x518>
 8002acc:	08002ddd 	.word	0x08002ddd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 808e 	beq.w	8002c08 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002aec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 8089 	beq.w	8002c08 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	330c      	adds	r3, #12
 8002afc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b00:	e853 3f00 	ldrex	r3, [r3]
 8002b04:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b0c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	330c      	adds	r3, #12
 8002b16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b22:	e841 2300 	strex	r3, r2, [r1]
 8002b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1e3      	bne.n	8002af6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	3314      	adds	r3, #20
 8002b34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	e853 3f00 	ldrex	r3, [r3]
 8002b3c:	623b      	str	r3, [r7, #32]
   return(result);
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	3314      	adds	r3, #20
 8002b4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002b52:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b5a:	e841 2300 	strex	r3, r2, [r1]
 8002b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d1e3      	bne.n	8002b2e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2220      	movs	r2, #32
 8002b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	330c      	adds	r3, #12
 8002b7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	e853 3f00 	ldrex	r3, [r3]
 8002b82:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f023 0310 	bic.w	r3, r3, #16
 8002b8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	330c      	adds	r3, #12
 8002b94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002b98:	61fa      	str	r2, [r7, #28]
 8002b9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9c:	69b9      	ldr	r1, [r7, #24]
 8002b9e:	69fa      	ldr	r2, [r7, #28]
 8002ba0:	e841 2300 	strex	r3, r2, [r1]
 8002ba4:	617b      	str	r3, [r7, #20]
   return(result);
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d1e3      	bne.n	8002b74 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f847 	bl	8002c4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bbe:	e023      	b.n	8002c08 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d009      	beq.n	8002be0 <HAL_UART_IRQHandler+0x4f4>
 8002bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d003      	beq.n	8002be0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 f913 	bl	8002e04 <UART_Transmit_IT>
    return;
 8002bde:	e014      	b.n	8002c0a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00e      	beq.n	8002c0a <HAL_UART_IRQHandler+0x51e>
 8002bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d008      	beq.n	8002c0a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 f953 	bl	8002ea4 <UART_EndTransmit_IT>
    return;
 8002bfe:	e004      	b.n	8002c0a <HAL_UART_IRQHandler+0x51e>
    return;
 8002c00:	bf00      	nop
 8002c02:	e002      	b.n	8002c0a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c04:	bf00      	nop
 8002c06:	e000      	b.n	8002c0a <HAL_UART_IRQHandler+0x51e>
      return;
 8002c08:	bf00      	nop
  }
}
 8002c0a:	37e8      	adds	r7, #232	@ 0xe8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr

08002c38 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr

08002c64 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	603b      	str	r3, [r7, #0]
 8002c70:	4613      	mov	r3, r2
 8002c72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c74:	e03b      	b.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c7c:	d037      	beq.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c7e:	f7fe f993 	bl	8000fa8 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	6a3a      	ldr	r2, [r7, #32]
 8002c8a:	429a      	cmp	r2, r3
 8002c8c:	d302      	bcc.n	8002c94 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c8e:	6a3b      	ldr	r3, [r7, #32]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d101      	bne.n	8002c98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e03a      	b.n	8002d0e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	f003 0304 	and.w	r3, r3, #4
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d023      	beq.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b80      	cmp	r3, #128	@ 0x80
 8002caa:	d020      	beq.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	2b40      	cmp	r3, #64	@ 0x40
 8002cb0:	d01d      	beq.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0308 	and.w	r3, r3, #8
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d116      	bne.n	8002cee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	617b      	str	r3, [r7, #20]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	617b      	str	r3, [r7, #20]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 f81d 	bl	8002d16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2208      	movs	r2, #8
 8002ce0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	68ba      	ldr	r2, [r7, #8]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	bf0c      	ite	eq
 8002cfe:	2301      	moveq	r3, #1
 8002d00:	2300      	movne	r3, #0
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	461a      	mov	r2, r3
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d0b4      	beq.n	8002c76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b095      	sub	sp, #84	@ 0x54
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	330c      	adds	r3, #12
 8002d24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d28:	e853 3f00 	ldrex	r3, [r3]
 8002d2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	330c      	adds	r3, #12
 8002d3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d46:	e841 2300 	strex	r3, r2, [r1]
 8002d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1e5      	bne.n	8002d1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	3314      	adds	r3, #20
 8002d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d5a:	6a3b      	ldr	r3, [r7, #32]
 8002d5c:	e853 3f00 	ldrex	r3, [r3]
 8002d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3314      	adds	r3, #20
 8002d70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d7a:	e841 2300 	strex	r3, r2, [r1]
 8002d7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1e5      	bne.n	8002d52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d119      	bne.n	8002dc2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	330c      	adds	r3, #12
 8002d94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	e853 3f00 	ldrex	r3, [r3]
 8002d9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	f023 0310 	bic.w	r3, r3, #16
 8002da4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	330c      	adds	r3, #12
 8002dac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dae:	61ba      	str	r2, [r7, #24]
 8002db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db2:	6979      	ldr	r1, [r7, #20]
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	e841 2300 	strex	r3, r2, [r1]
 8002dba:	613b      	str	r3, [r7, #16]
   return(result);
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1e5      	bne.n	8002d8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002dd0:	bf00      	nop
 8002dd2:	3754      	adds	r7, #84	@ 0x54
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f7ff ff1e 	bl	8002c38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002dfc:	bf00      	nop
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b21      	cmp	r3, #33	@ 0x21
 8002e16:	d13e      	bne.n	8002e96 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e20:	d114      	bne.n	8002e4c <UART_Transmit_IT+0x48>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d110      	bne.n	8002e4c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	881b      	ldrh	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e3e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	1c9a      	adds	r2, r3, #2
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	621a      	str	r2, [r3, #32]
 8002e4a:	e008      	b.n	8002e5e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a1b      	ldr	r3, [r3, #32]
 8002e50:	1c59      	adds	r1, r3, #1
 8002e52:	687a      	ldr	r2, [r7, #4]
 8002e54:	6211      	str	r1, [r2, #32]
 8002e56:	781a      	ldrb	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10f      	bne.n	8002e92 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68da      	ldr	r2, [r3, #12]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e80:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68da      	ldr	r2, [r3, #12]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e90:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	e000      	b.n	8002e98 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e96:	2302      	movs	r3, #2
  }
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3714      	adds	r7, #20
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	68da      	ldr	r2, [r3, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f7ff fea3 	bl	8002c10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}

08002ed4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b08c      	sub	sp, #48	@ 0x30
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	2b22      	cmp	r3, #34	@ 0x22
 8002ee6:	f040 80ae 	bne.w	8003046 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ef2:	d117      	bne.n	8002f24 <UART_Receive_IT+0x50>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d113      	bne.n	8002f24 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002efc:	2300      	movs	r3, #0
 8002efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f04:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f16:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f1c:	1c9a      	adds	r2, r3, #2
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f22:	e026      	b.n	8002f72 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f36:	d007      	beq.n	8002f48 <UART_Receive_IT+0x74>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <UART_Receive_IT+0x82>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d106      	bne.n	8002f56 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f52:	701a      	strb	r2, [r3, #0]
 8002f54:	e008      	b.n	8002f68 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f66:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6c:	1c5a      	adds	r2, r3, #1
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	687a      	ldr	r2, [r7, #4]
 8002f7e:	4619      	mov	r1, r3
 8002f80:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d15d      	bne.n	8003042 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0220 	bic.w	r2, r2, #32
 8002f94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fa4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	695a      	ldr	r2, [r3, #20]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0201 	bic.w	r2, r2, #1
 8002fb4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2220      	movs	r2, #32
 8002fba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d135      	bne.n	8003038 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	330c      	adds	r3, #12
 8002fd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	e853 3f00 	ldrex	r3, [r3]
 8002fe0:	613b      	str	r3, [r7, #16]
   return(result);
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	f023 0310 	bic.w	r3, r3, #16
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	330c      	adds	r3, #12
 8002ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ff2:	623a      	str	r2, [r7, #32]
 8002ff4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ff6:	69f9      	ldr	r1, [r7, #28]
 8002ff8:	6a3a      	ldr	r2, [r7, #32]
 8002ffa:	e841 2300 	strex	r3, r2, [r1]
 8002ffe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1e5      	bne.n	8002fd2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0310 	and.w	r3, r3, #16
 8003010:	2b10      	cmp	r3, #16
 8003012:	d10a      	bne.n	800302a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003014:	2300      	movs	r3, #0
 8003016:	60fb      	str	r3, [r7, #12]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800302e:	4619      	mov	r1, r3
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff fe0b 	bl	8002c4c <HAL_UARTEx_RxEventCallback>
 8003036:	e002      	b.n	800303e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7ff fdf3 	bl	8002c24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e002      	b.n	8003048 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
  }
}
 8003048:	4618      	mov	r0, r3
 800304a:	3730      	adds	r7, #48	@ 0x30
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003054:	b0c0      	sub	sp, #256	@ 0x100
 8003056:	af00      	add	r7, sp, #0
 8003058:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306c:	68d9      	ldr	r1, [r3, #12]
 800306e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	ea40 0301 	orr.w	r3, r0, r1
 8003078:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800307a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307e:	689a      	ldr	r2, [r3, #8]
 8003080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003084:	691b      	ldr	r3, [r3, #16]
 8003086:	431a      	orrs	r2, r3
 8003088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	431a      	orrs	r2, r3
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	4313      	orrs	r3, r2
 8003098:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800309c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80030a8:	f021 010c 	bic.w	r1, r1, #12
 80030ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80030b6:	430b      	orrs	r3, r1
 80030b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80030c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ca:	6999      	ldr	r1, [r3, #24]
 80030cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	ea40 0301 	orr.w	r3, r0, r1
 80030d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80030d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b8f      	ldr	r3, [pc, #572]	@ (800331c <UART_SetConfig+0x2cc>)
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d005      	beq.n	80030f0 <UART_SetConfig+0xa0>
 80030e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	4b8d      	ldr	r3, [pc, #564]	@ (8003320 <UART_SetConfig+0x2d0>)
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d104      	bne.n	80030fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030f0:	f7fe ff38 	bl	8001f64 <HAL_RCC_GetPCLK2Freq>
 80030f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030f8:	e003      	b.n	8003102 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030fa:	f7fe ff1f 	bl	8001f3c <HAL_RCC_GetPCLK1Freq>
 80030fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800310c:	f040 810c 	bne.w	8003328 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003114:	2200      	movs	r2, #0
 8003116:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800311a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800311e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003122:	4622      	mov	r2, r4
 8003124:	462b      	mov	r3, r5
 8003126:	1891      	adds	r1, r2, r2
 8003128:	65b9      	str	r1, [r7, #88]	@ 0x58
 800312a:	415b      	adcs	r3, r3
 800312c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800312e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003132:	4621      	mov	r1, r4
 8003134:	eb12 0801 	adds.w	r8, r2, r1
 8003138:	4629      	mov	r1, r5
 800313a:	eb43 0901 	adc.w	r9, r3, r1
 800313e:	f04f 0200 	mov.w	r2, #0
 8003142:	f04f 0300 	mov.w	r3, #0
 8003146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800314a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800314e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003152:	4690      	mov	r8, r2
 8003154:	4699      	mov	r9, r3
 8003156:	4623      	mov	r3, r4
 8003158:	eb18 0303 	adds.w	r3, r8, r3
 800315c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003160:	462b      	mov	r3, r5
 8003162:	eb49 0303 	adc.w	r3, r9, r3
 8003166:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800316a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003176:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800317a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800317e:	460b      	mov	r3, r1
 8003180:	18db      	adds	r3, r3, r3
 8003182:	653b      	str	r3, [r7, #80]	@ 0x50
 8003184:	4613      	mov	r3, r2
 8003186:	eb42 0303 	adc.w	r3, r2, r3
 800318a:	657b      	str	r3, [r7, #84]	@ 0x54
 800318c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003190:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003194:	f7fd f874 	bl	8000280 <__aeabi_uldivmod>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4b61      	ldr	r3, [pc, #388]	@ (8003324 <UART_SetConfig+0x2d4>)
 800319e:	fba3 2302 	umull	r2, r3, r3, r2
 80031a2:	095b      	lsrs	r3, r3, #5
 80031a4:	011c      	lsls	r4, r3, #4
 80031a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80031aa:	2200      	movs	r2, #0
 80031ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80031b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80031b8:	4642      	mov	r2, r8
 80031ba:	464b      	mov	r3, r9
 80031bc:	1891      	adds	r1, r2, r2
 80031be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80031c0:	415b      	adcs	r3, r3
 80031c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80031c8:	4641      	mov	r1, r8
 80031ca:	eb12 0a01 	adds.w	sl, r2, r1
 80031ce:	4649      	mov	r1, r9
 80031d0:	eb43 0b01 	adc.w	fp, r3, r1
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031e8:	4692      	mov	sl, r2
 80031ea:	469b      	mov	fp, r3
 80031ec:	4643      	mov	r3, r8
 80031ee:	eb1a 0303 	adds.w	r3, sl, r3
 80031f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031f6:	464b      	mov	r3, r9
 80031f8:	eb4b 0303 	adc.w	r3, fp, r3
 80031fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800320c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003210:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003214:	460b      	mov	r3, r1
 8003216:	18db      	adds	r3, r3, r3
 8003218:	643b      	str	r3, [r7, #64]	@ 0x40
 800321a:	4613      	mov	r3, r2
 800321c:	eb42 0303 	adc.w	r3, r2, r3
 8003220:	647b      	str	r3, [r7, #68]	@ 0x44
 8003222:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003226:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800322a:	f7fd f829 	bl	8000280 <__aeabi_uldivmod>
 800322e:	4602      	mov	r2, r0
 8003230:	460b      	mov	r3, r1
 8003232:	4611      	mov	r1, r2
 8003234:	4b3b      	ldr	r3, [pc, #236]	@ (8003324 <UART_SetConfig+0x2d4>)
 8003236:	fba3 2301 	umull	r2, r3, r3, r1
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	2264      	movs	r2, #100	@ 0x64
 800323e:	fb02 f303 	mul.w	r3, r2, r3
 8003242:	1acb      	subs	r3, r1, r3
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800324a:	4b36      	ldr	r3, [pc, #216]	@ (8003324 <UART_SetConfig+0x2d4>)
 800324c:	fba3 2302 	umull	r2, r3, r3, r2
 8003250:	095b      	lsrs	r3, r3, #5
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003258:	441c      	add	r4, r3
 800325a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800325e:	2200      	movs	r2, #0
 8003260:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003264:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003268:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800326c:	4642      	mov	r2, r8
 800326e:	464b      	mov	r3, r9
 8003270:	1891      	adds	r1, r2, r2
 8003272:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003274:	415b      	adcs	r3, r3
 8003276:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003278:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800327c:	4641      	mov	r1, r8
 800327e:	1851      	adds	r1, r2, r1
 8003280:	6339      	str	r1, [r7, #48]	@ 0x30
 8003282:	4649      	mov	r1, r9
 8003284:	414b      	adcs	r3, r1
 8003286:	637b      	str	r3, [r7, #52]	@ 0x34
 8003288:	f04f 0200 	mov.w	r2, #0
 800328c:	f04f 0300 	mov.w	r3, #0
 8003290:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003294:	4659      	mov	r1, fp
 8003296:	00cb      	lsls	r3, r1, #3
 8003298:	4651      	mov	r1, sl
 800329a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800329e:	4651      	mov	r1, sl
 80032a0:	00ca      	lsls	r2, r1, #3
 80032a2:	4610      	mov	r0, r2
 80032a4:	4619      	mov	r1, r3
 80032a6:	4603      	mov	r3, r0
 80032a8:	4642      	mov	r2, r8
 80032aa:	189b      	adds	r3, r3, r2
 80032ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80032b0:	464b      	mov	r3, r9
 80032b2:	460a      	mov	r2, r1
 80032b4:	eb42 0303 	adc.w	r3, r2, r3
 80032b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80032bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80032c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80032cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80032d0:	460b      	mov	r3, r1
 80032d2:	18db      	adds	r3, r3, r3
 80032d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032d6:	4613      	mov	r3, r2
 80032d8:	eb42 0303 	adc.w	r3, r2, r3
 80032dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032e6:	f7fc ffcb 	bl	8000280 <__aeabi_uldivmod>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003324 <UART_SetConfig+0x2d4>)
 80032f0:	fba3 1302 	umull	r1, r3, r3, r2
 80032f4:	095b      	lsrs	r3, r3, #5
 80032f6:	2164      	movs	r1, #100	@ 0x64
 80032f8:	fb01 f303 	mul.w	r3, r1, r3
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	3332      	adds	r3, #50	@ 0x32
 8003302:	4a08      	ldr	r2, [pc, #32]	@ (8003324 <UART_SetConfig+0x2d4>)
 8003304:	fba2 2303 	umull	r2, r3, r2, r3
 8003308:	095b      	lsrs	r3, r3, #5
 800330a:	f003 0207 	and.w	r2, r3, #7
 800330e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4422      	add	r2, r4
 8003316:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003318:	e106      	b.n	8003528 <UART_SetConfig+0x4d8>
 800331a:	bf00      	nop
 800331c:	40011000 	.word	0x40011000
 8003320:	40011400 	.word	0x40011400
 8003324:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800332c:	2200      	movs	r2, #0
 800332e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003332:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003336:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800333a:	4642      	mov	r2, r8
 800333c:	464b      	mov	r3, r9
 800333e:	1891      	adds	r1, r2, r2
 8003340:	6239      	str	r1, [r7, #32]
 8003342:	415b      	adcs	r3, r3
 8003344:	627b      	str	r3, [r7, #36]	@ 0x24
 8003346:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800334a:	4641      	mov	r1, r8
 800334c:	1854      	adds	r4, r2, r1
 800334e:	4649      	mov	r1, r9
 8003350:	eb43 0501 	adc.w	r5, r3, r1
 8003354:	f04f 0200 	mov.w	r2, #0
 8003358:	f04f 0300 	mov.w	r3, #0
 800335c:	00eb      	lsls	r3, r5, #3
 800335e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003362:	00e2      	lsls	r2, r4, #3
 8003364:	4614      	mov	r4, r2
 8003366:	461d      	mov	r5, r3
 8003368:	4643      	mov	r3, r8
 800336a:	18e3      	adds	r3, r4, r3
 800336c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003370:	464b      	mov	r3, r9
 8003372:	eb45 0303 	adc.w	r3, r5, r3
 8003376:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800337a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003386:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800338a:	f04f 0200 	mov.w	r2, #0
 800338e:	f04f 0300 	mov.w	r3, #0
 8003392:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003396:	4629      	mov	r1, r5
 8003398:	008b      	lsls	r3, r1, #2
 800339a:	4621      	mov	r1, r4
 800339c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033a0:	4621      	mov	r1, r4
 80033a2:	008a      	lsls	r2, r1, #2
 80033a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80033a8:	f7fc ff6a 	bl	8000280 <__aeabi_uldivmod>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4b60      	ldr	r3, [pc, #384]	@ (8003534 <UART_SetConfig+0x4e4>)
 80033b2:	fba3 2302 	umull	r2, r3, r3, r2
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	011c      	lsls	r4, r3, #4
 80033ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80033be:	2200      	movs	r2, #0
 80033c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80033cc:	4642      	mov	r2, r8
 80033ce:	464b      	mov	r3, r9
 80033d0:	1891      	adds	r1, r2, r2
 80033d2:	61b9      	str	r1, [r7, #24]
 80033d4:	415b      	adcs	r3, r3
 80033d6:	61fb      	str	r3, [r7, #28]
 80033d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80033dc:	4641      	mov	r1, r8
 80033de:	1851      	adds	r1, r2, r1
 80033e0:	6139      	str	r1, [r7, #16]
 80033e2:	4649      	mov	r1, r9
 80033e4:	414b      	adcs	r3, r1
 80033e6:	617b      	str	r3, [r7, #20]
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033f4:	4659      	mov	r1, fp
 80033f6:	00cb      	lsls	r3, r1, #3
 80033f8:	4651      	mov	r1, sl
 80033fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033fe:	4651      	mov	r1, sl
 8003400:	00ca      	lsls	r2, r1, #3
 8003402:	4610      	mov	r0, r2
 8003404:	4619      	mov	r1, r3
 8003406:	4603      	mov	r3, r0
 8003408:	4642      	mov	r2, r8
 800340a:	189b      	adds	r3, r3, r2
 800340c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003410:	464b      	mov	r3, r9
 8003412:	460a      	mov	r2, r1
 8003414:	eb42 0303 	adc.w	r3, r2, r3
 8003418:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800341c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003426:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003428:	f04f 0200 	mov.w	r2, #0
 800342c:	f04f 0300 	mov.w	r3, #0
 8003430:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003434:	4649      	mov	r1, r9
 8003436:	008b      	lsls	r3, r1, #2
 8003438:	4641      	mov	r1, r8
 800343a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800343e:	4641      	mov	r1, r8
 8003440:	008a      	lsls	r2, r1, #2
 8003442:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003446:	f7fc ff1b 	bl	8000280 <__aeabi_uldivmod>
 800344a:	4602      	mov	r2, r0
 800344c:	460b      	mov	r3, r1
 800344e:	4611      	mov	r1, r2
 8003450:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <UART_SetConfig+0x4e4>)
 8003452:	fba3 2301 	umull	r2, r3, r3, r1
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2264      	movs	r2, #100	@ 0x64
 800345a:	fb02 f303 	mul.w	r3, r2, r3
 800345e:	1acb      	subs	r3, r1, r3
 8003460:	011b      	lsls	r3, r3, #4
 8003462:	3332      	adds	r3, #50	@ 0x32
 8003464:	4a33      	ldr	r2, [pc, #204]	@ (8003534 <UART_SetConfig+0x4e4>)
 8003466:	fba2 2303 	umull	r2, r3, r2, r3
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003470:	441c      	add	r4, r3
 8003472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003476:	2200      	movs	r2, #0
 8003478:	673b      	str	r3, [r7, #112]	@ 0x70
 800347a:	677a      	str	r2, [r7, #116]	@ 0x74
 800347c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003480:	4642      	mov	r2, r8
 8003482:	464b      	mov	r3, r9
 8003484:	1891      	adds	r1, r2, r2
 8003486:	60b9      	str	r1, [r7, #8]
 8003488:	415b      	adcs	r3, r3
 800348a:	60fb      	str	r3, [r7, #12]
 800348c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003490:	4641      	mov	r1, r8
 8003492:	1851      	adds	r1, r2, r1
 8003494:	6039      	str	r1, [r7, #0]
 8003496:	4649      	mov	r1, r9
 8003498:	414b      	adcs	r3, r1
 800349a:	607b      	str	r3, [r7, #4]
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80034a8:	4659      	mov	r1, fp
 80034aa:	00cb      	lsls	r3, r1, #3
 80034ac:	4651      	mov	r1, sl
 80034ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80034b2:	4651      	mov	r1, sl
 80034b4:	00ca      	lsls	r2, r1, #3
 80034b6:	4610      	mov	r0, r2
 80034b8:	4619      	mov	r1, r3
 80034ba:	4603      	mov	r3, r0
 80034bc:	4642      	mov	r2, r8
 80034be:	189b      	adds	r3, r3, r2
 80034c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034c2:	464b      	mov	r3, r9
 80034c4:	460a      	mov	r2, r1
 80034c6:	eb42 0303 	adc.w	r3, r2, r3
 80034ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80034cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80034d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034e4:	4649      	mov	r1, r9
 80034e6:	008b      	lsls	r3, r1, #2
 80034e8:	4641      	mov	r1, r8
 80034ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034ee:	4641      	mov	r1, r8
 80034f0:	008a      	lsls	r2, r1, #2
 80034f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034f6:	f7fc fec3 	bl	8000280 <__aeabi_uldivmod>
 80034fa:	4602      	mov	r2, r0
 80034fc:	460b      	mov	r3, r1
 80034fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003534 <UART_SetConfig+0x4e4>)
 8003500:	fba3 1302 	umull	r1, r3, r3, r2
 8003504:	095b      	lsrs	r3, r3, #5
 8003506:	2164      	movs	r1, #100	@ 0x64
 8003508:	fb01 f303 	mul.w	r3, r1, r3
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	011b      	lsls	r3, r3, #4
 8003510:	3332      	adds	r3, #50	@ 0x32
 8003512:	4a08      	ldr	r2, [pc, #32]	@ (8003534 <UART_SetConfig+0x4e4>)
 8003514:	fba2 2303 	umull	r2, r3, r2, r3
 8003518:	095b      	lsrs	r3, r3, #5
 800351a:	f003 020f 	and.w	r2, r3, #15
 800351e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4422      	add	r2, r4
 8003526:	609a      	str	r2, [r3, #8]
}
 8003528:	bf00      	nop
 800352a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800352e:	46bd      	mov	sp, r7
 8003530:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003534:	51eb851f 	.word	0x51eb851f

08003538 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003538:	b480      	push	{r7}
 800353a:	b083      	sub	sp, #12
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	f103 0208 	add.w	r2, r3, #8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f04f 32ff 	mov.w	r2, #4294967295
 8003550:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 0208 	add.w	r2, r3, #8
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f103 0208 	add.w	r2, r3, #8
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003576:	4770      	bx	lr

08003578 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003586:	bf00      	nop
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003592:	b480      	push	{r7}
 8003594:	b085      	sub	sp, #20
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
 800359a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	1c5a      	adds	r2, r3, #1
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	601a      	str	r2, [r3, #0]
}
 80035ce:	bf00      	nop
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr

080035da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80035da:	b480      	push	{r7}
 80035dc:	b085      	sub	sp, #20
 80035de:	af00      	add	r7, sp, #0
 80035e0:	6078      	str	r0, [r7, #4]
 80035e2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f0:	d103      	bne.n	80035fa <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	60fb      	str	r3, [r7, #12]
 80035f8:	e00c      	b.n	8003614 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3308      	adds	r3, #8
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	e002      	b.n	8003608 <vListInsert+0x2e>
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	d2f6      	bcs.n	8003602 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	685a      	ldr	r2, [r3, #4]
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68fa      	ldr	r2, [r7, #12]
 8003628:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	601a      	str	r2, [r3, #0]
}
 8003640:	bf00      	nop
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800364c:	b480      	push	{r7}
 800364e:	b085      	sub	sp, #20
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	691b      	ldr	r3, [r3, #16]
 8003658:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	687a      	ldr	r2, [r7, #4]
 8003660:	6892      	ldr	r2, [r2, #8]
 8003662:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6852      	ldr	r2, [r2, #4]
 800366c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	429a      	cmp	r2, r3
 8003676:	d103      	bne.n	8003680 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	1e5a      	subs	r2, r3, #1
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3714      	adds	r7, #20
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d10b      	bne.n	80036cc <xQueueGenericReset+0x2c>
        __asm volatile
 80036b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b8:	f383 8811 	msr	BASEPRI, r3
 80036bc:	f3bf 8f6f 	isb	sy
 80036c0:	f3bf 8f4f 	dsb	sy
 80036c4:	60bb      	str	r3, [r7, #8]
    }
 80036c6:	bf00      	nop
 80036c8:	bf00      	nop
 80036ca:	e7fd      	b.n	80036c8 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80036cc:	f002 fb4e 	bl	8005d6c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036d8:	68f9      	ldr	r1, [r7, #12]
 80036da:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80036dc:	fb01 f303 	mul.w	r3, r1, r3
 80036e0:	441a      	add	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fc:	3b01      	subs	r3, #1
 80036fe:	68f9      	ldr	r1, [r7, #12]
 8003700:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003702:	fb01 f303 	mul.w	r3, r1, r3
 8003706:	441a      	add	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	22ff      	movs	r2, #255	@ 0xff
 8003710:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	22ff      	movs	r2, #255	@ 0xff
 8003718:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d114      	bne.n	800374c <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d01a      	beq.n	8003760 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	3310      	adds	r3, #16
 800372e:	4618      	mov	r0, r3
 8003730:	f001 fa94 	bl	8004c5c <xTaskRemoveFromEventList>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d012      	beq.n	8003760 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800373a:	4b0d      	ldr	r3, [pc, #52]	@ (8003770 <xQueueGenericReset+0xd0>)
 800373c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	f3bf 8f4f 	dsb	sy
 8003746:	f3bf 8f6f 	isb	sy
 800374a:	e009      	b.n	8003760 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	3310      	adds	r3, #16
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff fef1 	bl	8003538 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	3324      	adds	r3, #36	@ 0x24
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff feec 	bl	8003538 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8003760:	f002 fb36 	bl	8005dd0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8003764:	2301      	movs	r3, #1
}
 8003766:	4618      	mov	r0, r3
 8003768:	3710      	adds	r7, #16
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	e000ed04 	.word	0xe000ed04

08003774 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003774:	b580      	push	{r7, lr}
 8003776:	b08c      	sub	sp, #48	@ 0x30
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	4613      	mov	r3, r2
 8003780:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10b      	bne.n	80037a0 <xQueueGenericCreate+0x2c>
        __asm volatile
 8003788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800378c:	f383 8811 	msr	BASEPRI, r3
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	f3bf 8f4f 	dsb	sy
 8003798:	61bb      	str	r3, [r7, #24]
    }
 800379a:	bf00      	nop
 800379c:	bf00      	nop
 800379e:	e7fd      	b.n	800379c <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	fb02 f303 	mul.w	r3, r2, r3
 80037a8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <xQueueGenericCreate+0x4a>
 80037b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b8:	68fa      	ldr	r2, [r7, #12]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d101      	bne.n	80037c2 <xQueueGenericCreate+0x4e>
 80037be:	2301      	movs	r3, #1
 80037c0:	e000      	b.n	80037c4 <xQueueGenericCreate+0x50>
 80037c2:	2300      	movs	r3, #0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d10b      	bne.n	80037e0 <xQueueGenericCreate+0x6c>
        __asm volatile
 80037c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037cc:	f383 8811 	msr	BASEPRI, r3
 80037d0:	f3bf 8f6f 	isb	sy
 80037d4:	f3bf 8f4f 	dsb	sy
 80037d8:	617b      	str	r3, [r7, #20]
    }
 80037da:	bf00      	nop
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80037e6:	d90b      	bls.n	8003800 <xQueueGenericCreate+0x8c>
        __asm volatile
 80037e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037ec:	f383 8811 	msr	BASEPRI, r3
 80037f0:	f3bf 8f6f 	isb	sy
 80037f4:	f3bf 8f4f 	dsb	sy
 80037f8:	613b      	str	r3, [r7, #16]
    }
 80037fa:	bf00      	nop
 80037fc:	bf00      	nop
 80037fe:	e7fd      	b.n	80037fc <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003802:	3350      	adds	r3, #80	@ 0x50
 8003804:	4618      	mov	r0, r3
 8003806:	f002 fbdb 	bl	8005fc0 <pvPortMalloc>
 800380a:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800380c:	6a3b      	ldr	r3, [r7, #32]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00d      	beq.n	800382e <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003812:	6a3b      	ldr	r3, [r7, #32]
 8003814:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	3350      	adds	r3, #80	@ 0x50
 800381a:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800381c:	79fa      	ldrb	r2, [r7, #7]
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	9300      	str	r3, [sp, #0]
 8003822:	4613      	mov	r3, r2
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	68b9      	ldr	r1, [r7, #8]
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 f805 	bl	8003838 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800382e:	6a3b      	ldr	r3, [r7, #32]
    }
 8003830:	4618      	mov	r0, r3
 8003832:	3728      	adds	r7, #40	@ 0x28
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
 8003844:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d103      	bne.n	8003854 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	e002      	b.n	800385a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003854:	69bb      	ldr	r3, [r7, #24]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	68ba      	ldr	r2, [r7, #8]
 8003864:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003866:	2101      	movs	r1, #1
 8003868:	69b8      	ldr	r0, [r7, #24]
 800386a:	f7ff ff19 	bl	80036a0 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	78fa      	ldrb	r2, [r7, #3]
 8003872:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003876:	bf00      	nop
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}

0800387e <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 800387e:	b580      	push	{r7, lr}
 8003880:	b086      	sub	sp, #24
 8003882:	af00      	add	r7, sp, #0
 8003884:	6078      	str	r0, [r7, #4]
 8003886:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle;

        configASSERT( uxMaxCount != 0 );
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10b      	bne.n	80038a6 <xQueueCreateCountingSemaphore+0x28>
        __asm volatile
 800388e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003892:	f383 8811 	msr	BASEPRI, r3
 8003896:	f3bf 8f6f 	isb	sy
 800389a:	f3bf 8f4f 	dsb	sy
 800389e:	613b      	str	r3, [r7, #16]
    }
 80038a0:	bf00      	nop
 80038a2:	bf00      	nop
 80038a4:	e7fd      	b.n	80038a2 <xQueueCreateCountingSemaphore+0x24>
        configASSERT( uxInitialCount <= uxMaxCount );
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d90b      	bls.n	80038c6 <xQueueCreateCountingSemaphore+0x48>
        __asm volatile
 80038ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b2:	f383 8811 	msr	BASEPRI, r3
 80038b6:	f3bf 8f6f 	isb	sy
 80038ba:	f3bf 8f4f 	dsb	sy
 80038be:	60fb      	str	r3, [r7, #12]
    }
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	e7fd      	b.n	80038c2 <xQueueCreateCountingSemaphore+0x44>

        xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80038c6:	2202      	movs	r2, #2
 80038c8:	2100      	movs	r1, #0
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7ff ff52 	bl	8003774 <xQueueGenericCreate>
 80038d0:	6178      	str	r0, [r7, #20]

        if( xHandle != NULL )
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d002      	beq.n	80038de <xQueueCreateCountingSemaphore+0x60>
        {
            ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	639a      	str	r2, [r3, #56]	@ 0x38
        else
        {
            traceCREATE_COUNTING_SEMAPHORE_FAILED();
        }

        return xHandle;
 80038de:	697b      	ldr	r3, [r7, #20]
    }
 80038e0:	4618      	mov	r0, r3
 80038e2:	3718      	adds	r7, #24
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b08e      	sub	sp, #56	@ 0x38
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	607a      	str	r2, [r7, #4]
 80038f4:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80038f6:	2300      	movs	r3, #0
 80038f8:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	633b      	str	r3, [r7, #48]	@ 0x30

    configASSERT( pxQueue );
 80038fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <xQueueGenericSend+0x34>
        __asm volatile
 8003904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003908:	f383 8811 	msr	BASEPRI, r3
 800390c:	f3bf 8f6f 	isb	sy
 8003910:	f3bf 8f4f 	dsb	sy
 8003914:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8003916:	bf00      	nop
 8003918:	bf00      	nop
 800391a:	e7fd      	b.n	8003918 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d103      	bne.n	800392a <xQueueGenericSend+0x42>
 8003922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <xQueueGenericSend+0x46>
 800392a:	2301      	movs	r3, #1
 800392c:	e000      	b.n	8003930 <xQueueGenericSend+0x48>
 800392e:	2300      	movs	r3, #0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d10b      	bne.n	800394c <xQueueGenericSend+0x64>
        __asm volatile
 8003934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003938:	f383 8811 	msr	BASEPRI, r3
 800393c:	f3bf 8f6f 	isb	sy
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8003946:	bf00      	nop
 8003948:	bf00      	nop
 800394a:	e7fd      	b.n	8003948 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d103      	bne.n	800395a <xQueueGenericSend+0x72>
 8003952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003956:	2b01      	cmp	r3, #1
 8003958:	d101      	bne.n	800395e <xQueueGenericSend+0x76>
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <xQueueGenericSend+0x78>
 800395e:	2300      	movs	r3, #0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10b      	bne.n	800397c <xQueueGenericSend+0x94>
        __asm volatile
 8003964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003968:	f383 8811 	msr	BASEPRI, r3
 800396c:	f3bf 8f6f 	isb	sy
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	623b      	str	r3, [r7, #32]
    }
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	e7fd      	b.n	8003978 <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800397c:	f001 fb0e 	bl	8004f9c <xTaskGetSchedulerState>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d102      	bne.n	800398c <xQueueGenericSend+0xa4>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d101      	bne.n	8003990 <xQueueGenericSend+0xa8>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <xQueueGenericSend+0xaa>
 8003990:	2300      	movs	r3, #0
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10b      	bne.n	80039ae <xQueueGenericSend+0xc6>
        __asm volatile
 8003996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399a:	f383 8811 	msr	BASEPRI, r3
 800399e:	f3bf 8f6f 	isb	sy
 80039a2:	f3bf 8f4f 	dsb	sy
 80039a6:	61fb      	str	r3, [r7, #28]
    }
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	e7fd      	b.n	80039aa <xQueueGenericSend+0xc2>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80039ae:	f002 f9dd 	bl	8005d6c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d302      	bcc.n	80039c4 <xQueueGenericSend+0xdc>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d129      	bne.n	8003a18 <xQueueGenericSend+0x130>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	68b9      	ldr	r1, [r7, #8]
 80039c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039ca:	f000 fbe7 	bl	800419c <prvCopyDataToQueue>
 80039ce:	62f8      	str	r0, [r7, #44]	@ 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d010      	beq.n	80039fa <xQueueGenericSend+0x112>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039da:	3324      	adds	r3, #36	@ 0x24
 80039dc:	4618      	mov	r0, r3
 80039de:	f001 f93d 	bl	8004c5c <xTaskRemoveFromEventList>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d013      	beq.n	8003a10 <xQueueGenericSend+0x128>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 80039e8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ae8 <xQueueGenericSend+0x200>)
 80039ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	f3bf 8f4f 	dsb	sy
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	e00a      	b.n	8003a10 <xQueueGenericSend+0x128>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 80039fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d007      	beq.n	8003a10 <xQueueGenericSend+0x128>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003a00:	4b39      	ldr	r3, [pc, #228]	@ (8003ae8 <xQueueGenericSend+0x200>)
 8003a02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003a10:	f002 f9de 	bl	8005dd0 <vPortExitCritical>
                return pdPASS;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e063      	b.n	8003ae0 <xQueueGenericSend+0x1f8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d103      	bne.n	8003a26 <xQueueGenericSend+0x13e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003a1e:	f002 f9d7 	bl	8005dd0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e05c      	b.n	8003ae0 <xQueueGenericSend+0x1f8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d106      	bne.n	8003a3a <xQueueGenericSend+0x152>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003a2c:	f107 0314 	add.w	r3, r7, #20
 8003a30:	4618      	mov	r0, r3
 8003a32:	f001 f977 	bl	8004d24 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003a36:	2301      	movs	r3, #1
 8003a38:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003a3a:	f002 f9c9 	bl	8005dd0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003a3e:	f000 fee9 	bl	8004814 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003a42:	f002 f993 	bl	8005d6c <vPortEnterCritical>
 8003a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003a4c:	b25b      	sxtb	r3, r3
 8003a4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a52:	d103      	bne.n	8003a5c <xQueueGenericSend+0x174>
 8003a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a62:	b25b      	sxtb	r3, r3
 8003a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a68:	d103      	bne.n	8003a72 <xQueueGenericSend+0x18a>
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a72:	f002 f9ad 	bl	8005dd0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003a76:	1d3a      	adds	r2, r7, #4
 8003a78:	f107 0314 	add.w	r3, r7, #20
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f001 f966 	bl	8004d50 <xTaskCheckForTimeOut>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d124      	bne.n	8003ad4 <xQueueGenericSend+0x1ec>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003a8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a8c:	f000 fc7e 	bl	800438c <prvIsQueueFull>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d018      	beq.n	8003ac8 <xQueueGenericSend+0x1e0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a98:	3310      	adds	r3, #16
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	4611      	mov	r1, r2
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f001 f88a 	bl	8004bb8 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003aa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aa6:	f000 fc09 	bl	80042bc <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003aaa:	f000 fec1 	bl	8004830 <xTaskResumeAll>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	f47f af7c 	bne.w	80039ae <xQueueGenericSend+0xc6>
                {
                    portYIELD_WITHIN_API();
 8003ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ae8 <xQueueGenericSend+0x200>)
 8003ab8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	f3bf 8f4f 	dsb	sy
 8003ac2:	f3bf 8f6f 	isb	sy
 8003ac6:	e772      	b.n	80039ae <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003ac8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003aca:	f000 fbf7 	bl	80042bc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003ace:	f000 feaf 	bl	8004830 <xTaskResumeAll>
 8003ad2:	e76c      	b.n	80039ae <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003ad4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ad6:	f000 fbf1 	bl	80042bc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003ada:	f000 fea9 	bl	8004830 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8003ade:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3738      	adds	r7, #56	@ 0x38
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	e000ed04 	.word	0xe000ed04

08003aec <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b090      	sub	sp, #64	@ 0x40
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	63bb      	str	r3, [r7, #56]	@ 0x38

    configASSERT( pxQueue );
 8003afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d10b      	bne.n	8003b1c <xQueueGenericSendFromISR+0x30>
        __asm volatile
 8003b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b08:	f383 8811 	msr	BASEPRI, r3
 8003b0c:	f3bf 8f6f 	isb	sy
 8003b10:	f3bf 8f4f 	dsb	sy
 8003b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8003b16:	bf00      	nop
 8003b18:	bf00      	nop
 8003b1a:	e7fd      	b.n	8003b18 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d103      	bne.n	8003b2a <xQueueGenericSendFromISR+0x3e>
 8003b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d101      	bne.n	8003b2e <xQueueGenericSendFromISR+0x42>
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e000      	b.n	8003b30 <xQueueGenericSendFromISR+0x44>
 8003b2e:	2300      	movs	r3, #0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10b      	bne.n	8003b4c <xQueueGenericSendFromISR+0x60>
        __asm volatile
 8003b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b38:	f383 8811 	msr	BASEPRI, r3
 8003b3c:	f3bf 8f6f 	isb	sy
 8003b40:	f3bf 8f4f 	dsb	sy
 8003b44:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 8003b46:	bf00      	nop
 8003b48:	bf00      	nop
 8003b4a:	e7fd      	b.n	8003b48 <xQueueGenericSendFromISR+0x5c>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d103      	bne.n	8003b5a <xQueueGenericSendFromISR+0x6e>
 8003b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <xQueueGenericSendFromISR+0x72>
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e000      	b.n	8003b60 <xQueueGenericSendFromISR+0x74>
 8003b5e:	2300      	movs	r3, #0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d10b      	bne.n	8003b7c <xQueueGenericSendFromISR+0x90>
        __asm volatile
 8003b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b68:	f383 8811 	msr	BASEPRI, r3
 8003b6c:	f3bf 8f6f 	isb	sy
 8003b70:	f3bf 8f4f 	dsb	sy
 8003b74:	623b      	str	r3, [r7, #32]
    }
 8003b76:	bf00      	nop
 8003b78:	bf00      	nop
 8003b7a:	e7fd      	b.n	8003b78 <xQueueGenericSendFromISR+0x8c>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003b7c:	f002 f9de 	bl	8005f3c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003b80:	f3ef 8211 	mrs	r2, BASEPRI
 8003b84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b88:	f383 8811 	msr	BASEPRI, r3
 8003b8c:	f3bf 8f6f 	isb	sy
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	61fa      	str	r2, [r7, #28]
 8003b96:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003b98:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003b9a:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d302      	bcc.n	8003bae <xQueueGenericSendFromISR+0xc2>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d13f      	bne.n	8003c2e <xQueueGenericSendFromISR+0x142>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003bc4:	f000 faea 	bl	800419c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003bc8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003bcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd0:	d112      	bne.n	8003bf8 <xQueueGenericSendFromISR+0x10c>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003bd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d026      	beq.n	8003c28 <xQueueGenericSendFromISR+0x13c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bdc:	3324      	adds	r3, #36	@ 0x24
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 f83c 	bl	8004c5c <xTaskRemoveFromEventList>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01e      	beq.n	8003c28 <xQueueGenericSendFromISR+0x13c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d01b      	beq.n	8003c28 <xQueueGenericSendFromISR+0x13c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	601a      	str	r2, [r3, #0]
 8003bf6:	e017      	b.n	8003c28 <xQueueGenericSendFromISR+0x13c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003bf8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003bfc:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bfe:	d10b      	bne.n	8003c18 <xQueueGenericSendFromISR+0x12c>
        __asm volatile
 8003c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c04:	f383 8811 	msr	BASEPRI, r3
 8003c08:	f3bf 8f6f 	isb	sy
 8003c0c:	f3bf 8f4f 	dsb	sy
 8003c10:	617b      	str	r3, [r7, #20]
    }
 8003c12:	bf00      	nop
 8003c14:	bf00      	nop
 8003c16:	e7fd      	b.n	8003c14 <xQueueGenericSendFromISR+0x128>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003c18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	b25a      	sxtb	r2, r3
 8003c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
 8003c2c:	e001      	b.n	8003c32 <xQueueGenericSendFromISR+0x146>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c34:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003c3c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003c3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3740      	adds	r7, #64	@ 0x40
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b08e      	sub	sp, #56	@ 0x38
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	633b      	str	r3, [r7, #48]	@ 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8003c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d10b      	bne.n	8003c74 <xQueueGiveFromISR+0x2c>
        __asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c60:	f383 8811 	msr	BASEPRI, r3
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	623b      	str	r3, [r7, #32]
    }
 8003c6e:	bf00      	nop
 8003c70:	bf00      	nop
 8003c72:	e7fd      	b.n	8003c70 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00b      	beq.n	8003c94 <xQueueGiveFromISR+0x4c>
        __asm volatile
 8003c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c80:	f383 8811 	msr	BASEPRI, r3
 8003c84:	f3bf 8f6f 	isb	sy
 8003c88:	f3bf 8f4f 	dsb	sy
 8003c8c:	61fb      	str	r3, [r7, #28]
    }
 8003c8e:	bf00      	nop
 8003c90:	bf00      	nop
 8003c92:	e7fd      	b.n	8003c90 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d103      	bne.n	8003ca4 <xQueueGiveFromISR+0x5c>
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <xQueueGiveFromISR+0x60>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e000      	b.n	8003caa <xQueueGiveFromISR+0x62>
 8003ca8:	2300      	movs	r3, #0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10b      	bne.n	8003cc6 <xQueueGiveFromISR+0x7e>
        __asm volatile
 8003cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb2:	f383 8811 	msr	BASEPRI, r3
 8003cb6:	f3bf 8f6f 	isb	sy
 8003cba:	f3bf 8f4f 	dsb	sy
 8003cbe:	61bb      	str	r3, [r7, #24]
    }
 8003cc0:	bf00      	nop
 8003cc2:	bf00      	nop
 8003cc4:	e7fd      	b.n	8003cc2 <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cc6:	f002 f939 	bl	8005f3c <vPortValidateInterruptPriority>
        __asm volatile
 8003cca:	f3ef 8211 	mrs	r2, BASEPRI
 8003cce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd2:	f383 8811 	msr	BASEPRI, r3
 8003cd6:	f3bf 8f6f 	isb	sy
 8003cda:	f3bf 8f4f 	dsb	sy
 8003cde:	617a      	str	r2, [r7, #20]
 8003ce0:	613b      	str	r3, [r7, #16]
        return ulOriginalBASEPRI;
 8003ce2:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003ce4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ce8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cea:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8003cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cf0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d23b      	bcs.n	8003d6e <xQueueGiveFromISR+0x126>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d06:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8003d08:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d10:	d112      	bne.n	8003d38 <xQueueGiveFromISR+0xf0>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d026      	beq.n	8003d68 <xQueueGiveFromISR+0x120>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1c:	3324      	adds	r3, #36	@ 0x24
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 ff9c 	bl	8004c5c <xTaskRemoveFromEventList>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d01e      	beq.n	8003d68 <xQueueGiveFromISR+0x120>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d01b      	beq.n	8003d68 <xQueueGiveFromISR+0x120>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	2201      	movs	r2, #1
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	e017      	b.n	8003d68 <xQueueGiveFromISR+0x120>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8003d38:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003d3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8003d3e:	d10b      	bne.n	8003d58 <xQueueGiveFromISR+0x110>
        __asm volatile
 8003d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d44:	f383 8811 	msr	BASEPRI, r3
 8003d48:	f3bf 8f6f 	isb	sy
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	60fb      	str	r3, [r7, #12]
    }
 8003d52:	bf00      	nop
 8003d54:	bf00      	nop
 8003d56:	e7fd      	b.n	8003d54 <xQueueGiveFromISR+0x10c>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003d58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	b25a      	sxtb	r2, r3
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d6c:	e001      	b.n	8003d72 <xQueueGiveFromISR+0x12a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d74:	60bb      	str	r3, [r7, #8]
        __asm volatile
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f383 8811 	msr	BASEPRI, r3
    }
 8003d7c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003d7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3738      	adds	r7, #56	@ 0x38
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08c      	sub	sp, #48	@ 0x30
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003d94:	2300      	movs	r3, #0
 8003d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10b      	bne.n	8003dba <xQueueReceive+0x32>
        __asm volatile
 8003da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003da6:	f383 8811 	msr	BASEPRI, r3
 8003daa:	f3bf 8f6f 	isb	sy
 8003dae:	f3bf 8f4f 	dsb	sy
 8003db2:	623b      	str	r3, [r7, #32]
    }
 8003db4:	bf00      	nop
 8003db6:	bf00      	nop
 8003db8:	e7fd      	b.n	8003db6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d103      	bne.n	8003dc8 <xQueueReceive+0x40>
 8003dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <xQueueReceive+0x44>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <xQueueReceive+0x46>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <xQueueReceive+0x62>
        __asm volatile
 8003dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd6:	f383 8811 	msr	BASEPRI, r3
 8003dda:	f3bf 8f6f 	isb	sy
 8003dde:	f3bf 8f4f 	dsb	sy
 8003de2:	61fb      	str	r3, [r7, #28]
    }
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	e7fd      	b.n	8003de6 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003dea:	f001 f8d7 	bl	8004f9c <xTaskGetSchedulerState>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d102      	bne.n	8003dfa <xQueueReceive+0x72>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <xQueueReceive+0x76>
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <xQueueReceive+0x78>
 8003dfe:	2300      	movs	r3, #0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10b      	bne.n	8003e1c <xQueueReceive+0x94>
        __asm volatile
 8003e04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e08:	f383 8811 	msr	BASEPRI, r3
 8003e0c:	f3bf 8f6f 	isb	sy
 8003e10:	f3bf 8f4f 	dsb	sy
 8003e14:	61bb      	str	r3, [r7, #24]
    }
 8003e16:	bf00      	nop
 8003e18:	bf00      	nop
 8003e1a:	e7fd      	b.n	8003e18 <xQueueReceive+0x90>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003e1c:	f001 ffa6 	bl	8005d6c <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d01f      	beq.n	8003e6c <xQueueReceive+0xe4>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003e2c:	68b9      	ldr	r1, [r7, #8]
 8003e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003e30:	f000 fa1e 	bl	8004270 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e36:	1e5a      	subs	r2, r3, #1
 8003e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003e3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00f      	beq.n	8003e64 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e46:	3310      	adds	r3, #16
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 ff07 	bl	8004c5c <xTaskRemoveFromEventList>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d007      	beq.n	8003e64 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003e54:	4b3c      	ldr	r3, [pc, #240]	@ (8003f48 <xQueueReceive+0x1c0>)
 8003e56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e5a:	601a      	str	r2, [r3, #0]
 8003e5c:	f3bf 8f4f 	dsb	sy
 8003e60:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8003e64:	f001 ffb4 	bl	8005dd0 <vPortExitCritical>
                return pdPASS;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e069      	b.n	8003f40 <xQueueReceive+0x1b8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d103      	bne.n	8003e7a <xQueueReceive+0xf2>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003e72:	f001 ffad 	bl	8005dd0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e062      	b.n	8003f40 <xQueueReceive+0x1b8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d106      	bne.n	8003e8e <xQueueReceive+0x106>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003e80:	f107 0310 	add.w	r3, r7, #16
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 ff4d 	bl	8004d24 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003e8e:	f001 ff9f 	bl	8005dd0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003e92:	f000 fcbf 	bl	8004814 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003e96:	f001 ff69 	bl	8005d6c <vPortEnterCritical>
 8003e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ea0:	b25b      	sxtb	r3, r3
 8003ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ea6:	d103      	bne.n	8003eb0 <xQueueReceive+0x128>
 8003ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003eb6:	b25b      	sxtb	r3, r3
 8003eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ebc:	d103      	bne.n	8003ec6 <xQueueReceive+0x13e>
 8003ebe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ec6:	f001 ff83 	bl	8005dd0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003eca:	1d3a      	adds	r2, r7, #4
 8003ecc:	f107 0310 	add.w	r3, r7, #16
 8003ed0:	4611      	mov	r1, r2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 ff3c 	bl	8004d50 <xTaskCheckForTimeOut>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d123      	bne.n	8003f26 <xQueueReceive+0x19e>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003ede:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ee0:	f000 fa3e 	bl	8004360 <prvIsQueueEmpty>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d017      	beq.n	8003f1a <xQueueReceive+0x192>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eec:	3324      	adds	r3, #36	@ 0x24
 8003eee:	687a      	ldr	r2, [r7, #4]
 8003ef0:	4611      	mov	r1, r2
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fe60 	bl	8004bb8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003ef8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003efa:	f000 f9df 	bl	80042bc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003efe:	f000 fc97 	bl	8004830 <xTaskResumeAll>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d189      	bne.n	8003e1c <xQueueReceive+0x94>
                {
                    portYIELD_WITHIN_API();
 8003f08:	4b0f      	ldr	r3, [pc, #60]	@ (8003f48 <xQueueReceive+0x1c0>)
 8003f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	f3bf 8f6f 	isb	sy
 8003f18:	e780      	b.n	8003e1c <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003f1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f1c:	f000 f9ce 	bl	80042bc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003f20:	f000 fc86 	bl	8004830 <xTaskResumeAll>
 8003f24:	e77a      	b.n	8003e1c <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003f26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f28:	f000 f9c8 	bl	80042bc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003f2c:	f000 fc80 	bl	8004830 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003f30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f32:	f000 fa15 	bl	8004360 <prvIsQueueEmpty>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f43f af6f 	beq.w	8003e1c <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8003f3e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3730      	adds	r7, #48	@ 0x30
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08e      	sub	sp, #56	@ 0x38
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003f56:	2300      	movs	r3, #0
 8003f58:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <xQueueSemaphoreTake+0x34>
        __asm volatile
 8003f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f6c:	f383 8811 	msr	BASEPRI, r3
 8003f70:	f3bf 8f6f 	isb	sy
 8003f74:	f3bf 8f4f 	dsb	sy
 8003f78:	623b      	str	r3, [r7, #32]
    }
 8003f7a:	bf00      	nop
 8003f7c:	bf00      	nop
 8003f7e:	e7fd      	b.n	8003f7c <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8003f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00b      	beq.n	8003fa0 <xQueueSemaphoreTake+0x54>
        __asm volatile
 8003f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f8c:	f383 8811 	msr	BASEPRI, r3
 8003f90:	f3bf 8f6f 	isb	sy
 8003f94:	f3bf 8f4f 	dsb	sy
 8003f98:	61fb      	str	r3, [r7, #28]
    }
 8003f9a:	bf00      	nop
 8003f9c:	bf00      	nop
 8003f9e:	e7fd      	b.n	8003f9c <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fa0:	f000 fffc 	bl	8004f9c <xTaskGetSchedulerState>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d102      	bne.n	8003fb0 <xQueueSemaphoreTake+0x64>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <xQueueSemaphoreTake+0x68>
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e000      	b.n	8003fb6 <xQueueSemaphoreTake+0x6a>
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10b      	bne.n	8003fd2 <xQueueSemaphoreTake+0x86>
        __asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fbe:	f383 8811 	msr	BASEPRI, r3
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	61bb      	str	r3, [r7, #24]
    }
 8003fcc:	bf00      	nop
 8003fce:	bf00      	nop
 8003fd0:	e7fd      	b.n	8003fce <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003fd2:	f001 fecb 	bl	8005d6c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fda:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d024      	beq.n	800402c <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe4:	1e5a      	subs	r2, r3, #1
 8003fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe8:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d104      	bne.n	8003ffc <xQueueSemaphoreTake+0xb0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003ff2:	f001 f973 	bl	80052dc <pvTaskIncrementMutexHeldCount>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffa:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00f      	beq.n	8004024 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004006:	3310      	adds	r3, #16
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fe27 	bl	8004c5c <xTaskRemoveFromEventList>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004014:	4b54      	ldr	r3, [pc, #336]	@ (8004168 <xQueueSemaphoreTake+0x21c>)
 8004016:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	f3bf 8f4f 	dsb	sy
 8004020:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004024:	f001 fed4 	bl	8005dd0 <vPortExitCritical>
                return pdPASS;
 8004028:	2301      	movs	r3, #1
 800402a:	e098      	b.n	800415e <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d112      	bne.n	8004058 <xQueueSemaphoreTake+0x10c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8004032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00b      	beq.n	8004050 <xQueueSemaphoreTake+0x104>
        __asm volatile
 8004038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800403c:	f383 8811 	msr	BASEPRI, r3
 8004040:	f3bf 8f6f 	isb	sy
 8004044:	f3bf 8f4f 	dsb	sy
 8004048:	617b      	str	r3, [r7, #20]
    }
 800404a:	bf00      	nop
 800404c:	bf00      	nop
 800404e:	e7fd      	b.n	800404c <xQueueSemaphoreTake+0x100>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8004050:	f001 febe 	bl	8005dd0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8004054:	2300      	movs	r3, #0
 8004056:	e082      	b.n	800415e <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004058:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800405a:	2b00      	cmp	r3, #0
 800405c:	d106      	bne.n	800406c <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800405e:	f107 030c 	add.w	r3, r7, #12
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fe5e 	bl	8004d24 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004068:	2301      	movs	r3, #1
 800406a:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800406c:	f001 feb0 	bl	8005dd0 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004070:	f000 fbd0 	bl	8004814 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004074:	f001 fe7a 	bl	8005d6c <vPortEnterCritical>
 8004078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800407e:	b25b      	sxtb	r3, r3
 8004080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004084:	d103      	bne.n	800408e <xQueueSemaphoreTake+0x142>
 8004086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800408e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004090:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004094:	b25b      	sxtb	r3, r3
 8004096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409a:	d103      	bne.n	80040a4 <xQueueSemaphoreTake+0x158>
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040a4:	f001 fe94 	bl	8005dd0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040a8:	463a      	mov	r2, r7
 80040aa:	f107 030c 	add.w	r3, r7, #12
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f000 fe4d 	bl	8004d50 <xTaskCheckForTimeOut>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d132      	bne.n	8004122 <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040be:	f000 f94f 	bl	8004360 <prvIsQueueEmpty>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d026      	beq.n	8004116 <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80040c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <xQueueSemaphoreTake+0x198>
                        {
                            taskENTER_CRITICAL();
 80040d0:	f001 fe4c 	bl	8005d6c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80040d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 ff7d 	bl	8004fd8 <xTaskPriorityInherit>
 80040de:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 80040e0:	f001 fe76 	bl	8005dd0 <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80040e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e6:	3324      	adds	r3, #36	@ 0x24
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	4611      	mov	r1, r2
 80040ec:	4618      	mov	r0, r3
 80040ee:	f000 fd63 	bl	8004bb8 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80040f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80040f4:	f000 f8e2 	bl	80042bc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80040f8:	f000 fb9a 	bl	8004830 <xTaskResumeAll>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f47f af67 	bne.w	8003fd2 <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8004104:	4b18      	ldr	r3, [pc, #96]	@ (8004168 <xQueueSemaphoreTake+0x21c>)
 8004106:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	f3bf 8f4f 	dsb	sy
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	e75d      	b.n	8003fd2 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8004116:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004118:	f000 f8d0 	bl	80042bc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800411c:	f000 fb88 	bl	8004830 <xTaskResumeAll>
 8004120:	e757      	b.n	8003fd2 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8004122:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004124:	f000 f8ca 	bl	80042bc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004128:	f000 fb82 	bl	8004830 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800412c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800412e:	f000 f917 	bl	8004360 <prvIsQueueEmpty>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f43f af4c 	beq.w	8003fd2 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 800413a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00d      	beq.n	800415c <xQueueSemaphoreTake+0x210>
                        {
                            taskENTER_CRITICAL();
 8004140:	f001 fe14 	bl	8005d6c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004144:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004146:	f000 f811 	bl	800416c <prvGetDisinheritPriorityAfterTimeout>
 800414a:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800414c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004152:	4618      	mov	r0, r3
 8004154:	f001 f832 	bl	80051bc <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8004158:	f001 fe3a 	bl	8005dd0 <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800415c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800415e:	4618      	mov	r0, r3
 8004160:	3738      	adds	r7, #56	@ 0x38
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	e000ed04 	.word	0xe000ed04

0800416c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	2b00      	cmp	r3, #0
 800417a:	d006      	beq.n	800418a <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f1c3 0305 	rsb	r3, r3, #5
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	e001      	b.n	800418e <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800418a:	2300      	movs	r3, #0
 800418c:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 800418e:	68fb      	ldr	r3, [r7, #12]
    }
 8004190:	4618      	mov	r0, r3
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b0:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10d      	bne.n	80041d6 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d14d      	bne.n	800425e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 ff7c 	bl	80050c4 <xTaskPriorityDisinherit>
 80041cc:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	609a      	str	r2, [r3, #8]
 80041d4:	e043      	b.n	800425e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d119      	bne.n	8004210 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6858      	ldr	r0, [r3, #4]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041e4:	461a      	mov	r2, r3
 80041e6:	68b9      	ldr	r1, [r7, #8]
 80041e8:	f002 f940 	bl	800646c <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	441a      	add	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	429a      	cmp	r2, r3
 8004204:	d32b      	bcc.n	800425e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	e026      	b.n	800425e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	68d8      	ldr	r0, [r3, #12]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004218:	461a      	mov	r2, r3
 800421a:	68b9      	ldr	r1, [r7, #8]
 800421c:	f002 f926 	bl	800646c <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004228:	425b      	negs	r3, r3
 800422a:	441a      	add	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	429a      	cmp	r2, r3
 800423a:	d207      	bcs.n	800424c <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004244:	425b      	negs	r3, r3
 8004246:	441a      	add	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d105      	bne.n	800425e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d002      	beq.n	800425e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3b01      	subs	r3, #1
 800425c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1c5a      	adds	r2, r3, #1
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8004266:	697b      	ldr	r3, [r7, #20]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427e:	2b00      	cmp	r3, #0
 8004280:	d018      	beq.n	80042b4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	441a      	add	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	429a      	cmp	r2, r3
 800429a:	d303      	bcc.n	80042a4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68d9      	ldr	r1, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ac:	461a      	mov	r2, r3
 80042ae:	6838      	ldr	r0, [r7, #0]
 80042b0:	f002 f8dc 	bl	800646c <memcpy>
    }
}
 80042b4:	bf00      	nop
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80042c4:	f001 fd52 	bl	8005d6c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042ce:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80042d0:	e011      	b.n	80042f6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d012      	beq.n	8004300 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	3324      	adds	r3, #36	@ 0x24
 80042de:	4618      	mov	r0, r3
 80042e0:	f000 fcbc 	bl	8004c5c <xTaskRemoveFromEventList>
 80042e4:	4603      	mov	r3, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d001      	beq.n	80042ee <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80042ea:	f000 fd99 	bl	8004e20 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80042ee:	7bfb      	ldrb	r3, [r7, #15]
 80042f0:	3b01      	subs	r3, #1
 80042f2:	b2db      	uxtb	r3, r3
 80042f4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80042f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	dce9      	bgt.n	80042d2 <prvUnlockQueue+0x16>
 80042fe:	e000      	b.n	8004302 <prvUnlockQueue+0x46>
                        break;
 8004300:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	22ff      	movs	r2, #255	@ 0xff
 8004306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800430a:	f001 fd61 	bl	8005dd0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800430e:	f001 fd2d 	bl	8005d6c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004318:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800431a:	e011      	b.n	8004340 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d012      	beq.n	800434a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3310      	adds	r3, #16
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fc97 	bl	8004c5c <xTaskRemoveFromEventList>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004334:	f000 fd74 	bl	8004e20 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004338:	7bbb      	ldrb	r3, [r7, #14]
 800433a:	3b01      	subs	r3, #1
 800433c:	b2db      	uxtb	r3, r3
 800433e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004340:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004344:	2b00      	cmp	r3, #0
 8004346:	dce9      	bgt.n	800431c <prvUnlockQueue+0x60>
 8004348:	e000      	b.n	800434c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800434a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	22ff      	movs	r2, #255	@ 0xff
 8004350:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004354:	f001 fd3c 	bl	8005dd0 <vPortExitCritical>
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004368:	f001 fd00 	bl	8005d6c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	2b00      	cmp	r3, #0
 8004372:	d102      	bne.n	800437a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004374:	2301      	movs	r3, #1
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	e001      	b.n	800437e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800437a:	2300      	movs	r3, #0
 800437c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800437e:	f001 fd27 	bl	8005dd0 <vPortExitCritical>

    return xReturn;
 8004382:	68fb      	ldr	r3, [r7, #12]
}
 8004384:	4618      	mov	r0, r3
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004394:	f001 fcea 	bl	8005d6c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d102      	bne.n	80043aa <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80043a4:	2301      	movs	r3, #1
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	e001      	b.n	80043ae <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80043aa:	2300      	movs	r3, #0
 80043ac:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80043ae:	f001 fd0f 	bl	8005dd0 <vPortExitCritical>

    return xReturn;
 80043b2:	68fb      	ldr	r3, [r7, #12]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3710      	adds	r7, #16
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
 80043c4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	e014      	b.n	80043f6 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80043cc:	4a0f      	ldr	r2, [pc, #60]	@ (800440c <vQueueAddToRegistry+0x50>)
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10b      	bne.n	80043f0 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80043d8:	490c      	ldr	r1, [pc, #48]	@ (800440c <vQueueAddToRegistry+0x50>)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	683a      	ldr	r2, [r7, #0]
 80043de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80043e2:	4a0a      	ldr	r2, [pc, #40]	@ (800440c <vQueueAddToRegistry+0x50>)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	4413      	add	r3, r2
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80043ee:	e006      	b.n	80043fe <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3301      	adds	r3, #1
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2b07      	cmp	r3, #7
 80043fa:	d9e7      	bls.n	80043cc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3714      	adds	r7, #20
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr
 800440a:	bf00      	nop
 800440c:	20000220 	.word	0x20000220

08004410 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004420:	f001 fca4 	bl	8005d6c <vPortEnterCritical>
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800442a:	b25b      	sxtb	r3, r3
 800442c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004430:	d103      	bne.n	800443a <vQueueWaitForMessageRestricted+0x2a>
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004440:	b25b      	sxtb	r3, r3
 8004442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004446:	d103      	bne.n	8004450 <vQueueWaitForMessageRestricted+0x40>
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004450:	f001 fcbe 	bl	8005dd0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004458:	2b00      	cmp	r3, #0
 800445a:	d106      	bne.n	800446a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	3324      	adds	r3, #36	@ 0x24
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	68b9      	ldr	r1, [r7, #8]
 8004464:	4618      	mov	r0, r3
 8004466:	f000 fbcd 	bl	8004c04 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800446a:	6978      	ldr	r0, [r7, #20]
 800446c:	f7ff ff26 	bl	80042bc <prvUnlockQueue>
    }
 8004470:	bf00      	nop
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004478:	b580      	push	{r7, lr}
 800447a:	b08c      	sub	sp, #48	@ 0x30
 800447c:	af04      	add	r7, sp, #16
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	603b      	str	r3, [r7, #0]
 8004484:	4613      	mov	r3, r2
 8004486:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004488:	88fb      	ldrh	r3, [r7, #6]
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	4618      	mov	r0, r3
 800448e:	f001 fd97 	bl	8005fc0 <pvPortMalloc>
 8004492:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00e      	beq.n	80044b8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800449a:	2058      	movs	r0, #88	@ 0x58
 800449c:	f001 fd90 	bl	8005fc0 <pvPortMalloc>
 80044a0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80044ae:	e005      	b.n	80044bc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80044b0:	6978      	ldr	r0, [r7, #20]
 80044b2:	f001 fe67 	bl	8006184 <vPortFree>
 80044b6:	e001      	b.n	80044bc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d013      	beq.n	80044ea <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80044c2:	88fa      	ldrh	r2, [r7, #6]
 80044c4:	2300      	movs	r3, #0
 80044c6:	9303      	str	r3, [sp, #12]
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	9302      	str	r3, [sp, #8]
 80044cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ce:	9301      	str	r3, [sp, #4]
 80044d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	68b9      	ldr	r1, [r7, #8]
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 f80e 	bl	80044fa <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80044de:	69f8      	ldr	r0, [r7, #28]
 80044e0:	f000 f8a2 	bl	8004628 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80044e4:	2301      	movs	r3, #1
 80044e6:	61bb      	str	r3, [r7, #24]
 80044e8:	e002      	b.n	80044f0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80044ea:	f04f 33ff 	mov.w	r3, #4294967295
 80044ee:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80044f0:	69bb      	ldr	r3, [r7, #24]
    }
 80044f2:	4618      	mov	r0, r3
 80044f4:	3720      	adds	r7, #32
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b088      	sub	sp, #32
 80044fe:	af00      	add	r7, sp, #0
 8004500:	60f8      	str	r0, [r7, #12]
 8004502:	60b9      	str	r1, [r7, #8]
 8004504:	607a      	str	r2, [r7, #4]
 8004506:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	461a      	mov	r2, r3
 8004512:	21a5      	movs	r1, #165	@ 0xa5
 8004514:	f001 ff76 	bl	8006404 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004522:	3b01      	subs	r3, #1
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	4413      	add	r3, r2
 8004528:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800452a:	69bb      	ldr	r3, [r7, #24]
 800452c:	f023 0307 	bic.w	r3, r3, #7
 8004530:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f003 0307 	and.w	r3, r3, #7
 8004538:	2b00      	cmp	r3, #0
 800453a:	d00b      	beq.n	8004554 <prvInitialiseNewTask+0x5a>
        __asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	617b      	str	r3, [r7, #20]
    }
 800454e:	bf00      	nop
 8004550:	bf00      	nop
 8004552:	e7fd      	b.n	8004550 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d01f      	beq.n	800459a <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800455a:	2300      	movs	r3, #0
 800455c:	61fb      	str	r3, [r7, #28]
 800455e:	e012      	b.n	8004586 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	4413      	add	r3, r2
 8004566:	7819      	ldrb	r1, [r3, #0]
 8004568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	4413      	add	r3, r2
 800456e:	3334      	adds	r3, #52	@ 0x34
 8004570:	460a      	mov	r2, r1
 8004572:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	4413      	add	r3, r2
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d006      	beq.n	800458e <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	3301      	adds	r3, #1
 8004584:	61fb      	str	r3, [r7, #28]
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	2b09      	cmp	r3, #9
 800458a:	d9e9      	bls.n	8004560 <prvInitialiseNewTask+0x66>
 800458c:	e000      	b.n	8004590 <prvInitialiseNewTask+0x96>
            {
                break;
 800458e:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004592:	2200      	movs	r2, #0
 8004594:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004598:	e003      	b.n	80045a2 <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800459a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80045a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d901      	bls.n	80045ac <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80045a8:	2304      	movs	r3, #4
 80045aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80045ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045b0:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80045b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80045b6:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	2200      	movs	r2, #0
 80045bc:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80045be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c0:	3304      	adds	r3, #4
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fe ffd8 	bl	8003578 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ca:	3318      	adds	r3, #24
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7fe ffd3 	bl	8003578 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80045d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045d6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045da:	f1c3 0205 	rsb	r2, r3, #5
 80045de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80045e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045e6:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80045e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ea:	3350      	adds	r3, #80	@ 0x50
 80045ec:	2204      	movs	r2, #4
 80045ee:	2100      	movs	r1, #0
 80045f0:	4618      	mov	r0, r3
 80045f2:	f001 ff07 	bl	8006404 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80045f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f8:	3354      	adds	r3, #84	@ 0x54
 80045fa:	2201      	movs	r2, #1
 80045fc:	2100      	movs	r1, #0
 80045fe:	4618      	mov	r0, r3
 8004600:	f001 ff00 	bl	8006404 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	68f9      	ldr	r1, [r7, #12]
 8004608:	69b8      	ldr	r0, [r7, #24]
 800460a:	f001 f9ff 	bl	8005a0c <pxPortInitialiseStack>
 800460e:	4602      	mov	r2, r0
 8004610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004612:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004616:	2b00      	cmp	r3, #0
 8004618:	d002      	beq.n	8004620 <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800461a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800461c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800461e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004620:	bf00      	nop
 8004622:	3720      	adds	r7, #32
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004630:	f001 fb9c 	bl	8005d6c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004634:	4b2c      	ldr	r3, [pc, #176]	@ (80046e8 <prvAddNewTaskToReadyList+0xc0>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	3301      	adds	r3, #1
 800463a:	4a2b      	ldr	r2, [pc, #172]	@ (80046e8 <prvAddNewTaskToReadyList+0xc0>)
 800463c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800463e:	4b2b      	ldr	r3, [pc, #172]	@ (80046ec <prvAddNewTaskToReadyList+0xc4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d109      	bne.n	800465a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004646:	4a29      	ldr	r2, [pc, #164]	@ (80046ec <prvAddNewTaskToReadyList+0xc4>)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800464c:	4b26      	ldr	r3, [pc, #152]	@ (80046e8 <prvAddNewTaskToReadyList+0xc0>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d110      	bne.n	8004676 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004654:	f000 fc08 	bl	8004e68 <prvInitialiseTaskLists>
 8004658:	e00d      	b.n	8004676 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800465a:	4b25      	ldr	r3, [pc, #148]	@ (80046f0 <prvAddNewTaskToReadyList+0xc8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d109      	bne.n	8004676 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004662:	4b22      	ldr	r3, [pc, #136]	@ (80046ec <prvAddNewTaskToReadyList+0xc4>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	429a      	cmp	r2, r3
 800466e:	d802      	bhi.n	8004676 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004670:	4a1e      	ldr	r2, [pc, #120]	@ (80046ec <prvAddNewTaskToReadyList+0xc4>)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004676:	4b1f      	ldr	r3, [pc, #124]	@ (80046f4 <prvAddNewTaskToReadyList+0xcc>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	3301      	adds	r3, #1
 800467c:	4a1d      	ldr	r2, [pc, #116]	@ (80046f4 <prvAddNewTaskToReadyList+0xcc>)
 800467e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004680:	4b1c      	ldr	r3, [pc, #112]	@ (80046f4 <prvAddNewTaskToReadyList+0xcc>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468c:	2201      	movs	r2, #1
 800468e:	409a      	lsls	r2, r3
 8004690:	4b19      	ldr	r3, [pc, #100]	@ (80046f8 <prvAddNewTaskToReadyList+0xd0>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4313      	orrs	r3, r2
 8004696:	4a18      	ldr	r2, [pc, #96]	@ (80046f8 <prvAddNewTaskToReadyList+0xd0>)
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800469e:	4613      	mov	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4a15      	ldr	r2, [pc, #84]	@ (80046fc <prvAddNewTaskToReadyList+0xd4>)
 80046a8:	441a      	add	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	3304      	adds	r3, #4
 80046ae:	4619      	mov	r1, r3
 80046b0:	4610      	mov	r0, r2
 80046b2:	f7fe ff6e 	bl	8003592 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80046b6:	f001 fb8b 	bl	8005dd0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80046ba:	4b0d      	ldr	r3, [pc, #52]	@ (80046f0 <prvAddNewTaskToReadyList+0xc8>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d00e      	beq.n	80046e0 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80046c2:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <prvAddNewTaskToReadyList+0xc4>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d207      	bcs.n	80046e0 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80046d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004700 <prvAddNewTaskToReadyList+0xd8>)
 80046d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	20000338 	.word	0x20000338
 80046ec:	20000260 	.word	0x20000260
 80046f0:	20000344 	.word	0x20000344
 80046f4:	20000354 	.word	0x20000354
 80046f8:	20000340 	.word	0x20000340
 80046fc:	20000264 	.word	0x20000264
 8004700:	e000ed04 	.word	0xe000ed04

08004704 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800470c:	2300      	movs	r3, #0
 800470e:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d018      	beq.n	8004748 <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004716:	4b14      	ldr	r3, [pc, #80]	@ (8004768 <vTaskDelay+0x64>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00b      	beq.n	8004736 <vTaskDelay+0x32>
        __asm volatile
 800471e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004722:	f383 8811 	msr	BASEPRI, r3
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	f3bf 8f4f 	dsb	sy
 800472e:	60bb      	str	r3, [r7, #8]
    }
 8004730:	bf00      	nop
 8004732:	bf00      	nop
 8004734:	e7fd      	b.n	8004732 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8004736:	f000 f86d 	bl	8004814 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800473a:	2100      	movs	r1, #0
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fde1 	bl	8005304 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004742:	f000 f875 	bl	8004830 <xTaskResumeAll>
 8004746:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d107      	bne.n	800475e <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 800474e:	4b07      	ldr	r3, [pc, #28]	@ (800476c <vTaskDelay+0x68>)
 8004750:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	f3bf 8f4f 	dsb	sy
 800475a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800475e:	bf00      	nop
 8004760:	3710      	adds	r7, #16
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	20000360 	.word	0x20000360
 800476c:	e000ed04 	.word	0xe000ed04

08004770 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8004776:	4b20      	ldr	r3, [pc, #128]	@ (80047f8 <vTaskStartScheduler+0x88>)
 8004778:	9301      	str	r3, [sp, #4]
 800477a:	2300      	movs	r3, #0
 800477c:	9300      	str	r3, [sp, #0]
 800477e:	2300      	movs	r3, #0
 8004780:	2282      	movs	r2, #130	@ 0x82
 8004782:	491e      	ldr	r1, [pc, #120]	@ (80047fc <vTaskStartScheduler+0x8c>)
 8004784:	481e      	ldr	r0, [pc, #120]	@ (8004800 <vTaskStartScheduler+0x90>)
 8004786:	f7ff fe77 	bl	8004478 <xTaskCreate>
 800478a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d102      	bne.n	8004798 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8004792:	f000 fe1d 	bl	80053d0 <xTimerCreateTimerTask>
 8004796:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d116      	bne.n	80047cc <vTaskStartScheduler+0x5c>
        __asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	60bb      	str	r3, [r7, #8]
    }
 80047b0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80047b2:	4b14      	ldr	r3, [pc, #80]	@ (8004804 <vTaskStartScheduler+0x94>)
 80047b4:	f04f 32ff 	mov.w	r2, #4294967295
 80047b8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80047ba:	4b13      	ldr	r3, [pc, #76]	@ (8004808 <vTaskStartScheduler+0x98>)
 80047bc:	2201      	movs	r2, #1
 80047be:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80047c0:	4b12      	ldr	r3, [pc, #72]	@ (800480c <vTaskStartScheduler+0x9c>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80047c6:	f001 f9ad 	bl	8005b24 <xPortStartScheduler>
 80047ca:	e00f      	b.n	80047ec <vTaskStartScheduler+0x7c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d2:	d10b      	bne.n	80047ec <vTaskStartScheduler+0x7c>
        __asm volatile
 80047d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047d8:	f383 8811 	msr	BASEPRI, r3
 80047dc:	f3bf 8f6f 	isb	sy
 80047e0:	f3bf 8f4f 	dsb	sy
 80047e4:	607b      	str	r3, [r7, #4]
    }
 80047e6:	bf00      	nop
 80047e8:	bf00      	nop
 80047ea:	e7fd      	b.n	80047e8 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80047ec:	4b08      	ldr	r3, [pc, #32]	@ (8004810 <vTaskStartScheduler+0xa0>)
 80047ee:	681b      	ldr	r3, [r3, #0]
}
 80047f0:	bf00      	nop
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	2000035c 	.word	0x2000035c
 80047fc:	08006de4 	.word	0x08006de4
 8004800:	08004e39 	.word	0x08004e39
 8004804:	20000358 	.word	0x20000358
 8004808:	20000344 	.word	0x20000344
 800480c:	2000033c 	.word	0x2000033c
 8004810:	2000000c 	.word	0x2000000c

08004814 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004814:	b480      	push	{r7}
 8004816:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004818:	4b04      	ldr	r3, [pc, #16]	@ (800482c <vTaskSuspendAll+0x18>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	3301      	adds	r3, #1
 800481e:	4a03      	ldr	r2, [pc, #12]	@ (800482c <vTaskSuspendAll+0x18>)
 8004820:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004822:	bf00      	nop
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr
 800482c:	20000360 	.word	0x20000360

08004830 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004836:	2300      	movs	r3, #0
 8004838:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800483a:	2300      	movs	r3, #0
 800483c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800483e:	4b42      	ldr	r3, [pc, #264]	@ (8004948 <xTaskResumeAll+0x118>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10b      	bne.n	800485e <xTaskResumeAll+0x2e>
        __asm volatile
 8004846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800484a:	f383 8811 	msr	BASEPRI, r3
 800484e:	f3bf 8f6f 	isb	sy
 8004852:	f3bf 8f4f 	dsb	sy
 8004856:	603b      	str	r3, [r7, #0]
    }
 8004858:	bf00      	nop
 800485a:	bf00      	nop
 800485c:	e7fd      	b.n	800485a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800485e:	f001 fa85 	bl	8005d6c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8004862:	4b39      	ldr	r3, [pc, #228]	@ (8004948 <xTaskResumeAll+0x118>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	3b01      	subs	r3, #1
 8004868:	4a37      	ldr	r2, [pc, #220]	@ (8004948 <xTaskResumeAll+0x118>)
 800486a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800486c:	4b36      	ldr	r3, [pc, #216]	@ (8004948 <xTaskResumeAll+0x118>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d161      	bne.n	8004938 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004874:	4b35      	ldr	r3, [pc, #212]	@ (800494c <xTaskResumeAll+0x11c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d05d      	beq.n	8004938 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800487c:	e02e      	b.n	80048dc <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800487e:	4b34      	ldr	r3, [pc, #208]	@ (8004950 <xTaskResumeAll+0x120>)
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	3318      	adds	r3, #24
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe fede 	bl	800364c <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	3304      	adds	r3, #4
 8004894:	4618      	mov	r0, r3
 8004896:	f7fe fed9 	bl	800364c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800489e:	2201      	movs	r2, #1
 80048a0:	409a      	lsls	r2, r3
 80048a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004954 <xTaskResumeAll+0x124>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004954 <xTaskResumeAll+0x124>)
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048b0:	4613      	mov	r3, r2
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	4a27      	ldr	r2, [pc, #156]	@ (8004958 <xTaskResumeAll+0x128>)
 80048ba:	441a      	add	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3304      	adds	r3, #4
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f7fe fe65 	bl	8003592 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048cc:	4b23      	ldr	r3, [pc, #140]	@ (800495c <xTaskResumeAll+0x12c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d302      	bcc.n	80048dc <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 80048d6:	4b22      	ldr	r3, [pc, #136]	@ (8004960 <xTaskResumeAll+0x130>)
 80048d8:	2201      	movs	r2, #1
 80048da:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80048dc:	4b1c      	ldr	r3, [pc, #112]	@ (8004950 <xTaskResumeAll+0x120>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1cc      	bne.n	800487e <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80048ea:	f000 fb3b 	bl	8004f64 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80048ee:	4b1d      	ldr	r3, [pc, #116]	@ (8004964 <xTaskResumeAll+0x134>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d010      	beq.n	800491c <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80048fa:	f000 f847 	bl	800498c <xTaskIncrementTick>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d002      	beq.n	800490a <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 8004904:	4b16      	ldr	r3, [pc, #88]	@ (8004960 <xTaskResumeAll+0x130>)
 8004906:	2201      	movs	r2, #1
 8004908:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3b01      	subs	r3, #1
 800490e:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f1      	bne.n	80048fa <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 8004916:	4b13      	ldr	r3, [pc, #76]	@ (8004964 <xTaskResumeAll+0x134>)
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 800491c:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <xTaskResumeAll+0x130>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d009      	beq.n	8004938 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8004924:	2301      	movs	r3, #1
 8004926:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004928:	4b0f      	ldr	r3, [pc, #60]	@ (8004968 <xTaskResumeAll+0x138>)
 800492a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	f3bf 8f4f 	dsb	sy
 8004934:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004938:	f001 fa4a 	bl	8005dd0 <vPortExitCritical>

    return xAlreadyYielded;
 800493c:	68bb      	ldr	r3, [r7, #8]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}
 8004946:	bf00      	nop
 8004948:	20000360 	.word	0x20000360
 800494c:	20000338 	.word	0x20000338
 8004950:	200002f8 	.word	0x200002f8
 8004954:	20000340 	.word	0x20000340
 8004958:	20000264 	.word	0x20000264
 800495c:	20000260 	.word	0x20000260
 8004960:	2000034c 	.word	0x2000034c
 8004964:	20000348 	.word	0x20000348
 8004968:	e000ed04 	.word	0xe000ed04

0800496c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004972:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <xTaskGetTickCount+0x1c>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004978:	687b      	ldr	r3, [r7, #4]
}
 800497a:	4618      	mov	r0, r3
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	2000033c 	.word	0x2000033c

0800498c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004996:	4b4f      	ldr	r3, [pc, #316]	@ (8004ad4 <xTaskIncrementTick+0x148>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	2b00      	cmp	r3, #0
 800499c:	f040 808f 	bne.w	8004abe <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80049a0:	4b4d      	ldr	r3, [pc, #308]	@ (8004ad8 <xTaskIncrementTick+0x14c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	3301      	adds	r3, #1
 80049a6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80049a8:	4a4b      	ldr	r2, [pc, #300]	@ (8004ad8 <xTaskIncrementTick+0x14c>)
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d121      	bne.n	80049f8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80049b4:	4b49      	ldr	r3, [pc, #292]	@ (8004adc <xTaskIncrementTick+0x150>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00b      	beq.n	80049d6 <xTaskIncrementTick+0x4a>
        __asm volatile
 80049be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049c2:	f383 8811 	msr	BASEPRI, r3
 80049c6:	f3bf 8f6f 	isb	sy
 80049ca:	f3bf 8f4f 	dsb	sy
 80049ce:	603b      	str	r3, [r7, #0]
    }
 80049d0:	bf00      	nop
 80049d2:	bf00      	nop
 80049d4:	e7fd      	b.n	80049d2 <xTaskIncrementTick+0x46>
 80049d6:	4b41      	ldr	r3, [pc, #260]	@ (8004adc <xTaskIncrementTick+0x150>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	4b40      	ldr	r3, [pc, #256]	@ (8004ae0 <xTaskIncrementTick+0x154>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a3e      	ldr	r2, [pc, #248]	@ (8004adc <xTaskIncrementTick+0x150>)
 80049e2:	6013      	str	r3, [r2, #0]
 80049e4:	4a3e      	ldr	r2, [pc, #248]	@ (8004ae0 <xTaskIncrementTick+0x154>)
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6013      	str	r3, [r2, #0]
 80049ea:	4b3e      	ldr	r3, [pc, #248]	@ (8004ae4 <xTaskIncrementTick+0x158>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	3301      	adds	r3, #1
 80049f0:	4a3c      	ldr	r2, [pc, #240]	@ (8004ae4 <xTaskIncrementTick+0x158>)
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	f000 fab6 	bl	8004f64 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80049f8:	4b3b      	ldr	r3, [pc, #236]	@ (8004ae8 <xTaskIncrementTick+0x15c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d348      	bcc.n	8004a94 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a02:	4b36      	ldr	r3, [pc, #216]	@ (8004adc <xTaskIncrementTick+0x150>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d104      	bne.n	8004a16 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a0c:	4b36      	ldr	r3, [pc, #216]	@ (8004ae8 <xTaskIncrementTick+0x15c>)
 8004a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a12:	601a      	str	r2, [r3, #0]
                    break;
 8004a14:	e03e      	b.n	8004a94 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a16:	4b31      	ldr	r3, [pc, #196]	@ (8004adc <xTaskIncrementTick+0x150>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8004a26:	693a      	ldr	r2, [r7, #16]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d203      	bcs.n	8004a36 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004a2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004ae8 <xTaskIncrementTick+0x15c>)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004a34:	e02e      	b.n	8004a94 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fe fe06 	bl	800364c <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d004      	beq.n	8004a52 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	3318      	adds	r3, #24
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fe fdfd 	bl	800364c <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	2201      	movs	r2, #1
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	4b24      	ldr	r3, [pc, #144]	@ (8004aec <xTaskIncrementTick+0x160>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	4a22      	ldr	r2, [pc, #136]	@ (8004aec <xTaskIncrementTick+0x160>)
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4a1f      	ldr	r2, [pc, #124]	@ (8004af0 <xTaskIncrementTick+0x164>)
 8004a72:	441a      	add	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	3304      	adds	r3, #4
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	f7fe fd89 	bl	8003592 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a84:	4b1b      	ldr	r3, [pc, #108]	@ (8004af4 <xTaskIncrementTick+0x168>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d3b9      	bcc.n	8004a02 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a92:	e7b6      	b.n	8004a02 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004a94:	4b17      	ldr	r3, [pc, #92]	@ (8004af4 <xTaskIncrementTick+0x168>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a9a:	4915      	ldr	r1, [pc, #84]	@ (8004af0 <xTaskIncrementTick+0x164>)
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	440b      	add	r3, r1
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d901      	bls.n	8004ab0 <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8004aac:	2301      	movs	r3, #1
 8004aae:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004ab0:	4b11      	ldr	r3, [pc, #68]	@ (8004af8 <xTaskIncrementTick+0x16c>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d007      	beq.n	8004ac8 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	617b      	str	r3, [r7, #20]
 8004abc:	e004      	b.n	8004ac8 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004abe:	4b0f      	ldr	r3, [pc, #60]	@ (8004afc <xTaskIncrementTick+0x170>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8004afc <xTaskIncrementTick+0x170>)
 8004ac6:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004ac8:	697b      	ldr	r3, [r7, #20]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3718      	adds	r7, #24
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	20000360 	.word	0x20000360
 8004ad8:	2000033c 	.word	0x2000033c
 8004adc:	200002f0 	.word	0x200002f0
 8004ae0:	200002f4 	.word	0x200002f4
 8004ae4:	20000350 	.word	0x20000350
 8004ae8:	20000358 	.word	0x20000358
 8004aec:	20000340 	.word	0x20000340
 8004af0:	20000264 	.word	0x20000264
 8004af4:	20000260 	.word	0x20000260
 8004af8:	2000034c 	.word	0x2000034c
 8004afc:	20000348 	.word	0x20000348

08004b00 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004b06:	4b27      	ldr	r3, [pc, #156]	@ (8004ba4 <vTaskSwitchContext+0xa4>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d003      	beq.n	8004b16 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004b0e:	4b26      	ldr	r3, [pc, #152]	@ (8004ba8 <vTaskSwitchContext+0xa8>)
 8004b10:	2201      	movs	r2, #1
 8004b12:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8004b14:	e040      	b.n	8004b98 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 8004b16:	4b24      	ldr	r3, [pc, #144]	@ (8004ba8 <vTaskSwitchContext+0xa8>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b1c:	4b23      	ldr	r3, [pc, #140]	@ (8004bac <vTaskSwitchContext+0xac>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	fab3 f383 	clz	r3, r3
 8004b28:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004b2a:	7afb      	ldrb	r3, [r7, #11]
 8004b2c:	f1c3 031f 	rsb	r3, r3, #31
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	491f      	ldr	r1, [pc, #124]	@ (8004bb0 <vTaskSwitchContext+0xb0>)
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10b      	bne.n	8004b5e <vTaskSwitchContext+0x5e>
        __asm volatile
 8004b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b4a:	f383 8811 	msr	BASEPRI, r3
 8004b4e:	f3bf 8f6f 	isb	sy
 8004b52:	f3bf 8f4f 	dsb	sy
 8004b56:	607b      	str	r3, [r7, #4]
    }
 8004b58:	bf00      	nop
 8004b5a:	bf00      	nop
 8004b5c:	e7fd      	b.n	8004b5a <vTaskSwitchContext+0x5a>
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	4a11      	ldr	r2, [pc, #68]	@ (8004bb0 <vTaskSwitchContext+0xb0>)
 8004b6a:	4413      	add	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	685a      	ldr	r2, [r3, #4]
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	605a      	str	r2, [r3, #4]
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	685a      	ldr	r2, [r3, #4]
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	3308      	adds	r3, #8
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d104      	bne.n	8004b8e <vTaskSwitchContext+0x8e>
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	605a      	str	r2, [r3, #4]
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	4a07      	ldr	r2, [pc, #28]	@ (8004bb4 <vTaskSwitchContext+0xb4>)
 8004b96:	6013      	str	r3, [r2, #0]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr
 8004ba4:	20000360 	.word	0x20000360
 8004ba8:	2000034c 	.word	0x2000034c
 8004bac:	20000340 	.word	0x20000340
 8004bb0:	20000264 	.word	0x20000264
 8004bb4:	20000260 	.word	0x20000260

08004bb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10b      	bne.n	8004be0 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8004bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bcc:	f383 8811 	msr	BASEPRI, r3
 8004bd0:	f3bf 8f6f 	isb	sy
 8004bd4:	f3bf 8f4f 	dsb	sy
 8004bd8:	60fb      	str	r3, [r7, #12]
    }
 8004bda:	bf00      	nop
 8004bdc:	bf00      	nop
 8004bde:	e7fd      	b.n	8004bdc <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004be0:	4b07      	ldr	r3, [pc, #28]	@ (8004c00 <vTaskPlaceOnEventList+0x48>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3318      	adds	r3, #24
 8004be6:	4619      	mov	r1, r3
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7fe fcf6 	bl	80035da <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004bee:	2101      	movs	r1, #1
 8004bf0:	6838      	ldr	r0, [r7, #0]
 8004bf2:	f000 fb87 	bl	8005304 <prvAddCurrentTaskToDelayedList>
}
 8004bf6:	bf00      	nop
 8004bf8:	3710      	adds	r7, #16
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000260 	.word	0x20000260

08004c04 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d10b      	bne.n	8004c2e <vTaskPlaceOnEventListRestricted+0x2a>
        __asm volatile
 8004c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	617b      	str	r3, [r7, #20]
    }
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	e7fd      	b.n	8004c2a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <vTaskPlaceOnEventListRestricted+0x54>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	3318      	adds	r3, #24
 8004c34:	4619      	mov	r1, r3
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f7fe fcab 	bl	8003592 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d002      	beq.n	8004c48 <vTaskPlaceOnEventListRestricted+0x44>
        {
            xTicksToWait = portMAX_DELAY;
 8004c42:	f04f 33ff 	mov.w	r3, #4294967295
 8004c46:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	68b8      	ldr	r0, [r7, #8]
 8004c4c:	f000 fb5a 	bl	8005304 <prvAddCurrentTaskToDelayedList>
    }
 8004c50:	bf00      	nop
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	20000260 	.word	0x20000260

08004c5c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d10b      	bne.n	8004c8a <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 8004c72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	60fb      	str	r3, [r7, #12]
    }
 8004c84:	bf00      	nop
 8004c86:	bf00      	nop
 8004c88:	e7fd      	b.n	8004c86 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	3318      	adds	r3, #24
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7fe fcdc 	bl	800364c <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c94:	4b1d      	ldr	r3, [pc, #116]	@ (8004d0c <xTaskRemoveFromEventList+0xb0>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d11c      	bne.n	8004cd6 <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	3304      	adds	r3, #4
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7fe fcd3 	bl	800364c <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004caa:	2201      	movs	r2, #1
 8004cac:	409a      	lsls	r2, r3
 8004cae:	4b18      	ldr	r3, [pc, #96]	@ (8004d10 <xTaskRemoveFromEventList+0xb4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	4a16      	ldr	r2, [pc, #88]	@ (8004d10 <xTaskRemoveFromEventList+0xb4>)
 8004cb6:	6013      	str	r3, [r2, #0]
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cbc:	4613      	mov	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	4413      	add	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4a13      	ldr	r2, [pc, #76]	@ (8004d14 <xTaskRemoveFromEventList+0xb8>)
 8004cc6:	441a      	add	r2, r3
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	3304      	adds	r3, #4
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4610      	mov	r0, r2
 8004cd0:	f7fe fc5f 	bl	8003592 <vListInsertEnd>
 8004cd4:	e005      	b.n	8004ce2 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	3318      	adds	r3, #24
 8004cda:	4619      	mov	r1, r3
 8004cdc:	480e      	ldr	r0, [pc, #56]	@ (8004d18 <xTaskRemoveFromEventList+0xbc>)
 8004cde:	f7fe fc58 	bl	8003592 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d1c <xTaskRemoveFromEventList+0xc0>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d905      	bls.n	8004cfc <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d20 <xTaskRemoveFromEventList+0xc4>)
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]
 8004cfa:	e001      	b.n	8004d00 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004d00:	697b      	ldr	r3, [r7, #20]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000360 	.word	0x20000360
 8004d10:	20000340 	.word	0x20000340
 8004d14:	20000264 	.word	0x20000264
 8004d18:	200002f8 	.word	0x200002f8
 8004d1c:	20000260 	.word	0x20000260
 8004d20:	2000034c 	.word	0x2000034c

08004d24 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004d2c:	4b06      	ldr	r3, [pc, #24]	@ (8004d48 <vTaskInternalSetTimeOutState+0x24>)
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004d34:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <vTaskInternalSetTimeOutState+0x28>)
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	605a      	str	r2, [r3, #4]
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	20000350 	.word	0x20000350
 8004d4c:	2000033c 	.word	0x2000033c

08004d50 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b088      	sub	sp, #32
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d10b      	bne.n	8004d78 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	613b      	str	r3, [r7, #16]
    }
 8004d72:	bf00      	nop
 8004d74:	bf00      	nop
 8004d76:	e7fd      	b.n	8004d74 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10b      	bne.n	8004d96 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8004d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	60fb      	str	r3, [r7, #12]
    }
 8004d90:	bf00      	nop
 8004d92:	bf00      	nop
 8004d94:	e7fd      	b.n	8004d92 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8004d96:	f000 ffe9 	bl	8005d6c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004e18 <xTaskCheckForTimeOut+0xc8>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db2:	d102      	bne.n	8004dba <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004db4:	2300      	movs	r3, #0
 8004db6:	61fb      	str	r3, [r7, #28]
 8004db8:	e026      	b.n	8004e08 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <xTaskCheckForTimeOut+0xcc>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d00a      	beq.n	8004ddc <xTaskCheckForTimeOut+0x8c>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	d305      	bcc.n	8004ddc <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	e015      	b.n	8004e08 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d20b      	bcs.n	8004dfe <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	1ad2      	subs	r2, r2, r3
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f7ff ff96 	bl	8004d24 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	e004      	b.n	8004e08 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004e04:	2301      	movs	r3, #1
 8004e06:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004e08:	f000 ffe2 	bl	8005dd0 <vPortExitCritical>

    return xReturn;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3720      	adds	r7, #32
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	2000033c 	.word	0x2000033c
 8004e1c:	20000350 	.word	0x20000350

08004e20 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004e20:	b480      	push	{r7}
 8004e22:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8004e24:	4b03      	ldr	r3, [pc, #12]	@ (8004e34 <vTaskMissedYield+0x14>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
}
 8004e2a:	bf00      	nop
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e32:	4770      	bx	lr
 8004e34:	2000034c 	.word	0x2000034c

08004e38 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004e40:	f000 f852 	bl	8004ee8 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e44:	4b06      	ldr	r3, [pc, #24]	@ (8004e60 <prvIdleTask+0x28>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d9f9      	bls.n	8004e40 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8004e4c:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <prvIdleTask+0x2c>)
 8004e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	f3bf 8f4f 	dsb	sy
 8004e58:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004e5c:	e7f0      	b.n	8004e40 <prvIdleTask+0x8>
 8004e5e:	bf00      	nop
 8004e60:	20000264 	.word	0x20000264
 8004e64:	e000ed04 	.word	0xe000ed04

08004e68 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e6e:	2300      	movs	r3, #0
 8004e70:	607b      	str	r3, [r7, #4]
 8004e72:	e00c      	b.n	8004e8e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4a12      	ldr	r2, [pc, #72]	@ (8004ec8 <prvInitialiseTaskLists+0x60>)
 8004e80:	4413      	add	r3, r2
 8004e82:	4618      	mov	r0, r3
 8004e84:	f7fe fb58 	bl	8003538 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b04      	cmp	r3, #4
 8004e92:	d9ef      	bls.n	8004e74 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004e94:	480d      	ldr	r0, [pc, #52]	@ (8004ecc <prvInitialiseTaskLists+0x64>)
 8004e96:	f7fe fb4f 	bl	8003538 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004e9a:	480d      	ldr	r0, [pc, #52]	@ (8004ed0 <prvInitialiseTaskLists+0x68>)
 8004e9c:	f7fe fb4c 	bl	8003538 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004ea0:	480c      	ldr	r0, [pc, #48]	@ (8004ed4 <prvInitialiseTaskLists+0x6c>)
 8004ea2:	f7fe fb49 	bl	8003538 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004ea6:	480c      	ldr	r0, [pc, #48]	@ (8004ed8 <prvInitialiseTaskLists+0x70>)
 8004ea8:	f7fe fb46 	bl	8003538 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004eac:	480b      	ldr	r0, [pc, #44]	@ (8004edc <prvInitialiseTaskLists+0x74>)
 8004eae:	f7fe fb43 	bl	8003538 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee0 <prvInitialiseTaskLists+0x78>)
 8004eb4:	4a05      	ldr	r2, [pc, #20]	@ (8004ecc <prvInitialiseTaskLists+0x64>)
 8004eb6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee4 <prvInitialiseTaskLists+0x7c>)
 8004eba:	4a05      	ldr	r2, [pc, #20]	@ (8004ed0 <prvInitialiseTaskLists+0x68>)
 8004ebc:	601a      	str	r2, [r3, #0]
}
 8004ebe:	bf00      	nop
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000264 	.word	0x20000264
 8004ecc:	200002c8 	.word	0x200002c8
 8004ed0:	200002dc 	.word	0x200002dc
 8004ed4:	200002f8 	.word	0x200002f8
 8004ed8:	2000030c 	.word	0x2000030c
 8004edc:	20000324 	.word	0x20000324
 8004ee0:	200002f0 	.word	0x200002f0
 8004ee4:	200002f4 	.word	0x200002f4

08004ee8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eee:	e019      	b.n	8004f24 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8004ef0:	f000 ff3c 	bl	8005d6c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ef4:	4b10      	ldr	r3, [pc, #64]	@ (8004f38 <prvCheckTasksWaitingTermination+0x50>)
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	3304      	adds	r3, #4
 8004f00:	4618      	mov	r0, r3
 8004f02:	f7fe fba3 	bl	800364c <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <prvCheckTasksWaitingTermination+0x54>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8004f3c <prvCheckTasksWaitingTermination+0x54>)
 8004f0e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8004f10:	4b0b      	ldr	r3, [pc, #44]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	3b01      	subs	r3, #1
 8004f16:	4a0a      	ldr	r2, [pc, #40]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f18:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8004f1a:	f000 ff59 	bl	8005dd0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f810 	bl	8004f44 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f24:	4b06      	ldr	r3, [pc, #24]	@ (8004f40 <prvCheckTasksWaitingTermination+0x58>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1e1      	bne.n	8004ef0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8004f2c:	bf00      	nop
 8004f2e:	bf00      	nop
 8004f30:	3708      	adds	r7, #8
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	2000030c 	.word	0x2000030c
 8004f3c:	20000338 	.word	0x20000338
 8004f40:	20000320 	.word	0x20000320

08004f44 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f50:	4618      	mov	r0, r3
 8004f52:	f001 f917 	bl	8006184 <vPortFree>
                vPortFree( pxTCB );
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f001 f914 	bl	8006184 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004f5c:	bf00      	nop
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f68:	4b0a      	ldr	r3, [pc, #40]	@ (8004f94 <prvResetNextTaskUnblockTime+0x30>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d104      	bne.n	8004f7c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004f72:	4b09      	ldr	r3, [pc, #36]	@ (8004f98 <prvResetNextTaskUnblockTime+0x34>)
 8004f74:	f04f 32ff 	mov.w	r2, #4294967295
 8004f78:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004f7a:	e005      	b.n	8004f88 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f7c:	4b05      	ldr	r3, [pc, #20]	@ (8004f94 <prvResetNextTaskUnblockTime+0x30>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a04      	ldr	r2, [pc, #16]	@ (8004f98 <prvResetNextTaskUnblockTime+0x34>)
 8004f86:	6013      	str	r3, [r2, #0]
}
 8004f88:	bf00      	nop
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	200002f0 	.word	0x200002f0
 8004f98:	20000358 	.word	0x20000358

08004f9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8004fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd0 <xTaskGetSchedulerState+0x34>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d102      	bne.n	8004fb0 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004faa:	2301      	movs	r3, #1
 8004fac:	607b      	str	r3, [r7, #4]
 8004fae:	e008      	b.n	8004fc2 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fb0:	4b08      	ldr	r3, [pc, #32]	@ (8004fd4 <xTaskGetSchedulerState+0x38>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d102      	bne.n	8004fbe <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004fb8:	2302      	movs	r3, #2
 8004fba:	607b      	str	r3, [r7, #4]
 8004fbc:	e001      	b.n	8004fc2 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8004fc2:	687b      	ldr	r3, [r7, #4]
    }
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	20000344 	.word	0x20000344
 8004fd4:	20000360 	.word	0x20000360

08004fd8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d05e      	beq.n	80050ac <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ff2:	4b31      	ldr	r3, [pc, #196]	@ (80050b8 <xTaskPriorityInherit+0xe0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d24e      	bcs.n	800509a <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	2b00      	cmp	r3, #0
 8005002:	db06      	blt.n	8005012 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005004:	4b2c      	ldr	r3, [pc, #176]	@ (80050b8 <xTaskPriorityInherit+0xe0>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500a:	f1c3 0205 	rsb	r2, r3, #5
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	6959      	ldr	r1, [r3, #20]
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800501a:	4613      	mov	r3, r2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	4413      	add	r3, r2
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4a26      	ldr	r2, [pc, #152]	@ (80050bc <xTaskPriorityInherit+0xe4>)
 8005024:	4413      	add	r3, r2
 8005026:	4299      	cmp	r1, r3
 8005028:	d12f      	bne.n	800508a <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	3304      	adds	r3, #4
 800502e:	4618      	mov	r0, r3
 8005030:	f7fe fb0c 	bl	800364c <uxListRemove>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d10a      	bne.n	8005050 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503e:	2201      	movs	r2, #1
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	43da      	mvns	r2, r3
 8005046:	4b1e      	ldr	r3, [pc, #120]	@ (80050c0 <xTaskPriorityInherit+0xe8>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4013      	ands	r3, r2
 800504c:	4a1c      	ldr	r2, [pc, #112]	@ (80050c0 <xTaskPriorityInherit+0xe8>)
 800504e:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005050:	4b19      	ldr	r3, [pc, #100]	@ (80050b8 <xTaskPriorityInherit+0xe0>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvReaddTaskToReadyList( pxMutexHolderTCB );
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505e:	2201      	movs	r2, #1
 8005060:	409a      	lsls	r2, r3
 8005062:	4b17      	ldr	r3, [pc, #92]	@ (80050c0 <xTaskPriorityInherit+0xe8>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4313      	orrs	r3, r2
 8005068:	4a15      	ldr	r2, [pc, #84]	@ (80050c0 <xTaskPriorityInherit+0xe8>)
 800506a:	6013      	str	r3, [r2, #0]
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005070:	4613      	mov	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4a10      	ldr	r2, [pc, #64]	@ (80050bc <xTaskPriorityInherit+0xe4>)
 800507a:	441a      	add	r2, r3
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	3304      	adds	r3, #4
 8005080:	4619      	mov	r1, r3
 8005082:	4610      	mov	r0, r2
 8005084:	f7fe fa85 	bl	8003592 <vListInsertEnd>
 8005088:	e004      	b.n	8005094 <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800508a:	4b0b      	ldr	r3, [pc, #44]	@ (80050b8 <xTaskPriorityInherit+0xe0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005094:	2301      	movs	r3, #1
 8005096:	60fb      	str	r3, [r7, #12]
 8005098:	e008      	b.n	80050ac <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800509e:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <xTaskPriorityInherit+0xe0>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d201      	bcs.n	80050ac <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80050a8:	2301      	movs	r3, #1
 80050aa:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80050ac:	68fb      	ldr	r3, [r7, #12]
    }
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	20000260 	.word	0x20000260
 80050bc:	20000264 	.word	0x20000264
 80050c0:	20000340 	.word	0x20000340

080050c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80050d0:	2300      	movs	r3, #0
 80050d2:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d065      	beq.n	80051a6 <xTaskPriorityDisinherit+0xe2>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80050da:	4b35      	ldr	r3, [pc, #212]	@ (80051b0 <xTaskPriorityDisinherit+0xec>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d00b      	beq.n	80050fc <xTaskPriorityDisinherit+0x38>
        __asm volatile
 80050e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e8:	f383 8811 	msr	BASEPRI, r3
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f3bf 8f4f 	dsb	sy
 80050f4:	60fb      	str	r3, [r7, #12]
    }
 80050f6:	bf00      	nop
 80050f8:	bf00      	nop
 80050fa:	e7fd      	b.n	80050f8 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10b      	bne.n	800511c <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8005104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	60bb      	str	r3, [r7, #8]
    }
 8005116:	bf00      	nop
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005120:	1e5a      	subs	r2, r3, #1
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800512e:	429a      	cmp	r2, r3
 8005130:	d039      	beq.n	80051a6 <xTaskPriorityDisinherit+0xe2>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005136:	2b00      	cmp	r3, #0
 8005138:	d135      	bne.n	80051a6 <xTaskPriorityDisinherit+0xe2>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	3304      	adds	r3, #4
 800513e:	4618      	mov	r0, r3
 8005140:	f7fe fa84 	bl	800364c <uxListRemove>
 8005144:	4603      	mov	r3, r0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d10a      	bne.n	8005160 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514e:	2201      	movs	r2, #1
 8005150:	fa02 f303 	lsl.w	r3, r2, r3
 8005154:	43da      	mvns	r2, r3
 8005156:	4b17      	ldr	r3, [pc, #92]	@ (80051b4 <xTaskPriorityDisinherit+0xf0>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4013      	ands	r3, r2
 800515c:	4a15      	ldr	r2, [pc, #84]	@ (80051b4 <xTaskPriorityDisinherit+0xf0>)
 800515e:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516c:	f1c3 0205 	rsb	r2, r3, #5
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005178:	2201      	movs	r2, #1
 800517a:	409a      	lsls	r2, r3
 800517c:	4b0d      	ldr	r3, [pc, #52]	@ (80051b4 <xTaskPriorityDisinherit+0xf0>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4313      	orrs	r3, r2
 8005182:	4a0c      	ldr	r2, [pc, #48]	@ (80051b4 <xTaskPriorityDisinherit+0xf0>)
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800518a:	4613      	mov	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4a09      	ldr	r2, [pc, #36]	@ (80051b8 <xTaskPriorityDisinherit+0xf4>)
 8005194:	441a      	add	r2, r3
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	3304      	adds	r3, #4
 800519a:	4619      	mov	r1, r3
 800519c:	4610      	mov	r0, r2
 800519e:	f7fe f9f8 	bl	8003592 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80051a2:	2301      	movs	r3, #1
 80051a4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80051a6:	697b      	ldr	r3, [r7, #20]
    }
 80051a8:	4618      	mov	r0, r3
 80051aa:	3718      	adds	r7, #24
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	20000260 	.word	0x20000260
 80051b4:	20000340 	.word	0x20000340
 80051b8:	20000264 	.word	0x20000264

080051bc <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b088      	sub	sp, #32
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80051ca:	2301      	movs	r3, #1
 80051cc:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d079      	beq.n	80052c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 80051d4:	69bb      	ldr	r3, [r7, #24]
 80051d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10b      	bne.n	80051f4 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 80051dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e0:	f383 8811 	msr	BASEPRI, r3
 80051e4:	f3bf 8f6f 	isb	sy
 80051e8:	f3bf 8f4f 	dsb	sy
 80051ec:	60fb      	str	r3, [r7, #12]
    }
 80051ee:	bf00      	nop
 80051f0:	bf00      	nop
 80051f2:	e7fd      	b.n	80051f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051f8:	683a      	ldr	r2, [r7, #0]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d902      	bls.n	8005204 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	e002      	b.n	800520a <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005208:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520e:	69fa      	ldr	r2, [r7, #28]
 8005210:	429a      	cmp	r2, r3
 8005212:	d059      	beq.n	80052c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005214:	69bb      	ldr	r3, [r7, #24]
 8005216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005218:	697a      	ldr	r2, [r7, #20]
 800521a:	429a      	cmp	r2, r3
 800521c:	d154      	bne.n	80052c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800521e:	4b2c      	ldr	r3, [pc, #176]	@ (80052d0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	429a      	cmp	r2, r3
 8005226:	d10b      	bne.n	8005240 <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8005228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522c:	f383 8811 	msr	BASEPRI, r3
 8005230:	f3bf 8f6f 	isb	sy
 8005234:	f3bf 8f4f 	dsb	sy
 8005238:	60bb      	str	r3, [r7, #8]
    }
 800523a:	bf00      	nop
 800523c:	bf00      	nop
 800523e:	e7fd      	b.n	800523c <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005244:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	69fa      	ldr	r2, [r7, #28]
 800524a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	2b00      	cmp	r3, #0
 8005252:	db04      	blt.n	800525e <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	f1c3 0205 	rsb	r2, r3, #5
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	6959      	ldr	r1, [r3, #20]
 8005262:	693a      	ldr	r2, [r7, #16]
 8005264:	4613      	mov	r3, r2
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	009b      	lsls	r3, r3, #2
 800526c:	4a19      	ldr	r2, [pc, #100]	@ (80052d4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800526e:	4413      	add	r3, r2
 8005270:	4299      	cmp	r1, r3
 8005272:	d129      	bne.n	80052c8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	3304      	adds	r3, #4
 8005278:	4618      	mov	r0, r3
 800527a:	f7fe f9e7 	bl	800364c <uxListRemove>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10a      	bne.n	800529a <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005288:	2201      	movs	r2, #1
 800528a:	fa02 f303 	lsl.w	r3, r2, r3
 800528e:	43da      	mvns	r2, r3
 8005290:	4b11      	ldr	r3, [pc, #68]	@ (80052d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4013      	ands	r3, r2
 8005296:	4a10      	ldr	r2, [pc, #64]	@ (80052d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8005298:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800529a:	69bb      	ldr	r3, [r7, #24]
 800529c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800529e:	2201      	movs	r2, #1
 80052a0:	409a      	lsls	r2, r3
 80052a2:	4b0d      	ldr	r3, [pc, #52]	@ (80052d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	4a0b      	ldr	r2, [pc, #44]	@ (80052d8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80052aa:	6013      	str	r3, [r2, #0]
 80052ac:	69bb      	ldr	r3, [r7, #24]
 80052ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052b0:	4613      	mov	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	4a06      	ldr	r2, [pc, #24]	@ (80052d4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80052ba:	441a      	add	r2, r3
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	3304      	adds	r3, #4
 80052c0:	4619      	mov	r1, r3
 80052c2:	4610      	mov	r0, r2
 80052c4:	f7fe f965 	bl	8003592 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80052c8:	bf00      	nop
 80052ca:	3720      	adds	r7, #32
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	20000260 	.word	0x20000260
 80052d4:	20000264 	.word	0x20000264
 80052d8:	20000340 	.word	0x20000340

080052dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 80052e0:	4b07      	ldr	r3, [pc, #28]	@ (8005300 <pvTaskIncrementMutexHeldCount+0x24>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d004      	beq.n	80052f2 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 80052e8:	4b05      	ldr	r3, [pc, #20]	@ (8005300 <pvTaskIncrementMutexHeldCount+0x24>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80052ee:	3201      	adds	r2, #1
 80052f0:	64da      	str	r2, [r3, #76]	@ 0x4c
        }

        return pxCurrentTCB;
 80052f2:	4b03      	ldr	r3, [pc, #12]	@ (8005300 <pvTaskIncrementMutexHeldCount+0x24>)
 80052f4:	681b      	ldr	r3, [r3, #0]
    }
 80052f6:	4618      	mov	r0, r3
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr
 8005300:	20000260 	.word	0x20000260

08005304 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800530e:	4b29      	ldr	r3, [pc, #164]	@ (80053b4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005314:	4b28      	ldr	r3, [pc, #160]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3304      	adds	r3, #4
 800531a:	4618      	mov	r0, r3
 800531c:	f7fe f996 	bl	800364c <uxListRemove>
 8005320:	4603      	mov	r3, r0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10b      	bne.n	800533e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005326:	4b24      	ldr	r3, [pc, #144]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800532c:	2201      	movs	r2, #1
 800532e:	fa02 f303 	lsl.w	r3, r2, r3
 8005332:	43da      	mvns	r2, r3
 8005334:	4b21      	ldr	r3, [pc, #132]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4013      	ands	r3, r2
 800533a:	4a20      	ldr	r2, [pc, #128]	@ (80053bc <prvAddCurrentTaskToDelayedList+0xb8>)
 800533c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d10a      	bne.n	800535c <prvAddCurrentTaskToDelayedList+0x58>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d007      	beq.n	800535c <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800534c:	4b1a      	ldr	r3, [pc, #104]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3304      	adds	r3, #4
 8005352:	4619      	mov	r1, r3
 8005354:	481a      	ldr	r0, [pc, #104]	@ (80053c0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005356:	f7fe f91c 	bl	8003592 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800535a:	e026      	b.n	80053aa <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4413      	add	r3, r2
 8005362:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005364:	4b14      	ldr	r3, [pc, #80]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	429a      	cmp	r2, r3
 8005372:	d209      	bcs.n	8005388 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005374:	4b13      	ldr	r3, [pc, #76]	@ (80053c4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	4b0f      	ldr	r3, [pc, #60]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3304      	adds	r3, #4
 800537e:	4619      	mov	r1, r3
 8005380:	4610      	mov	r0, r2
 8005382:	f7fe f92a 	bl	80035da <vListInsert>
}
 8005386:	e010      	b.n	80053aa <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005388:	4b0f      	ldr	r3, [pc, #60]	@ (80053c8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b0a      	ldr	r3, [pc, #40]	@ (80053b8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3304      	adds	r3, #4
 8005392:	4619      	mov	r1, r3
 8005394:	4610      	mov	r0, r2
 8005396:	f7fe f920 	bl	80035da <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800539a:	4b0c      	ldr	r3, [pc, #48]	@ (80053cc <prvAddCurrentTaskToDelayedList+0xc8>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d202      	bcs.n	80053aa <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80053a4:	4a09      	ldr	r2, [pc, #36]	@ (80053cc <prvAddCurrentTaskToDelayedList+0xc8>)
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	6013      	str	r3, [r2, #0]
}
 80053aa:	bf00      	nop
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	2000033c 	.word	0x2000033c
 80053b8:	20000260 	.word	0x20000260
 80053bc:	20000340 	.word	0x20000340
 80053c0:	20000324 	.word	0x20000324
 80053c4:	200002f4 	.word	0x200002f4
 80053c8:	200002f0 	.word	0x200002f0
 80053cc:	20000358 	.word	0x20000358

080053d0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80053da:	f000 fae1 	bl	80059a0 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80053de:	4b12      	ldr	r3, [pc, #72]	@ (8005428 <xTimerCreateTimerTask+0x58>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00b      	beq.n	80053fe <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 80053e6:	4b11      	ldr	r3, [pc, #68]	@ (800542c <xTimerCreateTimerTask+0x5c>)
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	2302      	movs	r3, #2
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	2300      	movs	r3, #0
 80053f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80053f4:	490e      	ldr	r1, [pc, #56]	@ (8005430 <xTimerCreateTimerTask+0x60>)
 80053f6:	480f      	ldr	r0, [pc, #60]	@ (8005434 <xTimerCreateTimerTask+0x64>)
 80053f8:	f7ff f83e 	bl	8004478 <xTaskCreate>
 80053fc:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10b      	bne.n	800541c <xTimerCreateTimerTask+0x4c>
        __asm volatile
 8005404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005408:	f383 8811 	msr	BASEPRI, r3
 800540c:	f3bf 8f6f 	isb	sy
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	603b      	str	r3, [r7, #0]
    }
 8005416:	bf00      	nop
 8005418:	bf00      	nop
 800541a:	e7fd      	b.n	8005418 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800541c:	687b      	ldr	r3, [r7, #4]
    }
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	20000394 	.word	0x20000394
 800542c:	20000398 	.word	0x20000398
 8005430:	08006dec 	.word	0x08006dec
 8005434:	08005571 	.word	0x08005571

08005438 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8005438:	b580      	push	{r7, lr}
 800543a:	b08a      	sub	sp, #40	@ 0x28
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8005446:	2300      	movs	r3, #0
 8005448:	627b      	str	r3, [r7, #36]	@ 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10b      	bne.n	8005468 <xTimerGenericCommand+0x30>
        __asm volatile
 8005450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005454:	f383 8811 	msr	BASEPRI, r3
 8005458:	f3bf 8f6f 	isb	sy
 800545c:	f3bf 8f4f 	dsb	sy
 8005460:	623b      	str	r3, [r7, #32]
    }
 8005462:	bf00      	nop
 8005464:	bf00      	nop
 8005466:	e7fd      	b.n	8005464 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8005468:	4b19      	ldr	r3, [pc, #100]	@ (80054d0 <xTimerGenericCommand+0x98>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d02a      	beq.n	80054c6 <xTimerGenericCommand+0x8e>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	2b05      	cmp	r3, #5
 8005480:	dc18      	bgt.n	80054b4 <xTimerGenericCommand+0x7c>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005482:	f7ff fd8b 	bl	8004f9c <xTaskGetSchedulerState>
 8005486:	4603      	mov	r3, r0
 8005488:	2b02      	cmp	r3, #2
 800548a:	d109      	bne.n	80054a0 <xTimerGenericCommand+0x68>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800548c:	4b10      	ldr	r3, [pc, #64]	@ (80054d0 <xTimerGenericCommand+0x98>)
 800548e:	6818      	ldr	r0, [r3, #0]
 8005490:	f107 0114 	add.w	r1, r7, #20
 8005494:	2300      	movs	r3, #0
 8005496:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005498:	f7fe fa26 	bl	80038e8 <xQueueGenericSend>
 800549c:	6278      	str	r0, [r7, #36]	@ 0x24
 800549e:	e012      	b.n	80054c6 <xTimerGenericCommand+0x8e>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80054a0:	4b0b      	ldr	r3, [pc, #44]	@ (80054d0 <xTimerGenericCommand+0x98>)
 80054a2:	6818      	ldr	r0, [r3, #0]
 80054a4:	f107 0114 	add.w	r1, r7, #20
 80054a8:	2300      	movs	r3, #0
 80054aa:	2200      	movs	r2, #0
 80054ac:	f7fe fa1c 	bl	80038e8 <xQueueGenericSend>
 80054b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80054b2:	e008      	b.n	80054c6 <xTimerGenericCommand+0x8e>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80054b4:	4b06      	ldr	r3, [pc, #24]	@ (80054d0 <xTimerGenericCommand+0x98>)
 80054b6:	6818      	ldr	r0, [r3, #0]
 80054b8:	f107 0114 	add.w	r1, r7, #20
 80054bc:	2300      	movs	r3, #0
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	f7fe fb14 	bl	8003aec <xQueueGenericSendFromISR>
 80054c4:	6278      	str	r0, [r7, #36]	@ 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80054c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 80054c8:	4618      	mov	r0, r3
 80054ca:	3728      	adds	r7, #40	@ 0x28
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	20000394 	.word	0x20000394

080054d4 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054de:	4b23      	ldr	r3, [pc, #140]	@ (800556c <prvProcessExpiredTimer+0x98>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	3304      	adds	r3, #4
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7fe f8ad 	bl	800364c <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054f8:	f003 0304 	and.w	r3, r3, #4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d023      	beq.n	8005548 <prvProcessExpiredTimer+0x74>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	699a      	ldr	r2, [r3, #24]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	18d1      	adds	r1, r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	6978      	ldr	r0, [r7, #20]
 800550e:	f000 f8d5 	bl	80056bc <prvInsertTimerInActiveList>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d020      	beq.n	800555a <prvProcessExpiredTimer+0x86>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005518:	2300      	movs	r3, #0
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	2300      	movs	r3, #0
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	2100      	movs	r1, #0
 8005522:	6978      	ldr	r0, [r7, #20]
 8005524:	f7ff ff88 	bl	8005438 <xTimerGenericCommand>
 8005528:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d114      	bne.n	800555a <prvProcessExpiredTimer+0x86>
        __asm volatile
 8005530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005534:	f383 8811 	msr	BASEPRI, r3
 8005538:	f3bf 8f6f 	isb	sy
 800553c:	f3bf 8f4f 	dsb	sy
 8005540:	60fb      	str	r3, [r7, #12]
    }
 8005542:	bf00      	nop
 8005544:	bf00      	nop
 8005546:	e7fd      	b.n	8005544 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800554e:	f023 0301 	bic.w	r3, r3, #1
 8005552:	b2da      	uxtb	r2, r3
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	6978      	ldr	r0, [r7, #20]
 8005560:	4798      	blx	r3
    }
 8005562:	bf00      	nop
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	2000038c 	.word	0x2000038c

08005570 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005578:	f107 0308 	add.w	r3, r7, #8
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f859 	bl	8005634 <prvGetNextExpireTime>
 8005582:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	4619      	mov	r1, r3
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f000 f805 	bl	8005598 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800558e:	f000 f8d7 	bl	8005740 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005592:	bf00      	nop
 8005594:	e7f0      	b.n	8005578 <prvTimerTask+0x8>
	...

08005598 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80055a2:	f7ff f937 	bl	8004814 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80055a6:	f107 0308 	add.w	r3, r7, #8
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 f866 	bl	800567c <prvSampleTimeNow>
 80055b0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d130      	bne.n	800561a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d10a      	bne.n	80055d4 <prvProcessTimerOrBlockTask+0x3c>
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d806      	bhi.n	80055d4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80055c6:	f7ff f933 	bl	8004830 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80055ca:	68f9      	ldr	r1, [r7, #12]
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f7ff ff81 	bl	80054d4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80055d2:	e024      	b.n	800561e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d008      	beq.n	80055ec <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80055da:	4b13      	ldr	r3, [pc, #76]	@ (8005628 <prvProcessTimerOrBlockTask+0x90>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d101      	bne.n	80055e8 <prvProcessTimerOrBlockTask+0x50>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <prvProcessTimerOrBlockTask+0x52>
 80055e8:	2300      	movs	r3, #0
 80055ea:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80055ec:	4b0f      	ldr	r3, [pc, #60]	@ (800562c <prvProcessTimerOrBlockTask+0x94>)
 80055ee:	6818      	ldr	r0, [r3, #0]
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	4619      	mov	r1, r3
 80055fa:	f7fe ff09 	bl	8004410 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80055fe:	f7ff f917 	bl	8004830 <xTaskResumeAll>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10a      	bne.n	800561e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8005608:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <prvProcessTimerOrBlockTask+0x98>)
 800560a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	f3bf 8f6f 	isb	sy
    }
 8005618:	e001      	b.n	800561e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800561a:	f7ff f909 	bl	8004830 <xTaskResumeAll>
    }
 800561e:	bf00      	nop
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20000390 	.word	0x20000390
 800562c:	20000394 	.word	0x20000394
 8005630:	e000ed04 	.word	0xe000ed04

08005634 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800563c:	4b0e      	ldr	r3, [pc, #56]	@ (8005678 <prvGetNextExpireTime+0x44>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <prvGetNextExpireTime+0x16>
 8005646:	2201      	movs	r2, #1
 8005648:	e000      	b.n	800564c <prvGetNextExpireTime+0x18>
 800564a:	2200      	movs	r2, #0
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d105      	bne.n	8005664 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005658:	4b07      	ldr	r3, [pc, #28]	@ (8005678 <prvGetNextExpireTime+0x44>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60fb      	str	r3, [r7, #12]
 8005662:	e001      	b.n	8005668 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005664:	2300      	movs	r3, #0
 8005666:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005668:	68fb      	ldr	r3, [r7, #12]
    }
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	2000038c 	.word	0x2000038c

0800567c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8005684:	f7ff f972 	bl	800496c <xTaskGetTickCount>
 8005688:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800568a:	4b0b      	ldr	r3, [pc, #44]	@ (80056b8 <prvSampleTimeNow+0x3c>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68fa      	ldr	r2, [r7, #12]
 8005690:	429a      	cmp	r2, r3
 8005692:	d205      	bcs.n	80056a0 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005694:	f000 f91e 	bl	80058d4 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	e002      	b.n	80056a6 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80056a6:	4a04      	ldr	r2, [pc, #16]	@ (80056b8 <prvSampleTimeNow+0x3c>)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80056ac:	68fb      	ldr	r3, [r7, #12]
    }
 80056ae:	4618      	mov	r0, r3
 80056b0:	3710      	adds	r7, #16
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	2000039c 	.word	0x2000039c

080056bc <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
 80056c8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d812      	bhi.n	8005708 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	1ad2      	subs	r2, r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d302      	bcc.n	80056f6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80056f0:	2301      	movs	r3, #1
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	e01b      	b.n	800572e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80056f6:	4b10      	ldr	r3, [pc, #64]	@ (8005738 <prvInsertTimerInActiveList+0x7c>)
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	3304      	adds	r3, #4
 80056fe:	4619      	mov	r1, r3
 8005700:	4610      	mov	r0, r2
 8005702:	f7fd ff6a 	bl	80035da <vListInsert>
 8005706:	e012      	b.n	800572e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	429a      	cmp	r2, r3
 800570e:	d206      	bcs.n	800571e <prvInsertTimerInActiveList+0x62>
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d302      	bcc.n	800571e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005718:	2301      	movs	r3, #1
 800571a:	617b      	str	r3, [r7, #20]
 800571c:	e007      	b.n	800572e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800571e:	4b07      	ldr	r3, [pc, #28]	@ (800573c <prvInsertTimerInActiveList+0x80>)
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	3304      	adds	r3, #4
 8005726:	4619      	mov	r1, r3
 8005728:	4610      	mov	r0, r2
 800572a:	f7fd ff56 	bl	80035da <vListInsert>
            }
        }

        return xProcessTimerNow;
 800572e:	697b      	ldr	r3, [r7, #20]
    }
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	20000390 	.word	0x20000390
 800573c:	2000038c 	.word	0x2000038c

08005740 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005740:	b580      	push	{r7, lr}
 8005742:	b08c      	sub	sp, #48	@ 0x30
 8005744:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005746:	e0b2      	b.n	80058ae <prvProcessReceivedCommands+0x16e>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	f2c0 80af 	blt.w	80058ae <prvProcessReceivedCommands+0x16e>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005750:	693b      	ldr	r3, [r7, #16]
 8005752:	627b      	str	r3, [r7, #36]	@ 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005756:	695b      	ldr	r3, [r3, #20]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d004      	beq.n	8005766 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800575c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575e:	3304      	adds	r3, #4
 8005760:	4618      	mov	r0, r3
 8005762:	f7fd ff73 	bl	800364c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005766:	1d3b      	adds	r3, r7, #4
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff ff87 	bl	800567c <prvSampleTimeNow>
 800576e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2b09      	cmp	r3, #9
 8005774:	f200 8098 	bhi.w	80058a8 <prvProcessReceivedCommands+0x168>
 8005778:	a201      	add	r2, pc, #4	@ (adr r2, 8005780 <prvProcessReceivedCommands+0x40>)
 800577a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577e:	bf00      	nop
 8005780:	080057a9 	.word	0x080057a9
 8005784:	080057a9 	.word	0x080057a9
 8005788:	080057a9 	.word	0x080057a9
 800578c:	0800581f 	.word	0x0800581f
 8005790:	08005833 	.word	0x08005833
 8005794:	0800587f 	.word	0x0800587f
 8005798:	080057a9 	.word	0x080057a9
 800579c:	080057a9 	.word	0x080057a9
 80057a0:	0800581f 	.word	0x0800581f
 80057a4:	08005833 	.word	0x08005833
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80057a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	b2da      	uxtb	r2, r3
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	18d1      	adds	r1, r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a3a      	ldr	r2, [r7, #32]
 80057c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057c8:	f7ff ff78 	bl	80056bc <prvInsertTimerInActiveList>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d06c      	beq.n	80058ac <prvProcessReceivedCommands+0x16c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d4:	6a1b      	ldr	r3, [r3, #32]
 80057d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057d8:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d061      	beq.n	80058ac <prvProcessReceivedCommands+0x16c>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	699b      	ldr	r3, [r3, #24]
 80057ee:	441a      	add	r2, r3
 80057f0:	2300      	movs	r3, #0
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	2300      	movs	r3, #0
 80057f6:	2100      	movs	r1, #0
 80057f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057fa:	f7ff fe1d 	bl	8005438 <xTimerGenericCommand>
 80057fe:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d152      	bne.n	80058ac <prvProcessReceivedCommands+0x16c>
        __asm volatile
 8005806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800580a:	f383 8811 	msr	BASEPRI, r3
 800580e:	f3bf 8f6f 	isb	sy
 8005812:	f3bf 8f4f 	dsb	sy
 8005816:	61bb      	str	r3, [r7, #24]
    }
 8005818:	bf00      	nop
 800581a:	bf00      	nop
 800581c:	e7fd      	b.n	800581a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005820:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005824:	f023 0301 	bic.w	r3, r3, #1
 8005828:	b2da      	uxtb	r2, r3
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8005830:	e03d      	b.n	80058ae <prvProcessReceivedCommands+0x16e>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005834:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	b2da      	uxtb	r2, r3
 800583e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005840:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005848:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800584a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584c:	699b      	ldr	r3, [r3, #24]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10b      	bne.n	800586a <prvProcessReceivedCommands+0x12a>
        __asm volatile
 8005852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005856:	f383 8811 	msr	BASEPRI, r3
 800585a:	f3bf 8f6f 	isb	sy
 800585e:	f3bf 8f4f 	dsb	sy
 8005862:	617b      	str	r3, [r7, #20]
    }
 8005864:	bf00      	nop
 8005866:	bf00      	nop
 8005868:	e7fd      	b.n	8005866 <prvProcessReceivedCommands+0x126>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586c:	699a      	ldr	r2, [r3, #24]
 800586e:	6a3b      	ldr	r3, [r7, #32]
 8005870:	18d1      	adds	r1, r2, r3
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	6a3a      	ldr	r2, [r7, #32]
 8005876:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005878:	f7ff ff20 	bl	80056bc <prvInsertTimerInActiveList>
                        break;
 800587c:	e017      	b.n	80058ae <prvProcessReceivedCommands+0x16e>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800587e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005880:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b00      	cmp	r3, #0
 800588a:	d103      	bne.n	8005894 <prvProcessReceivedCommands+0x154>
                                {
                                    vPortFree( pxTimer );
 800588c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800588e:	f000 fc79 	bl	8006184 <vPortFree>
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8005892:	e00c      	b.n	80058ae <prvProcessReceivedCommands+0x16e>
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800589a:	f023 0301 	bic.w	r3, r3, #1
 800589e:	b2da      	uxtb	r2, r3
 80058a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80058a6:	e002      	b.n	80058ae <prvProcessReceivedCommands+0x16e>

                    default:
                        /* Don't expect to get here. */
                        break;
 80058a8:	bf00      	nop
 80058aa:	e000      	b.n	80058ae <prvProcessReceivedCommands+0x16e>
                        break;
 80058ac:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80058ae:	4b08      	ldr	r3, [pc, #32]	@ (80058d0 <prvProcessReceivedCommands+0x190>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f107 0108 	add.w	r1, r7, #8
 80058b6:	2200      	movs	r2, #0
 80058b8:	4618      	mov	r0, r3
 80058ba:	f7fe fa65 	bl	8003d88 <xQueueReceive>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f47f af41 	bne.w	8005748 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 80058c6:	bf00      	nop
 80058c8:	bf00      	nop
 80058ca:	3728      	adds	r7, #40	@ 0x28
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	20000394 	.word	0x20000394

080058d4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b088      	sub	sp, #32
 80058d8:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058da:	e049      	b.n	8005970 <prvSwitchTimerLists+0x9c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80058dc:	4b2e      	ldr	r3, [pc, #184]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	68db      	ldr	r3, [r3, #12]
 80058ee:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	3304      	adds	r3, #4
 80058f4:	4618      	mov	r0, r3
 80058f6:	f7fd fea9 	bl	800364c <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005908:	f003 0304 	and.w	r3, r3, #4
 800590c:	2b00      	cmp	r3, #0
 800590e:	d02f      	beq.n	8005970 <prvSwitchTimerLists+0x9c>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	4413      	add	r3, r2
 8005918:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	429a      	cmp	r2, r3
 8005920:	d90e      	bls.n	8005940 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800592e:	4b1a      	ldr	r3, [pc, #104]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	3304      	adds	r3, #4
 8005936:	4619      	mov	r1, r3
 8005938:	4610      	mov	r0, r2
 800593a:	f7fd fe4e 	bl	80035da <vListInsert>
 800593e:	e017      	b.n	8005970 <prvSwitchTimerLists+0x9c>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005940:	2300      	movs	r3, #0
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	2300      	movs	r3, #0
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	2100      	movs	r1, #0
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f7ff fd74 	bl	8005438 <xTimerGenericCommand>
 8005950:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10b      	bne.n	8005970 <prvSwitchTimerLists+0x9c>
        __asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	603b      	str	r3, [r7, #0]
    }
 800596a:	bf00      	nop
 800596c:	bf00      	nop
 800596e:	e7fd      	b.n	800596c <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005970:	4b09      	ldr	r3, [pc, #36]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1b0      	bne.n	80058dc <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 800597a:	4b07      	ldr	r3, [pc, #28]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8005980:	4b06      	ldr	r3, [pc, #24]	@ (800599c <prvSwitchTimerLists+0xc8>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a04      	ldr	r2, [pc, #16]	@ (8005998 <prvSwitchTimerLists+0xc4>)
 8005986:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005988:	4a04      	ldr	r2, [pc, #16]	@ (800599c <prvSwitchTimerLists+0xc8>)
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	6013      	str	r3, [r2, #0]
    }
 800598e:	bf00      	nop
 8005990:	3718      	adds	r7, #24
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	2000038c 	.word	0x2000038c
 800599c:	20000390 	.word	0x20000390

080059a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80059a0:	b580      	push	{r7, lr}
 80059a2:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80059a4:	f000 f9e2 	bl	8005d6c <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80059a8:	4b12      	ldr	r3, [pc, #72]	@ (80059f4 <prvCheckForValidListAndQueue+0x54>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d11d      	bne.n	80059ec <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80059b0:	4811      	ldr	r0, [pc, #68]	@ (80059f8 <prvCheckForValidListAndQueue+0x58>)
 80059b2:	f7fd fdc1 	bl	8003538 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80059b6:	4811      	ldr	r0, [pc, #68]	@ (80059fc <prvCheckForValidListAndQueue+0x5c>)
 80059b8:	f7fd fdbe 	bl	8003538 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80059bc:	4b10      	ldr	r3, [pc, #64]	@ (8005a00 <prvCheckForValidListAndQueue+0x60>)
 80059be:	4a0e      	ldr	r2, [pc, #56]	@ (80059f8 <prvCheckForValidListAndQueue+0x58>)
 80059c0:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80059c2:	4b10      	ldr	r3, [pc, #64]	@ (8005a04 <prvCheckForValidListAndQueue+0x64>)
 80059c4:	4a0d      	ldr	r2, [pc, #52]	@ (80059fc <prvCheckForValidListAndQueue+0x5c>)
 80059c6:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80059c8:	2200      	movs	r2, #0
 80059ca:	210c      	movs	r1, #12
 80059cc:	200a      	movs	r0, #10
 80059ce:	f7fd fed1 	bl	8003774 <xQueueGenericCreate>
 80059d2:	4603      	mov	r3, r0
 80059d4:	4a07      	ldr	r2, [pc, #28]	@ (80059f4 <prvCheckForValidListAndQueue+0x54>)
 80059d6:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80059d8:	4b06      	ldr	r3, [pc, #24]	@ (80059f4 <prvCheckForValidListAndQueue+0x54>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80059e0:	4b04      	ldr	r3, [pc, #16]	@ (80059f4 <prvCheckForValidListAndQueue+0x54>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4908      	ldr	r1, [pc, #32]	@ (8005a08 <prvCheckForValidListAndQueue+0x68>)
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fe fce8 	bl	80043bc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80059ec:	f000 f9f0 	bl	8005dd0 <vPortExitCritical>
    }
 80059f0:	bf00      	nop
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	20000394 	.word	0x20000394
 80059f8:	20000364 	.word	0x20000364
 80059fc:	20000378 	.word	0x20000378
 8005a00:	2000038c 	.word	0x2000038c
 8005a04:	20000390 	.word	0x20000390
 8005a08:	08006df4 	.word	0x08006df4

08005a0c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b085      	sub	sp, #20
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	60b9      	str	r1, [r7, #8]
 8005a16:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	3b04      	subs	r3, #4
 8005a1c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a24:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	3b04      	subs	r3, #4
 8005a2a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f023 0201 	bic.w	r2, r3, #1
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	3b04      	subs	r3, #4
 8005a3a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8005a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8005a70 <pxPortInitialiseStack+0x64>)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	3b14      	subs	r3, #20
 8005a46:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3b04      	subs	r3, #4
 8005a52:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f06f 0202 	mvn.w	r2, #2
 8005a5a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	3b20      	subs	r3, #32
 8005a60:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005a62:	68fb      	ldr	r3, [r7, #12]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	08005a75 	.word	0x08005a75

08005a74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005a7e:	4b13      	ldr	r3, [pc, #76]	@ (8005acc <prvTaskExitError+0x58>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a86:	d00b      	beq.n	8005aa0 <prvTaskExitError+0x2c>
        __asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	60fb      	str	r3, [r7, #12]
    }
 8005a9a:	bf00      	nop
 8005a9c:	bf00      	nop
 8005a9e:	e7fd      	b.n	8005a9c <prvTaskExitError+0x28>
        __asm volatile
 8005aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa4:	f383 8811 	msr	BASEPRI, r3
 8005aa8:	f3bf 8f6f 	isb	sy
 8005aac:	f3bf 8f4f 	dsb	sy
 8005ab0:	60bb      	str	r3, [r7, #8]
    }
 8005ab2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005ab4:	bf00      	nop
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d0fc      	beq.n	8005ab6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3714      	adds	r7, #20
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	20000010 	.word	0x20000010

08005ad0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005ad0:	4b07      	ldr	r3, [pc, #28]	@ (8005af0 <pxCurrentTCBConst2>)
 8005ad2:	6819      	ldr	r1, [r3, #0]
 8005ad4:	6808      	ldr	r0, [r1, #0]
 8005ad6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ada:	f380 8809 	msr	PSP, r0
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f04f 0000 	mov.w	r0, #0
 8005ae6:	f380 8811 	msr	BASEPRI, r0
 8005aea:	4770      	bx	lr
 8005aec:	f3af 8000 	nop.w

08005af0 <pxCurrentTCBConst2>:
 8005af0:	20000260 	.word	0x20000260
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop

08005af8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005af8:	4808      	ldr	r0, [pc, #32]	@ (8005b1c <prvPortStartFirstTask+0x24>)
 8005afa:	6800      	ldr	r0, [r0, #0]
 8005afc:	6800      	ldr	r0, [r0, #0]
 8005afe:	f380 8808 	msr	MSP, r0
 8005b02:	f04f 0000 	mov.w	r0, #0
 8005b06:	f380 8814 	msr	CONTROL, r0
 8005b0a:	b662      	cpsie	i
 8005b0c:	b661      	cpsie	f
 8005b0e:	f3bf 8f4f 	dsb	sy
 8005b12:	f3bf 8f6f 	isb	sy
 8005b16:	df00      	svc	0
 8005b18:	bf00      	nop
 8005b1a:	0000      	.short	0x0000
 8005b1c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005b20:	bf00      	nop
 8005b22:	bf00      	nop

08005b24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b086      	sub	sp, #24
 8005b28:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005b2a:	4b47      	ldr	r3, [pc, #284]	@ (8005c48 <xPortStartScheduler+0x124>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a47      	ldr	r2, [pc, #284]	@ (8005c4c <xPortStartScheduler+0x128>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d10b      	bne.n	8005b4c <xPortStartScheduler+0x28>
        __asm volatile
 8005b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b38:	f383 8811 	msr	BASEPRI, r3
 8005b3c:	f3bf 8f6f 	isb	sy
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	613b      	str	r3, [r7, #16]
    }
 8005b46:	bf00      	nop
 8005b48:	bf00      	nop
 8005b4a:	e7fd      	b.n	8005b48 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005b4c:	4b3e      	ldr	r3, [pc, #248]	@ (8005c48 <xPortStartScheduler+0x124>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a3f      	ldr	r2, [pc, #252]	@ (8005c50 <xPortStartScheduler+0x12c>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d10b      	bne.n	8005b6e <xPortStartScheduler+0x4a>
        __asm volatile
 8005b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5a:	f383 8811 	msr	BASEPRI, r3
 8005b5e:	f3bf 8f6f 	isb	sy
 8005b62:	f3bf 8f4f 	dsb	sy
 8005b66:	60fb      	str	r3, [r7, #12]
    }
 8005b68:	bf00      	nop
 8005b6a:	bf00      	nop
 8005b6c:	e7fd      	b.n	8005b6a <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005b6e:	4b39      	ldr	r3, [pc, #228]	@ (8005c54 <xPortStartScheduler+0x130>)
 8005b70:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	22ff      	movs	r2, #255	@ 0xff
 8005b7e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005b90:	b2da      	uxtb	r2, r3
 8005b92:	4b31      	ldr	r3, [pc, #196]	@ (8005c58 <xPortStartScheduler+0x134>)
 8005b94:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b96:	4b31      	ldr	r3, [pc, #196]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005b98:	2207      	movs	r2, #7
 8005b9a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b9c:	e009      	b.n	8005bb2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8005b9e:	4b2f      	ldr	r3, [pc, #188]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	4a2d      	ldr	r2, [pc, #180]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005ba6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005ba8:	78fb      	ldrb	r3, [r7, #3]
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	005b      	lsls	r3, r3, #1
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005bb2:	78fb      	ldrb	r3, [r7, #3]
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bba:	2b80      	cmp	r3, #128	@ 0x80
 8005bbc:	d0ef      	beq.n	8005b9e <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005bbe:	4b27      	ldr	r3, [pc, #156]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f1c3 0307 	rsb	r3, r3, #7
 8005bc6:	2b04      	cmp	r3, #4
 8005bc8:	d00b      	beq.n	8005be2 <xPortStartScheduler+0xbe>
        __asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	60bb      	str	r3, [r7, #8]
    }
 8005bdc:	bf00      	nop
 8005bde:	bf00      	nop
 8005be0:	e7fd      	b.n	8005bde <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005be2:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	021b      	lsls	r3, r3, #8
 8005be8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005bea:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005bec:	4b1b      	ldr	r3, [pc, #108]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005bf4:	4a19      	ldr	r2, [pc, #100]	@ (8005c5c <xPortStartScheduler+0x138>)
 8005bf6:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005c00:	4b17      	ldr	r3, [pc, #92]	@ (8005c60 <xPortStartScheduler+0x13c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a16      	ldr	r2, [pc, #88]	@ (8005c60 <xPortStartScheduler+0x13c>)
 8005c06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c0a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005c0c:	4b14      	ldr	r3, [pc, #80]	@ (8005c60 <xPortStartScheduler+0x13c>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a13      	ldr	r2, [pc, #76]	@ (8005c60 <xPortStartScheduler+0x13c>)
 8005c12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005c16:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005c18:	f000 f960 	bl	8005edc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005c1c:	4b11      	ldr	r3, [pc, #68]	@ (8005c64 <xPortStartScheduler+0x140>)
 8005c1e:	2200      	movs	r2, #0
 8005c20:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005c22:	f000 f97f 	bl	8005f24 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c26:	4b10      	ldr	r3, [pc, #64]	@ (8005c68 <xPortStartScheduler+0x144>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a0f      	ldr	r2, [pc, #60]	@ (8005c68 <xPortStartScheduler+0x144>)
 8005c2c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005c30:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005c32:	f7ff ff61 	bl	8005af8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005c36:	f7fe ff63 	bl	8004b00 <vTaskSwitchContext>
    prvTaskExitError();
 8005c3a:	f7ff ff1b 	bl	8005a74 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005c3e:	2300      	movs	r3, #0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	3718      	adds	r7, #24
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}
 8005c48:	e000ed00 	.word	0xe000ed00
 8005c4c:	410fc271 	.word	0x410fc271
 8005c50:	410fc270 	.word	0x410fc270
 8005c54:	e000e400 	.word	0xe000e400
 8005c58:	200003a0 	.word	0x200003a0
 8005c5c:	200003a4 	.word	0x200003a4
 8005c60:	e000ed20 	.word	0xe000ed20
 8005c64:	20000010 	.word	0x20000010
 8005c68:	e000ef34 	.word	0xe000ef34

08005c6c <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b087      	sub	sp, #28
 8005c70:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005c72:	4b38      	ldr	r3, [pc, #224]	@ (8005d54 <vInitPrioGroupValue+0xe8>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a38      	ldr	r2, [pc, #224]	@ (8005d58 <vInitPrioGroupValue+0xec>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d10b      	bne.n	8005c94 <vInitPrioGroupValue+0x28>
        __asm volatile
 8005c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c80:	f383 8811 	msr	BASEPRI, r3
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	613b      	str	r3, [r7, #16]
    }
 8005c8e:	bf00      	nop
 8005c90:	bf00      	nop
 8005c92:	e7fd      	b.n	8005c90 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005c94:	4b2f      	ldr	r3, [pc, #188]	@ (8005d54 <vInitPrioGroupValue+0xe8>)
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a30      	ldr	r2, [pc, #192]	@ (8005d5c <vInitPrioGroupValue+0xf0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d10b      	bne.n	8005cb6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	60fb      	str	r3, [r7, #12]
    }
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	e7fd      	b.n	8005cb2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <vInitPrioGroupValue+0xf4>)
 8005cb8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	22ff      	movs	r2, #255	@ 0xff
 8005cc6:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005cd0:	78fb      	ldrb	r3, [r7, #3]
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005cd8:	b2da      	uxtb	r2, r3
 8005cda:	4b22      	ldr	r3, [pc, #136]	@ (8005d64 <vInitPrioGroupValue+0xf8>)
 8005cdc:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005cde:	4b22      	ldr	r3, [pc, #136]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005ce0:	2207      	movs	r2, #7
 8005ce2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ce4:	e009      	b.n	8005cfa <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8005ce6:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005cee:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	005b      	lsls	r3, r3, #1
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005cfa:	78fb      	ldrb	r3, [r7, #3]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d02:	2b80      	cmp	r3, #128	@ 0x80
 8005d04:	d0ef      	beq.n	8005ce6 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005d06:	4b18      	ldr	r3, [pc, #96]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f1c3 0307 	rsb	r3, r3, #7
 8005d0e:	2b04      	cmp	r3, #4
 8005d10:	d00b      	beq.n	8005d2a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8005d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d16:	f383 8811 	msr	BASEPRI, r3
 8005d1a:	f3bf 8f6f 	isb	sy
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	60bb      	str	r3, [r7, #8]
    }
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	e7fd      	b.n	8005d26 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	021b      	lsls	r3, r3, #8
 8005d30:	4a0d      	ldr	r2, [pc, #52]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005d32:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005d34:	4b0c      	ldr	r3, [pc, #48]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005d68 <vInitPrioGroupValue+0xfc>)
 8005d3e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8005d48:	bf00      	nop
 8005d4a:	371c      	adds	r7, #28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr
 8005d54:	e000ed00 	.word	0xe000ed00
 8005d58:	410fc271 	.word	0x410fc271
 8005d5c:	410fc270 	.word	0x410fc270
 8005d60:	e000e400 	.word	0xe000e400
 8005d64:	200003a0 	.word	0x200003a0
 8005d68:	200003a4 	.word	0x200003a4

08005d6c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
        __asm volatile
 8005d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	607b      	str	r3, [r7, #4]
    }
 8005d84:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005d86:	4b10      	ldr	r3, [pc, #64]	@ (8005dc8 <vPortEnterCritical+0x5c>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8005dc8 <vPortEnterCritical+0x5c>)
 8005d8e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005d90:	4b0d      	ldr	r3, [pc, #52]	@ (8005dc8 <vPortEnterCritical+0x5c>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d110      	bne.n	8005dba <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d98:	4b0c      	ldr	r3, [pc, #48]	@ (8005dcc <vPortEnterCritical+0x60>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00b      	beq.n	8005dba <vPortEnterCritical+0x4e>
        __asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	603b      	str	r3, [r7, #0]
    }
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	e7fd      	b.n	8005db6 <vPortEnterCritical+0x4a>
    }
}
 8005dba:	bf00      	nop
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
 8005dc6:	bf00      	nop
 8005dc8:	20000010 	.word	0x20000010
 8005dcc:	e000ed04 	.word	0xe000ed04

08005dd0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005dd6:	4b12      	ldr	r3, [pc, #72]	@ (8005e20 <vPortExitCritical+0x50>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10b      	bne.n	8005df6 <vPortExitCritical+0x26>
        __asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	607b      	str	r3, [r7, #4]
    }
 8005df0:	bf00      	nop
 8005df2:	bf00      	nop
 8005df4:	e7fd      	b.n	8005df2 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005df6:	4b0a      	ldr	r3, [pc, #40]	@ (8005e20 <vPortExitCritical+0x50>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	4a08      	ldr	r2, [pc, #32]	@ (8005e20 <vPortExitCritical+0x50>)
 8005dfe:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005e00:	4b07      	ldr	r3, [pc, #28]	@ (8005e20 <vPortExitCritical+0x50>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d105      	bne.n	8005e14 <vPortExitCritical+0x44>
 8005e08:	2300      	movs	r3, #0
 8005e0a:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	f383 8811 	msr	BASEPRI, r3
    }
 8005e12:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005e14:	bf00      	nop
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	20000010 	.word	0x20000010
	...

08005e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005e30:	f3ef 8009 	mrs	r0, PSP
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	4b15      	ldr	r3, [pc, #84]	@ (8005e90 <pxCurrentTCBConst>)
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	f01e 0f10 	tst.w	lr, #16
 8005e40:	bf08      	it	eq
 8005e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4a:	6010      	str	r0, [r2, #0]
 8005e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005e50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005e54:	f380 8811 	msr	BASEPRI, r0
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	f3bf 8f6f 	isb	sy
 8005e60:	f7fe fe4e 	bl	8004b00 <vTaskSwitchContext>
 8005e64:	f04f 0000 	mov.w	r0, #0
 8005e68:	f380 8811 	msr	BASEPRI, r0
 8005e6c:	bc09      	pop	{r0, r3}
 8005e6e:	6819      	ldr	r1, [r3, #0]
 8005e70:	6808      	ldr	r0, [r1, #0]
 8005e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e76:	f01e 0f10 	tst.w	lr, #16
 8005e7a:	bf08      	it	eq
 8005e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005e80:	f380 8809 	msr	PSP, r0
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	f3af 8000 	nop.w

08005e90 <pxCurrentTCBConst>:
 8005e90:	20000260 	.word	0x20000260
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop

08005e98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
        __asm volatile
 8005e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea2:	f383 8811 	msr	BASEPRI, r3
 8005ea6:	f3bf 8f6f 	isb	sy
 8005eaa:	f3bf 8f4f 	dsb	sy
 8005eae:	607b      	str	r3, [r7, #4]
    }
 8005eb0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005eb2:	f7fe fd6b 	bl	800498c <xTaskIncrementTick>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005ebc:	4b06      	ldr	r3, [pc, #24]	@ (8005ed8 <SysTick_Handler+0x40>)
 8005ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	f383 8811 	msr	BASEPRI, r3
    }
 8005ece:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8005ed0:	bf00      	nop
 8005ed2:	3708      	adds	r7, #8
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	e000ed04 	.word	0xe000ed04

08005edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8005f10 <vPortSetupTimerInterrupt+0x34>)
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8005f14 <vPortSetupTimerInterrupt+0x38>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005eec:	4b0a      	ldr	r3, [pc, #40]	@ (8005f18 <vPortSetupTimerInterrupt+0x3c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a0a      	ldr	r2, [pc, #40]	@ (8005f1c <vPortSetupTimerInterrupt+0x40>)
 8005ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ef6:	099b      	lsrs	r3, r3, #6
 8005ef8:	4a09      	ldr	r2, [pc, #36]	@ (8005f20 <vPortSetupTimerInterrupt+0x44>)
 8005efa:	3b01      	subs	r3, #1
 8005efc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005efe:	4b04      	ldr	r3, [pc, #16]	@ (8005f10 <vPortSetupTimerInterrupt+0x34>)
 8005f00:	2207      	movs	r2, #7
 8005f02:	601a      	str	r2, [r3, #0]
}
 8005f04:	bf00      	nop
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	e000e010 	.word	0xe000e010
 8005f14:	e000e018 	.word	0xe000e018
 8005f18:	20000000 	.word	0x20000000
 8005f1c:	10624dd3 	.word	0x10624dd3
 8005f20:	e000e014 	.word	0xe000e014

08005f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005f24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005f34 <vPortEnableVFP+0x10>
 8005f28:	6801      	ldr	r1, [r0, #0]
 8005f2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005f2e:	6001      	str	r1, [r0, #0]
 8005f30:	4770      	bx	lr
 8005f32:	0000      	.short	0x0000
 8005f34:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005f38:	bf00      	nop
 8005f3a:	bf00      	nop

08005f3c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8005f42:	f3ef 8305 	mrs	r3, IPSR
 8005f46:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2b0f      	cmp	r3, #15
 8005f4c:	d915      	bls.n	8005f7a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005f4e:	4a18      	ldr	r2, [pc, #96]	@ (8005fb0 <vPortValidateInterruptPriority+0x74>)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005f58:	4b16      	ldr	r3, [pc, #88]	@ (8005fb4 <vPortValidateInterruptPriority+0x78>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	7afa      	ldrb	r2, [r7, #11]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d20b      	bcs.n	8005f7a <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 8005f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f66:	f383 8811 	msr	BASEPRI, r3
 8005f6a:	f3bf 8f6f 	isb	sy
 8005f6e:	f3bf 8f4f 	dsb	sy
 8005f72:	607b      	str	r3, [r7, #4]
    }
 8005f74:	bf00      	nop
 8005f76:	bf00      	nop
 8005f78:	e7fd      	b.n	8005f76 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005f7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005fb8 <vPortValidateInterruptPriority+0x7c>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005f82:	4b0e      	ldr	r3, [pc, #56]	@ (8005fbc <vPortValidateInterruptPriority+0x80>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d90b      	bls.n	8005fa2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 8005f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8e:	f383 8811 	msr	BASEPRI, r3
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	603b      	str	r3, [r7, #0]
    }
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	e7fd      	b.n	8005f9e <vPortValidateInterruptPriority+0x62>
    }
 8005fa2:	bf00      	nop
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	e000e3f0 	.word	0xe000e3f0
 8005fb4:	200003a0 	.word	0x200003a0
 8005fb8:	e000ed0c 	.word	0xe000ed0c
 8005fbc:	200003a4 	.word	0x200003a4

08005fc0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b08a      	sub	sp, #40	@ 0x28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8005fcc:	f7fe fc22 	bl	8004814 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005fd0:	4b66      	ldr	r3, [pc, #408]	@ (800616c <pvPortMalloc+0x1ac>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d101      	bne.n	8005fdc <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005fd8:	f000 f938 	bl	800624c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005fdc:	4b64      	ldr	r3, [pc, #400]	@ (8006170 <pvPortMalloc+0x1b0>)
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f040 80a9 	bne.w	800613c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d02e      	beq.n	800604e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8005ff0:	2208      	movs	r2, #8
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d228      	bcs.n	800604e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8005ffc:	2208      	movs	r2, #8
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4413      	add	r3, r2
 8006002:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	2b00      	cmp	r3, #0
 800600c:	d022      	beq.n	8006054 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f023 0307 	bic.w	r3, r3, #7
 8006014:	3308      	adds	r3, #8
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	429a      	cmp	r2, r3
 800601a:	d215      	bcs.n	8006048 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f023 0307 	bic.w	r3, r3, #7
 8006022:	3308      	adds	r3, #8
 8006024:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f003 0307 	and.w	r3, r3, #7
 800602c:	2b00      	cmp	r3, #0
 800602e:	d011      	beq.n	8006054 <pvPortMalloc+0x94>
        __asm volatile
 8006030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006034:	f383 8811 	msr	BASEPRI, r3
 8006038:	f3bf 8f6f 	isb	sy
 800603c:	f3bf 8f4f 	dsb	sy
 8006040:	617b      	str	r3, [r7, #20]
    }
 8006042:	bf00      	nop
 8006044:	bf00      	nop
 8006046:	e7fd      	b.n	8006044 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8006048:	2300      	movs	r3, #0
 800604a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800604c:	e002      	b.n	8006054 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800604e:	2300      	movs	r3, #0
 8006050:	607b      	str	r3, [r7, #4]
 8006052:	e000      	b.n	8006056 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006054:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d06f      	beq.n	800613c <pvPortMalloc+0x17c>
 800605c:	4b45      	ldr	r3, [pc, #276]	@ (8006174 <pvPortMalloc+0x1b4>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	429a      	cmp	r2, r3
 8006064:	d86a      	bhi.n	800613c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006066:	4b44      	ldr	r3, [pc, #272]	@ (8006178 <pvPortMalloc+0x1b8>)
 8006068:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800606a:	4b43      	ldr	r3, [pc, #268]	@ (8006178 <pvPortMalloc+0x1b8>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006070:	e004      	b.n	800607c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800607c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	429a      	cmp	r2, r3
 8006084:	d903      	bls.n	800608e <pvPortMalloc+0xce>
 8006086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1f1      	bne.n	8006072 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800608e:	4b37      	ldr	r3, [pc, #220]	@ (800616c <pvPortMalloc+0x1ac>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006094:	429a      	cmp	r2, r3
 8006096:	d051      	beq.n	800613c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2208      	movs	r2, #8
 800609e:	4413      	add	r3, r2
 80060a0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	6a3b      	ldr	r3, [r7, #32]
 80060a8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80060aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ac:	685a      	ldr	r2, [r3, #4]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	1ad2      	subs	r2, r2, r3
 80060b2:	2308      	movs	r3, #8
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d920      	bls.n	80060fc <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80060ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4413      	add	r3, r2
 80060c0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	f003 0307 	and.w	r3, r3, #7
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00b      	beq.n	80060e4 <pvPortMalloc+0x124>
        __asm volatile
 80060cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d0:	f383 8811 	msr	BASEPRI, r3
 80060d4:	f3bf 8f6f 	isb	sy
 80060d8:	f3bf 8f4f 	dsb	sy
 80060dc:	613b      	str	r3, [r7, #16]
    }
 80060de:	bf00      	nop
 80060e0:	bf00      	nop
 80060e2:	e7fd      	b.n	80060e0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80060e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	1ad2      	subs	r2, r2, r3
 80060ec:	69bb      	ldr	r3, [r7, #24]
 80060ee:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80060f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80060f6:	69b8      	ldr	r0, [r7, #24]
 80060f8:	f000 f90a 	bl	8006310 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80060fc:	4b1d      	ldr	r3, [pc, #116]	@ (8006174 <pvPortMalloc+0x1b4>)
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	4a1b      	ldr	r2, [pc, #108]	@ (8006174 <pvPortMalloc+0x1b4>)
 8006108:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800610a:	4b1a      	ldr	r3, [pc, #104]	@ (8006174 <pvPortMalloc+0x1b4>)
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4b1b      	ldr	r3, [pc, #108]	@ (800617c <pvPortMalloc+0x1bc>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	429a      	cmp	r2, r3
 8006114:	d203      	bcs.n	800611e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006116:	4b17      	ldr	r3, [pc, #92]	@ (8006174 <pvPortMalloc+0x1b4>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a18      	ldr	r2, [pc, #96]	@ (800617c <pvPortMalloc+0x1bc>)
 800611c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800611e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006120:	685a      	ldr	r2, [r3, #4]
 8006122:	4b13      	ldr	r3, [pc, #76]	@ (8006170 <pvPortMalloc+0x1b0>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	431a      	orrs	r2, r3
 8006128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800612c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006132:	4b13      	ldr	r3, [pc, #76]	@ (8006180 <pvPortMalloc+0x1c0>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3301      	adds	r3, #1
 8006138:	4a11      	ldr	r2, [pc, #68]	@ (8006180 <pvPortMalloc+0x1c0>)
 800613a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800613c:	f7fe fb78 	bl	8004830 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	f003 0307 	and.w	r3, r3, #7
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00b      	beq.n	8006162 <pvPortMalloc+0x1a2>
        __asm volatile
 800614a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	60fb      	str	r3, [r7, #12]
    }
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	e7fd      	b.n	800615e <pvPortMalloc+0x19e>
    return pvReturn;
 8006162:	69fb      	ldr	r3, [r7, #28]
}
 8006164:	4618      	mov	r0, r3
 8006166:	3728      	adds	r7, #40	@ 0x28
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}
 800616c:	20012fb0 	.word	0x20012fb0
 8006170:	20012fc4 	.word	0x20012fc4
 8006174:	20012fb4 	.word	0x20012fb4
 8006178:	20012fa8 	.word	0x20012fa8
 800617c:	20012fb8 	.word	0x20012fb8
 8006180:	20012fbc 	.word	0x20012fbc

08006184 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d04f      	beq.n	8006236 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006196:	2308      	movs	r3, #8
 8006198:	425b      	negs	r3, r3
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4413      	add	r3, r2
 800619e:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	4b25      	ldr	r3, [pc, #148]	@ (8006240 <vPortFree+0xbc>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d10b      	bne.n	80061ca <vPortFree+0x46>
        __asm volatile
 80061b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b6:	f383 8811 	msr	BASEPRI, r3
 80061ba:	f3bf 8f6f 	isb	sy
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	60fb      	str	r3, [r7, #12]
    }
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	e7fd      	b.n	80061c6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00b      	beq.n	80061ea <vPortFree+0x66>
        __asm volatile
 80061d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d6:	f383 8811 	msr	BASEPRI, r3
 80061da:	f3bf 8f6f 	isb	sy
 80061de:	f3bf 8f4f 	dsb	sy
 80061e2:	60bb      	str	r3, [r7, #8]
    }
 80061e4:	bf00      	nop
 80061e6:	bf00      	nop
 80061e8:	e7fd      	b.n	80061e6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	4b14      	ldr	r3, [pc, #80]	@ (8006240 <vPortFree+0xbc>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4013      	ands	r3, r2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d01e      	beq.n	8006236 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d11a      	bne.n	8006236 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	4b0e      	ldr	r3, [pc, #56]	@ (8006240 <vPortFree+0xbc>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	43db      	mvns	r3, r3
 800620a:	401a      	ands	r2, r3
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8006210:	f7fe fb00 	bl	8004814 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	685a      	ldr	r2, [r3, #4]
 8006218:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <vPortFree+0xc0>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4413      	add	r3, r2
 800621e:	4a09      	ldr	r2, [pc, #36]	@ (8006244 <vPortFree+0xc0>)
 8006220:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006222:	6938      	ldr	r0, [r7, #16]
 8006224:	f000 f874 	bl	8006310 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006228:	4b07      	ldr	r3, [pc, #28]	@ (8006248 <vPortFree+0xc4>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	3301      	adds	r3, #1
 800622e:	4a06      	ldr	r2, [pc, #24]	@ (8006248 <vPortFree+0xc4>)
 8006230:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006232:	f7fe fafd 	bl	8004830 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006236:	bf00      	nop
 8006238:	3718      	adds	r7, #24
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20012fc4 	.word	0x20012fc4
 8006244:	20012fb4 	.word	0x20012fb4
 8006248:	20012fc0 	.word	0x20012fc0

0800624c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006252:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8006256:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8006258:	4b27      	ldr	r3, [pc, #156]	@ (80062f8 <prvHeapInit+0xac>)
 800625a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00c      	beq.n	8006280 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	3307      	adds	r3, #7
 800626a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f023 0307 	bic.w	r3, r3, #7
 8006272:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	4a1f      	ldr	r2, [pc, #124]	@ (80062f8 <prvHeapInit+0xac>)
 800627c:	4413      	add	r3, r2
 800627e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006284:	4a1d      	ldr	r2, [pc, #116]	@ (80062fc <prvHeapInit+0xb0>)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800628a:	4b1c      	ldr	r3, [pc, #112]	@ (80062fc <prvHeapInit+0xb0>)
 800628c:	2200      	movs	r2, #0
 800628e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68ba      	ldr	r2, [r7, #8]
 8006294:	4413      	add	r3, r2
 8006296:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006298:	2208      	movs	r2, #8
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	1a9b      	subs	r3, r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0307 	bic.w	r3, r3, #7
 80062a6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	4a15      	ldr	r2, [pc, #84]	@ (8006300 <prvHeapInit+0xb4>)
 80062ac:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80062ae:	4b14      	ldr	r3, [pc, #80]	@ (8006300 <prvHeapInit+0xb4>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2200      	movs	r2, #0
 80062b4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80062b6:	4b12      	ldr	r3, [pc, #72]	@ (8006300 <prvHeapInit+0xb4>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2200      	movs	r2, #0
 80062bc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	68fa      	ldr	r2, [r7, #12]
 80062c6:	1ad2      	subs	r2, r2, r3
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80062cc:	4b0c      	ldr	r3, [pc, #48]	@ (8006300 <prvHeapInit+0xb4>)
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006304 <prvHeapInit+0xb8>)
 80062da:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	4a09      	ldr	r2, [pc, #36]	@ (8006308 <prvHeapInit+0xbc>)
 80062e2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80062e4:	4b09      	ldr	r3, [pc, #36]	@ (800630c <prvHeapInit+0xc0>)
 80062e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80062ea:	601a      	str	r2, [r3, #0]
}
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	200003a8 	.word	0x200003a8
 80062fc:	20012fa8 	.word	0x20012fa8
 8006300:	20012fb0 	.word	0x20012fb0
 8006304:	20012fb8 	.word	0x20012fb8
 8006308:	20012fb4 	.word	0x20012fb4
 800630c:	20012fc4 	.word	0x20012fc4

08006310 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006310:	b480      	push	{r7}
 8006312:	b085      	sub	sp, #20
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006318:	4b28      	ldr	r3, [pc, #160]	@ (80063bc <prvInsertBlockIntoFreeList+0xac>)
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	e002      	b.n	8006324 <prvInsertBlockIntoFreeList+0x14>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	429a      	cmp	r2, r3
 800632c:	d8f7      	bhi.n	800631e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	68ba      	ldr	r2, [r7, #8]
 8006338:	4413      	add	r3, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	429a      	cmp	r2, r3
 800633e:	d108      	bne.n	8006352 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	441a      	add	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	68ba      	ldr	r2, [r7, #8]
 800635c:	441a      	add	r2, r3
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d118      	bne.n	8006398 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	4b15      	ldr	r3, [pc, #84]	@ (80063c0 <prvInsertBlockIntoFreeList+0xb0>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	429a      	cmp	r2, r3
 8006370:	d00d      	beq.n	800638e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685a      	ldr	r2, [r3, #4]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	441a      	add	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	e008      	b.n	80063a0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800638e:	4b0c      	ldr	r3, [pc, #48]	@ (80063c0 <prvInsertBlockIntoFreeList+0xb0>)
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	601a      	str	r2, [r3, #0]
 8006396:	e003      	b.n	80063a0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d002      	beq.n	80063ae <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	20012fa8 	.word	0x20012fa8
 80063c0:	20012fb0 	.word	0x20012fb0

080063c4 <siprintf>:
 80063c4:	b40e      	push	{r1, r2, r3}
 80063c6:	b500      	push	{lr}
 80063c8:	b09c      	sub	sp, #112	@ 0x70
 80063ca:	ab1d      	add	r3, sp, #116	@ 0x74
 80063cc:	9002      	str	r0, [sp, #8]
 80063ce:	9006      	str	r0, [sp, #24]
 80063d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80063d4:	4809      	ldr	r0, [pc, #36]	@ (80063fc <siprintf+0x38>)
 80063d6:	9107      	str	r1, [sp, #28]
 80063d8:	9104      	str	r1, [sp, #16]
 80063da:	4909      	ldr	r1, [pc, #36]	@ (8006400 <siprintf+0x3c>)
 80063dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80063e0:	9105      	str	r1, [sp, #20]
 80063e2:	6800      	ldr	r0, [r0, #0]
 80063e4:	9301      	str	r3, [sp, #4]
 80063e6:	a902      	add	r1, sp, #8
 80063e8:	f000 f9a2 	bl	8006730 <_svfiprintf_r>
 80063ec:	9b02      	ldr	r3, [sp, #8]
 80063ee:	2200      	movs	r2, #0
 80063f0:	701a      	strb	r2, [r3, #0]
 80063f2:	b01c      	add	sp, #112	@ 0x70
 80063f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80063f8:	b003      	add	sp, #12
 80063fa:	4770      	bx	lr
 80063fc:	20000014 	.word	0x20000014
 8006400:	ffff0208 	.word	0xffff0208

08006404 <memset>:
 8006404:	4402      	add	r2, r0
 8006406:	4603      	mov	r3, r0
 8006408:	4293      	cmp	r3, r2
 800640a:	d100      	bne.n	800640e <memset+0xa>
 800640c:	4770      	bx	lr
 800640e:	f803 1b01 	strb.w	r1, [r3], #1
 8006412:	e7f9      	b.n	8006408 <memset+0x4>

08006414 <__errno>:
 8006414:	4b01      	ldr	r3, [pc, #4]	@ (800641c <__errno+0x8>)
 8006416:	6818      	ldr	r0, [r3, #0]
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	20000014 	.word	0x20000014

08006420 <__libc_init_array>:
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	4d0d      	ldr	r5, [pc, #52]	@ (8006458 <__libc_init_array+0x38>)
 8006424:	4c0d      	ldr	r4, [pc, #52]	@ (800645c <__libc_init_array+0x3c>)
 8006426:	1b64      	subs	r4, r4, r5
 8006428:	10a4      	asrs	r4, r4, #2
 800642a:	2600      	movs	r6, #0
 800642c:	42a6      	cmp	r6, r4
 800642e:	d109      	bne.n	8006444 <__libc_init_array+0x24>
 8006430:	4d0b      	ldr	r5, [pc, #44]	@ (8006460 <__libc_init_array+0x40>)
 8006432:	4c0c      	ldr	r4, [pc, #48]	@ (8006464 <__libc_init_array+0x44>)
 8006434:	f000 fc66 	bl	8006d04 <_init>
 8006438:	1b64      	subs	r4, r4, r5
 800643a:	10a4      	asrs	r4, r4, #2
 800643c:	2600      	movs	r6, #0
 800643e:	42a6      	cmp	r6, r4
 8006440:	d105      	bne.n	800644e <__libc_init_array+0x2e>
 8006442:	bd70      	pop	{r4, r5, r6, pc}
 8006444:	f855 3b04 	ldr.w	r3, [r5], #4
 8006448:	4798      	blx	r3
 800644a:	3601      	adds	r6, #1
 800644c:	e7ee      	b.n	800642c <__libc_init_array+0xc>
 800644e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006452:	4798      	blx	r3
 8006454:	3601      	adds	r6, #1
 8006456:	e7f2      	b.n	800643e <__libc_init_array+0x1e>
 8006458:	08006e50 	.word	0x08006e50
 800645c:	08006e50 	.word	0x08006e50
 8006460:	08006e50 	.word	0x08006e50
 8006464:	08006e54 	.word	0x08006e54

08006468 <__retarget_lock_acquire_recursive>:
 8006468:	4770      	bx	lr

0800646a <__retarget_lock_release_recursive>:
 800646a:	4770      	bx	lr

0800646c <memcpy>:
 800646c:	440a      	add	r2, r1
 800646e:	4291      	cmp	r1, r2
 8006470:	f100 33ff 	add.w	r3, r0, #4294967295
 8006474:	d100      	bne.n	8006478 <memcpy+0xc>
 8006476:	4770      	bx	lr
 8006478:	b510      	push	{r4, lr}
 800647a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800647e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006482:	4291      	cmp	r1, r2
 8006484:	d1f9      	bne.n	800647a <memcpy+0xe>
 8006486:	bd10      	pop	{r4, pc}

08006488 <_free_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4605      	mov	r5, r0
 800648c:	2900      	cmp	r1, #0
 800648e:	d041      	beq.n	8006514 <_free_r+0x8c>
 8006490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006494:	1f0c      	subs	r4, r1, #4
 8006496:	2b00      	cmp	r3, #0
 8006498:	bfb8      	it	lt
 800649a:	18e4      	addlt	r4, r4, r3
 800649c:	f000 f8e0 	bl	8006660 <__malloc_lock>
 80064a0:	4a1d      	ldr	r2, [pc, #116]	@ (8006518 <_free_r+0x90>)
 80064a2:	6813      	ldr	r3, [r2, #0]
 80064a4:	b933      	cbnz	r3, 80064b4 <_free_r+0x2c>
 80064a6:	6063      	str	r3, [r4, #4]
 80064a8:	6014      	str	r4, [r2, #0]
 80064aa:	4628      	mov	r0, r5
 80064ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064b0:	f000 b8dc 	b.w	800666c <__malloc_unlock>
 80064b4:	42a3      	cmp	r3, r4
 80064b6:	d908      	bls.n	80064ca <_free_r+0x42>
 80064b8:	6820      	ldr	r0, [r4, #0]
 80064ba:	1821      	adds	r1, r4, r0
 80064bc:	428b      	cmp	r3, r1
 80064be:	bf01      	itttt	eq
 80064c0:	6819      	ldreq	r1, [r3, #0]
 80064c2:	685b      	ldreq	r3, [r3, #4]
 80064c4:	1809      	addeq	r1, r1, r0
 80064c6:	6021      	streq	r1, [r4, #0]
 80064c8:	e7ed      	b.n	80064a6 <_free_r+0x1e>
 80064ca:	461a      	mov	r2, r3
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	b10b      	cbz	r3, 80064d4 <_free_r+0x4c>
 80064d0:	42a3      	cmp	r3, r4
 80064d2:	d9fa      	bls.n	80064ca <_free_r+0x42>
 80064d4:	6811      	ldr	r1, [r2, #0]
 80064d6:	1850      	adds	r0, r2, r1
 80064d8:	42a0      	cmp	r0, r4
 80064da:	d10b      	bne.n	80064f4 <_free_r+0x6c>
 80064dc:	6820      	ldr	r0, [r4, #0]
 80064de:	4401      	add	r1, r0
 80064e0:	1850      	adds	r0, r2, r1
 80064e2:	4283      	cmp	r3, r0
 80064e4:	6011      	str	r1, [r2, #0]
 80064e6:	d1e0      	bne.n	80064aa <_free_r+0x22>
 80064e8:	6818      	ldr	r0, [r3, #0]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	6053      	str	r3, [r2, #4]
 80064ee:	4408      	add	r0, r1
 80064f0:	6010      	str	r0, [r2, #0]
 80064f2:	e7da      	b.n	80064aa <_free_r+0x22>
 80064f4:	d902      	bls.n	80064fc <_free_r+0x74>
 80064f6:	230c      	movs	r3, #12
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	e7d6      	b.n	80064aa <_free_r+0x22>
 80064fc:	6820      	ldr	r0, [r4, #0]
 80064fe:	1821      	adds	r1, r4, r0
 8006500:	428b      	cmp	r3, r1
 8006502:	bf04      	itt	eq
 8006504:	6819      	ldreq	r1, [r3, #0]
 8006506:	685b      	ldreq	r3, [r3, #4]
 8006508:	6063      	str	r3, [r4, #4]
 800650a:	bf04      	itt	eq
 800650c:	1809      	addeq	r1, r1, r0
 800650e:	6021      	streq	r1, [r4, #0]
 8006510:	6054      	str	r4, [r2, #4]
 8006512:	e7ca      	b.n	80064aa <_free_r+0x22>
 8006514:	bd38      	pop	{r3, r4, r5, pc}
 8006516:	bf00      	nop
 8006518:	2001310c 	.word	0x2001310c

0800651c <sbrk_aligned>:
 800651c:	b570      	push	{r4, r5, r6, lr}
 800651e:	4e0f      	ldr	r6, [pc, #60]	@ (800655c <sbrk_aligned+0x40>)
 8006520:	460c      	mov	r4, r1
 8006522:	6831      	ldr	r1, [r6, #0]
 8006524:	4605      	mov	r5, r0
 8006526:	b911      	cbnz	r1, 800652e <sbrk_aligned+0x12>
 8006528:	f000 fba6 	bl	8006c78 <_sbrk_r>
 800652c:	6030      	str	r0, [r6, #0]
 800652e:	4621      	mov	r1, r4
 8006530:	4628      	mov	r0, r5
 8006532:	f000 fba1 	bl	8006c78 <_sbrk_r>
 8006536:	1c43      	adds	r3, r0, #1
 8006538:	d103      	bne.n	8006542 <sbrk_aligned+0x26>
 800653a:	f04f 34ff 	mov.w	r4, #4294967295
 800653e:	4620      	mov	r0, r4
 8006540:	bd70      	pop	{r4, r5, r6, pc}
 8006542:	1cc4      	adds	r4, r0, #3
 8006544:	f024 0403 	bic.w	r4, r4, #3
 8006548:	42a0      	cmp	r0, r4
 800654a:	d0f8      	beq.n	800653e <sbrk_aligned+0x22>
 800654c:	1a21      	subs	r1, r4, r0
 800654e:	4628      	mov	r0, r5
 8006550:	f000 fb92 	bl	8006c78 <_sbrk_r>
 8006554:	3001      	adds	r0, #1
 8006556:	d1f2      	bne.n	800653e <sbrk_aligned+0x22>
 8006558:	e7ef      	b.n	800653a <sbrk_aligned+0x1e>
 800655a:	bf00      	nop
 800655c:	20013108 	.word	0x20013108

08006560 <_malloc_r>:
 8006560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006564:	1ccd      	adds	r5, r1, #3
 8006566:	f025 0503 	bic.w	r5, r5, #3
 800656a:	3508      	adds	r5, #8
 800656c:	2d0c      	cmp	r5, #12
 800656e:	bf38      	it	cc
 8006570:	250c      	movcc	r5, #12
 8006572:	2d00      	cmp	r5, #0
 8006574:	4606      	mov	r6, r0
 8006576:	db01      	blt.n	800657c <_malloc_r+0x1c>
 8006578:	42a9      	cmp	r1, r5
 800657a:	d904      	bls.n	8006586 <_malloc_r+0x26>
 800657c:	230c      	movs	r3, #12
 800657e:	6033      	str	r3, [r6, #0]
 8006580:	2000      	movs	r0, #0
 8006582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006586:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800665c <_malloc_r+0xfc>
 800658a:	f000 f869 	bl	8006660 <__malloc_lock>
 800658e:	f8d8 3000 	ldr.w	r3, [r8]
 8006592:	461c      	mov	r4, r3
 8006594:	bb44      	cbnz	r4, 80065e8 <_malloc_r+0x88>
 8006596:	4629      	mov	r1, r5
 8006598:	4630      	mov	r0, r6
 800659a:	f7ff ffbf 	bl	800651c <sbrk_aligned>
 800659e:	1c43      	adds	r3, r0, #1
 80065a0:	4604      	mov	r4, r0
 80065a2:	d158      	bne.n	8006656 <_malloc_r+0xf6>
 80065a4:	f8d8 4000 	ldr.w	r4, [r8]
 80065a8:	4627      	mov	r7, r4
 80065aa:	2f00      	cmp	r7, #0
 80065ac:	d143      	bne.n	8006636 <_malloc_r+0xd6>
 80065ae:	2c00      	cmp	r4, #0
 80065b0:	d04b      	beq.n	800664a <_malloc_r+0xea>
 80065b2:	6823      	ldr	r3, [r4, #0]
 80065b4:	4639      	mov	r1, r7
 80065b6:	4630      	mov	r0, r6
 80065b8:	eb04 0903 	add.w	r9, r4, r3
 80065bc:	f000 fb5c 	bl	8006c78 <_sbrk_r>
 80065c0:	4581      	cmp	r9, r0
 80065c2:	d142      	bne.n	800664a <_malloc_r+0xea>
 80065c4:	6821      	ldr	r1, [r4, #0]
 80065c6:	1a6d      	subs	r5, r5, r1
 80065c8:	4629      	mov	r1, r5
 80065ca:	4630      	mov	r0, r6
 80065cc:	f7ff ffa6 	bl	800651c <sbrk_aligned>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d03a      	beq.n	800664a <_malloc_r+0xea>
 80065d4:	6823      	ldr	r3, [r4, #0]
 80065d6:	442b      	add	r3, r5
 80065d8:	6023      	str	r3, [r4, #0]
 80065da:	f8d8 3000 	ldr.w	r3, [r8]
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	bb62      	cbnz	r2, 800663c <_malloc_r+0xdc>
 80065e2:	f8c8 7000 	str.w	r7, [r8]
 80065e6:	e00f      	b.n	8006608 <_malloc_r+0xa8>
 80065e8:	6822      	ldr	r2, [r4, #0]
 80065ea:	1b52      	subs	r2, r2, r5
 80065ec:	d420      	bmi.n	8006630 <_malloc_r+0xd0>
 80065ee:	2a0b      	cmp	r2, #11
 80065f0:	d917      	bls.n	8006622 <_malloc_r+0xc2>
 80065f2:	1961      	adds	r1, r4, r5
 80065f4:	42a3      	cmp	r3, r4
 80065f6:	6025      	str	r5, [r4, #0]
 80065f8:	bf18      	it	ne
 80065fa:	6059      	strne	r1, [r3, #4]
 80065fc:	6863      	ldr	r3, [r4, #4]
 80065fe:	bf08      	it	eq
 8006600:	f8c8 1000 	streq.w	r1, [r8]
 8006604:	5162      	str	r2, [r4, r5]
 8006606:	604b      	str	r3, [r1, #4]
 8006608:	4630      	mov	r0, r6
 800660a:	f000 f82f 	bl	800666c <__malloc_unlock>
 800660e:	f104 000b 	add.w	r0, r4, #11
 8006612:	1d23      	adds	r3, r4, #4
 8006614:	f020 0007 	bic.w	r0, r0, #7
 8006618:	1ac2      	subs	r2, r0, r3
 800661a:	bf1c      	itt	ne
 800661c:	1a1b      	subne	r3, r3, r0
 800661e:	50a3      	strne	r3, [r4, r2]
 8006620:	e7af      	b.n	8006582 <_malloc_r+0x22>
 8006622:	6862      	ldr	r2, [r4, #4]
 8006624:	42a3      	cmp	r3, r4
 8006626:	bf0c      	ite	eq
 8006628:	f8c8 2000 	streq.w	r2, [r8]
 800662c:	605a      	strne	r2, [r3, #4]
 800662e:	e7eb      	b.n	8006608 <_malloc_r+0xa8>
 8006630:	4623      	mov	r3, r4
 8006632:	6864      	ldr	r4, [r4, #4]
 8006634:	e7ae      	b.n	8006594 <_malloc_r+0x34>
 8006636:	463c      	mov	r4, r7
 8006638:	687f      	ldr	r7, [r7, #4]
 800663a:	e7b6      	b.n	80065aa <_malloc_r+0x4a>
 800663c:	461a      	mov	r2, r3
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	42a3      	cmp	r3, r4
 8006642:	d1fb      	bne.n	800663c <_malloc_r+0xdc>
 8006644:	2300      	movs	r3, #0
 8006646:	6053      	str	r3, [r2, #4]
 8006648:	e7de      	b.n	8006608 <_malloc_r+0xa8>
 800664a:	230c      	movs	r3, #12
 800664c:	6033      	str	r3, [r6, #0]
 800664e:	4630      	mov	r0, r6
 8006650:	f000 f80c 	bl	800666c <__malloc_unlock>
 8006654:	e794      	b.n	8006580 <_malloc_r+0x20>
 8006656:	6005      	str	r5, [r0, #0]
 8006658:	e7d6      	b.n	8006608 <_malloc_r+0xa8>
 800665a:	bf00      	nop
 800665c:	2001310c 	.word	0x2001310c

08006660 <__malloc_lock>:
 8006660:	4801      	ldr	r0, [pc, #4]	@ (8006668 <__malloc_lock+0x8>)
 8006662:	f7ff bf01 	b.w	8006468 <__retarget_lock_acquire_recursive>
 8006666:	bf00      	nop
 8006668:	20013104 	.word	0x20013104

0800666c <__malloc_unlock>:
 800666c:	4801      	ldr	r0, [pc, #4]	@ (8006674 <__malloc_unlock+0x8>)
 800666e:	f7ff befc 	b.w	800646a <__retarget_lock_release_recursive>
 8006672:	bf00      	nop
 8006674:	20013104 	.word	0x20013104

08006678 <__ssputs_r>:
 8006678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800667c:	688e      	ldr	r6, [r1, #8]
 800667e:	461f      	mov	r7, r3
 8006680:	42be      	cmp	r6, r7
 8006682:	680b      	ldr	r3, [r1, #0]
 8006684:	4682      	mov	sl, r0
 8006686:	460c      	mov	r4, r1
 8006688:	4690      	mov	r8, r2
 800668a:	d82d      	bhi.n	80066e8 <__ssputs_r+0x70>
 800668c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006690:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006694:	d026      	beq.n	80066e4 <__ssputs_r+0x6c>
 8006696:	6965      	ldr	r5, [r4, #20]
 8006698:	6909      	ldr	r1, [r1, #16]
 800669a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800669e:	eba3 0901 	sub.w	r9, r3, r1
 80066a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066a6:	1c7b      	adds	r3, r7, #1
 80066a8:	444b      	add	r3, r9
 80066aa:	106d      	asrs	r5, r5, #1
 80066ac:	429d      	cmp	r5, r3
 80066ae:	bf38      	it	cc
 80066b0:	461d      	movcc	r5, r3
 80066b2:	0553      	lsls	r3, r2, #21
 80066b4:	d527      	bpl.n	8006706 <__ssputs_r+0x8e>
 80066b6:	4629      	mov	r1, r5
 80066b8:	f7ff ff52 	bl	8006560 <_malloc_r>
 80066bc:	4606      	mov	r6, r0
 80066be:	b360      	cbz	r0, 800671a <__ssputs_r+0xa2>
 80066c0:	6921      	ldr	r1, [r4, #16]
 80066c2:	464a      	mov	r2, r9
 80066c4:	f7ff fed2 	bl	800646c <memcpy>
 80066c8:	89a3      	ldrh	r3, [r4, #12]
 80066ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066d2:	81a3      	strh	r3, [r4, #12]
 80066d4:	6126      	str	r6, [r4, #16]
 80066d6:	6165      	str	r5, [r4, #20]
 80066d8:	444e      	add	r6, r9
 80066da:	eba5 0509 	sub.w	r5, r5, r9
 80066de:	6026      	str	r6, [r4, #0]
 80066e0:	60a5      	str	r5, [r4, #8]
 80066e2:	463e      	mov	r6, r7
 80066e4:	42be      	cmp	r6, r7
 80066e6:	d900      	bls.n	80066ea <__ssputs_r+0x72>
 80066e8:	463e      	mov	r6, r7
 80066ea:	6820      	ldr	r0, [r4, #0]
 80066ec:	4632      	mov	r2, r6
 80066ee:	4641      	mov	r1, r8
 80066f0:	f000 faa8 	bl	8006c44 <memmove>
 80066f4:	68a3      	ldr	r3, [r4, #8]
 80066f6:	1b9b      	subs	r3, r3, r6
 80066f8:	60a3      	str	r3, [r4, #8]
 80066fa:	6823      	ldr	r3, [r4, #0]
 80066fc:	4433      	add	r3, r6
 80066fe:	6023      	str	r3, [r4, #0]
 8006700:	2000      	movs	r0, #0
 8006702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006706:	462a      	mov	r2, r5
 8006708:	f000 fac6 	bl	8006c98 <_realloc_r>
 800670c:	4606      	mov	r6, r0
 800670e:	2800      	cmp	r0, #0
 8006710:	d1e0      	bne.n	80066d4 <__ssputs_r+0x5c>
 8006712:	6921      	ldr	r1, [r4, #16]
 8006714:	4650      	mov	r0, sl
 8006716:	f7ff feb7 	bl	8006488 <_free_r>
 800671a:	230c      	movs	r3, #12
 800671c:	f8ca 3000 	str.w	r3, [sl]
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006726:	81a3      	strh	r3, [r4, #12]
 8006728:	f04f 30ff 	mov.w	r0, #4294967295
 800672c:	e7e9      	b.n	8006702 <__ssputs_r+0x8a>
	...

08006730 <_svfiprintf_r>:
 8006730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006734:	4698      	mov	r8, r3
 8006736:	898b      	ldrh	r3, [r1, #12]
 8006738:	061b      	lsls	r3, r3, #24
 800673a:	b09d      	sub	sp, #116	@ 0x74
 800673c:	4607      	mov	r7, r0
 800673e:	460d      	mov	r5, r1
 8006740:	4614      	mov	r4, r2
 8006742:	d510      	bpl.n	8006766 <_svfiprintf_r+0x36>
 8006744:	690b      	ldr	r3, [r1, #16]
 8006746:	b973      	cbnz	r3, 8006766 <_svfiprintf_r+0x36>
 8006748:	2140      	movs	r1, #64	@ 0x40
 800674a:	f7ff ff09 	bl	8006560 <_malloc_r>
 800674e:	6028      	str	r0, [r5, #0]
 8006750:	6128      	str	r0, [r5, #16]
 8006752:	b930      	cbnz	r0, 8006762 <_svfiprintf_r+0x32>
 8006754:	230c      	movs	r3, #12
 8006756:	603b      	str	r3, [r7, #0]
 8006758:	f04f 30ff 	mov.w	r0, #4294967295
 800675c:	b01d      	add	sp, #116	@ 0x74
 800675e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006762:	2340      	movs	r3, #64	@ 0x40
 8006764:	616b      	str	r3, [r5, #20]
 8006766:	2300      	movs	r3, #0
 8006768:	9309      	str	r3, [sp, #36]	@ 0x24
 800676a:	2320      	movs	r3, #32
 800676c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006770:	f8cd 800c 	str.w	r8, [sp, #12]
 8006774:	2330      	movs	r3, #48	@ 0x30
 8006776:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006914 <_svfiprintf_r+0x1e4>
 800677a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800677e:	f04f 0901 	mov.w	r9, #1
 8006782:	4623      	mov	r3, r4
 8006784:	469a      	mov	sl, r3
 8006786:	f813 2b01 	ldrb.w	r2, [r3], #1
 800678a:	b10a      	cbz	r2, 8006790 <_svfiprintf_r+0x60>
 800678c:	2a25      	cmp	r2, #37	@ 0x25
 800678e:	d1f9      	bne.n	8006784 <_svfiprintf_r+0x54>
 8006790:	ebba 0b04 	subs.w	fp, sl, r4
 8006794:	d00b      	beq.n	80067ae <_svfiprintf_r+0x7e>
 8006796:	465b      	mov	r3, fp
 8006798:	4622      	mov	r2, r4
 800679a:	4629      	mov	r1, r5
 800679c:	4638      	mov	r0, r7
 800679e:	f7ff ff6b 	bl	8006678 <__ssputs_r>
 80067a2:	3001      	adds	r0, #1
 80067a4:	f000 80a7 	beq.w	80068f6 <_svfiprintf_r+0x1c6>
 80067a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067aa:	445a      	add	r2, fp
 80067ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80067ae:	f89a 3000 	ldrb.w	r3, [sl]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f000 809f 	beq.w	80068f6 <_svfiprintf_r+0x1c6>
 80067b8:	2300      	movs	r3, #0
 80067ba:	f04f 32ff 	mov.w	r2, #4294967295
 80067be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067c2:	f10a 0a01 	add.w	sl, sl, #1
 80067c6:	9304      	str	r3, [sp, #16]
 80067c8:	9307      	str	r3, [sp, #28]
 80067ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80067d0:	4654      	mov	r4, sl
 80067d2:	2205      	movs	r2, #5
 80067d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067d8:	484e      	ldr	r0, [pc, #312]	@ (8006914 <_svfiprintf_r+0x1e4>)
 80067da:	f7f9 fd01 	bl	80001e0 <memchr>
 80067de:	9a04      	ldr	r2, [sp, #16]
 80067e0:	b9d8      	cbnz	r0, 800681a <_svfiprintf_r+0xea>
 80067e2:	06d0      	lsls	r0, r2, #27
 80067e4:	bf44      	itt	mi
 80067e6:	2320      	movmi	r3, #32
 80067e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067ec:	0711      	lsls	r1, r2, #28
 80067ee:	bf44      	itt	mi
 80067f0:	232b      	movmi	r3, #43	@ 0x2b
 80067f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80067f6:	f89a 3000 	ldrb.w	r3, [sl]
 80067fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80067fc:	d015      	beq.n	800682a <_svfiprintf_r+0xfa>
 80067fe:	9a07      	ldr	r2, [sp, #28]
 8006800:	4654      	mov	r4, sl
 8006802:	2000      	movs	r0, #0
 8006804:	f04f 0c0a 	mov.w	ip, #10
 8006808:	4621      	mov	r1, r4
 800680a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800680e:	3b30      	subs	r3, #48	@ 0x30
 8006810:	2b09      	cmp	r3, #9
 8006812:	d94b      	bls.n	80068ac <_svfiprintf_r+0x17c>
 8006814:	b1b0      	cbz	r0, 8006844 <_svfiprintf_r+0x114>
 8006816:	9207      	str	r2, [sp, #28]
 8006818:	e014      	b.n	8006844 <_svfiprintf_r+0x114>
 800681a:	eba0 0308 	sub.w	r3, r0, r8
 800681e:	fa09 f303 	lsl.w	r3, r9, r3
 8006822:	4313      	orrs	r3, r2
 8006824:	9304      	str	r3, [sp, #16]
 8006826:	46a2      	mov	sl, r4
 8006828:	e7d2      	b.n	80067d0 <_svfiprintf_r+0xa0>
 800682a:	9b03      	ldr	r3, [sp, #12]
 800682c:	1d19      	adds	r1, r3, #4
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	9103      	str	r1, [sp, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	bfbb      	ittet	lt
 8006836:	425b      	neglt	r3, r3
 8006838:	f042 0202 	orrlt.w	r2, r2, #2
 800683c:	9307      	strge	r3, [sp, #28]
 800683e:	9307      	strlt	r3, [sp, #28]
 8006840:	bfb8      	it	lt
 8006842:	9204      	strlt	r2, [sp, #16]
 8006844:	7823      	ldrb	r3, [r4, #0]
 8006846:	2b2e      	cmp	r3, #46	@ 0x2e
 8006848:	d10a      	bne.n	8006860 <_svfiprintf_r+0x130>
 800684a:	7863      	ldrb	r3, [r4, #1]
 800684c:	2b2a      	cmp	r3, #42	@ 0x2a
 800684e:	d132      	bne.n	80068b6 <_svfiprintf_r+0x186>
 8006850:	9b03      	ldr	r3, [sp, #12]
 8006852:	1d1a      	adds	r2, r3, #4
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	9203      	str	r2, [sp, #12]
 8006858:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800685c:	3402      	adds	r4, #2
 800685e:	9305      	str	r3, [sp, #20]
 8006860:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006924 <_svfiprintf_r+0x1f4>
 8006864:	7821      	ldrb	r1, [r4, #0]
 8006866:	2203      	movs	r2, #3
 8006868:	4650      	mov	r0, sl
 800686a:	f7f9 fcb9 	bl	80001e0 <memchr>
 800686e:	b138      	cbz	r0, 8006880 <_svfiprintf_r+0x150>
 8006870:	9b04      	ldr	r3, [sp, #16]
 8006872:	eba0 000a 	sub.w	r0, r0, sl
 8006876:	2240      	movs	r2, #64	@ 0x40
 8006878:	4082      	lsls	r2, r0
 800687a:	4313      	orrs	r3, r2
 800687c:	3401      	adds	r4, #1
 800687e:	9304      	str	r3, [sp, #16]
 8006880:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006884:	4824      	ldr	r0, [pc, #144]	@ (8006918 <_svfiprintf_r+0x1e8>)
 8006886:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800688a:	2206      	movs	r2, #6
 800688c:	f7f9 fca8 	bl	80001e0 <memchr>
 8006890:	2800      	cmp	r0, #0
 8006892:	d036      	beq.n	8006902 <_svfiprintf_r+0x1d2>
 8006894:	4b21      	ldr	r3, [pc, #132]	@ (800691c <_svfiprintf_r+0x1ec>)
 8006896:	bb1b      	cbnz	r3, 80068e0 <_svfiprintf_r+0x1b0>
 8006898:	9b03      	ldr	r3, [sp, #12]
 800689a:	3307      	adds	r3, #7
 800689c:	f023 0307 	bic.w	r3, r3, #7
 80068a0:	3308      	adds	r3, #8
 80068a2:	9303      	str	r3, [sp, #12]
 80068a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068a6:	4433      	add	r3, r6
 80068a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80068aa:	e76a      	b.n	8006782 <_svfiprintf_r+0x52>
 80068ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80068b0:	460c      	mov	r4, r1
 80068b2:	2001      	movs	r0, #1
 80068b4:	e7a8      	b.n	8006808 <_svfiprintf_r+0xd8>
 80068b6:	2300      	movs	r3, #0
 80068b8:	3401      	adds	r4, #1
 80068ba:	9305      	str	r3, [sp, #20]
 80068bc:	4619      	mov	r1, r3
 80068be:	f04f 0c0a 	mov.w	ip, #10
 80068c2:	4620      	mov	r0, r4
 80068c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068c8:	3a30      	subs	r2, #48	@ 0x30
 80068ca:	2a09      	cmp	r2, #9
 80068cc:	d903      	bls.n	80068d6 <_svfiprintf_r+0x1a6>
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0c6      	beq.n	8006860 <_svfiprintf_r+0x130>
 80068d2:	9105      	str	r1, [sp, #20]
 80068d4:	e7c4      	b.n	8006860 <_svfiprintf_r+0x130>
 80068d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80068da:	4604      	mov	r4, r0
 80068dc:	2301      	movs	r3, #1
 80068de:	e7f0      	b.n	80068c2 <_svfiprintf_r+0x192>
 80068e0:	ab03      	add	r3, sp, #12
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	462a      	mov	r2, r5
 80068e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006920 <_svfiprintf_r+0x1f0>)
 80068e8:	a904      	add	r1, sp, #16
 80068ea:	4638      	mov	r0, r7
 80068ec:	f3af 8000 	nop.w
 80068f0:	1c42      	adds	r2, r0, #1
 80068f2:	4606      	mov	r6, r0
 80068f4:	d1d6      	bne.n	80068a4 <_svfiprintf_r+0x174>
 80068f6:	89ab      	ldrh	r3, [r5, #12]
 80068f8:	065b      	lsls	r3, r3, #25
 80068fa:	f53f af2d 	bmi.w	8006758 <_svfiprintf_r+0x28>
 80068fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006900:	e72c      	b.n	800675c <_svfiprintf_r+0x2c>
 8006902:	ab03      	add	r3, sp, #12
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	462a      	mov	r2, r5
 8006908:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <_svfiprintf_r+0x1f0>)
 800690a:	a904      	add	r1, sp, #16
 800690c:	4638      	mov	r0, r7
 800690e:	f000 f879 	bl	8006a04 <_printf_i>
 8006912:	e7ed      	b.n	80068f0 <_svfiprintf_r+0x1c0>
 8006914:	08006e14 	.word	0x08006e14
 8006918:	08006e1e 	.word	0x08006e1e
 800691c:	00000000 	.word	0x00000000
 8006920:	08006679 	.word	0x08006679
 8006924:	08006e1a 	.word	0x08006e1a

08006928 <_printf_common>:
 8006928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800692c:	4616      	mov	r6, r2
 800692e:	4698      	mov	r8, r3
 8006930:	688a      	ldr	r2, [r1, #8]
 8006932:	690b      	ldr	r3, [r1, #16]
 8006934:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006938:	4293      	cmp	r3, r2
 800693a:	bfb8      	it	lt
 800693c:	4613      	movlt	r3, r2
 800693e:	6033      	str	r3, [r6, #0]
 8006940:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006944:	4607      	mov	r7, r0
 8006946:	460c      	mov	r4, r1
 8006948:	b10a      	cbz	r2, 800694e <_printf_common+0x26>
 800694a:	3301      	adds	r3, #1
 800694c:	6033      	str	r3, [r6, #0]
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	0699      	lsls	r1, r3, #26
 8006952:	bf42      	ittt	mi
 8006954:	6833      	ldrmi	r3, [r6, #0]
 8006956:	3302      	addmi	r3, #2
 8006958:	6033      	strmi	r3, [r6, #0]
 800695a:	6825      	ldr	r5, [r4, #0]
 800695c:	f015 0506 	ands.w	r5, r5, #6
 8006960:	d106      	bne.n	8006970 <_printf_common+0x48>
 8006962:	f104 0a19 	add.w	sl, r4, #25
 8006966:	68e3      	ldr	r3, [r4, #12]
 8006968:	6832      	ldr	r2, [r6, #0]
 800696a:	1a9b      	subs	r3, r3, r2
 800696c:	42ab      	cmp	r3, r5
 800696e:	dc26      	bgt.n	80069be <_printf_common+0x96>
 8006970:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006974:	6822      	ldr	r2, [r4, #0]
 8006976:	3b00      	subs	r3, #0
 8006978:	bf18      	it	ne
 800697a:	2301      	movne	r3, #1
 800697c:	0692      	lsls	r2, r2, #26
 800697e:	d42b      	bmi.n	80069d8 <_printf_common+0xb0>
 8006980:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006984:	4641      	mov	r1, r8
 8006986:	4638      	mov	r0, r7
 8006988:	47c8      	blx	r9
 800698a:	3001      	adds	r0, #1
 800698c:	d01e      	beq.n	80069cc <_printf_common+0xa4>
 800698e:	6823      	ldr	r3, [r4, #0]
 8006990:	6922      	ldr	r2, [r4, #16]
 8006992:	f003 0306 	and.w	r3, r3, #6
 8006996:	2b04      	cmp	r3, #4
 8006998:	bf02      	ittt	eq
 800699a:	68e5      	ldreq	r5, [r4, #12]
 800699c:	6833      	ldreq	r3, [r6, #0]
 800699e:	1aed      	subeq	r5, r5, r3
 80069a0:	68a3      	ldr	r3, [r4, #8]
 80069a2:	bf0c      	ite	eq
 80069a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069a8:	2500      	movne	r5, #0
 80069aa:	4293      	cmp	r3, r2
 80069ac:	bfc4      	itt	gt
 80069ae:	1a9b      	subgt	r3, r3, r2
 80069b0:	18ed      	addgt	r5, r5, r3
 80069b2:	2600      	movs	r6, #0
 80069b4:	341a      	adds	r4, #26
 80069b6:	42b5      	cmp	r5, r6
 80069b8:	d11a      	bne.n	80069f0 <_printf_common+0xc8>
 80069ba:	2000      	movs	r0, #0
 80069bc:	e008      	b.n	80069d0 <_printf_common+0xa8>
 80069be:	2301      	movs	r3, #1
 80069c0:	4652      	mov	r2, sl
 80069c2:	4641      	mov	r1, r8
 80069c4:	4638      	mov	r0, r7
 80069c6:	47c8      	blx	r9
 80069c8:	3001      	adds	r0, #1
 80069ca:	d103      	bne.n	80069d4 <_printf_common+0xac>
 80069cc:	f04f 30ff 	mov.w	r0, #4294967295
 80069d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d4:	3501      	adds	r5, #1
 80069d6:	e7c6      	b.n	8006966 <_printf_common+0x3e>
 80069d8:	18e1      	adds	r1, r4, r3
 80069da:	1c5a      	adds	r2, r3, #1
 80069dc:	2030      	movs	r0, #48	@ 0x30
 80069de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80069e2:	4422      	add	r2, r4
 80069e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80069e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80069ec:	3302      	adds	r3, #2
 80069ee:	e7c7      	b.n	8006980 <_printf_common+0x58>
 80069f0:	2301      	movs	r3, #1
 80069f2:	4622      	mov	r2, r4
 80069f4:	4641      	mov	r1, r8
 80069f6:	4638      	mov	r0, r7
 80069f8:	47c8      	blx	r9
 80069fa:	3001      	adds	r0, #1
 80069fc:	d0e6      	beq.n	80069cc <_printf_common+0xa4>
 80069fe:	3601      	adds	r6, #1
 8006a00:	e7d9      	b.n	80069b6 <_printf_common+0x8e>
	...

08006a04 <_printf_i>:
 8006a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a08:	7e0f      	ldrb	r7, [r1, #24]
 8006a0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a0c:	2f78      	cmp	r7, #120	@ 0x78
 8006a0e:	4691      	mov	r9, r2
 8006a10:	4680      	mov	r8, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	469a      	mov	sl, r3
 8006a16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a1a:	d807      	bhi.n	8006a2c <_printf_i+0x28>
 8006a1c:	2f62      	cmp	r7, #98	@ 0x62
 8006a1e:	d80a      	bhi.n	8006a36 <_printf_i+0x32>
 8006a20:	2f00      	cmp	r7, #0
 8006a22:	f000 80d2 	beq.w	8006bca <_printf_i+0x1c6>
 8006a26:	2f58      	cmp	r7, #88	@ 0x58
 8006a28:	f000 80b9 	beq.w	8006b9e <_printf_i+0x19a>
 8006a2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a34:	e03a      	b.n	8006aac <_printf_i+0xa8>
 8006a36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a3a:	2b15      	cmp	r3, #21
 8006a3c:	d8f6      	bhi.n	8006a2c <_printf_i+0x28>
 8006a3e:	a101      	add	r1, pc, #4	@ (adr r1, 8006a44 <_printf_i+0x40>)
 8006a40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a44:	08006a9d 	.word	0x08006a9d
 8006a48:	08006ab1 	.word	0x08006ab1
 8006a4c:	08006a2d 	.word	0x08006a2d
 8006a50:	08006a2d 	.word	0x08006a2d
 8006a54:	08006a2d 	.word	0x08006a2d
 8006a58:	08006a2d 	.word	0x08006a2d
 8006a5c:	08006ab1 	.word	0x08006ab1
 8006a60:	08006a2d 	.word	0x08006a2d
 8006a64:	08006a2d 	.word	0x08006a2d
 8006a68:	08006a2d 	.word	0x08006a2d
 8006a6c:	08006a2d 	.word	0x08006a2d
 8006a70:	08006bb1 	.word	0x08006bb1
 8006a74:	08006adb 	.word	0x08006adb
 8006a78:	08006b6b 	.word	0x08006b6b
 8006a7c:	08006a2d 	.word	0x08006a2d
 8006a80:	08006a2d 	.word	0x08006a2d
 8006a84:	08006bd3 	.word	0x08006bd3
 8006a88:	08006a2d 	.word	0x08006a2d
 8006a8c:	08006adb 	.word	0x08006adb
 8006a90:	08006a2d 	.word	0x08006a2d
 8006a94:	08006a2d 	.word	0x08006a2d
 8006a98:	08006b73 	.word	0x08006b73
 8006a9c:	6833      	ldr	r3, [r6, #0]
 8006a9e:	1d1a      	adds	r2, r3, #4
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	6032      	str	r2, [r6, #0]
 8006aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006aa8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006aac:	2301      	movs	r3, #1
 8006aae:	e09d      	b.n	8006bec <_printf_i+0x1e8>
 8006ab0:	6833      	ldr	r3, [r6, #0]
 8006ab2:	6820      	ldr	r0, [r4, #0]
 8006ab4:	1d19      	adds	r1, r3, #4
 8006ab6:	6031      	str	r1, [r6, #0]
 8006ab8:	0606      	lsls	r6, r0, #24
 8006aba:	d501      	bpl.n	8006ac0 <_printf_i+0xbc>
 8006abc:	681d      	ldr	r5, [r3, #0]
 8006abe:	e003      	b.n	8006ac8 <_printf_i+0xc4>
 8006ac0:	0645      	lsls	r5, r0, #25
 8006ac2:	d5fb      	bpl.n	8006abc <_printf_i+0xb8>
 8006ac4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ac8:	2d00      	cmp	r5, #0
 8006aca:	da03      	bge.n	8006ad4 <_printf_i+0xd0>
 8006acc:	232d      	movs	r3, #45	@ 0x2d
 8006ace:	426d      	negs	r5, r5
 8006ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ad4:	4859      	ldr	r0, [pc, #356]	@ (8006c3c <_printf_i+0x238>)
 8006ad6:	230a      	movs	r3, #10
 8006ad8:	e011      	b.n	8006afe <_printf_i+0xfa>
 8006ada:	6821      	ldr	r1, [r4, #0]
 8006adc:	6833      	ldr	r3, [r6, #0]
 8006ade:	0608      	lsls	r0, r1, #24
 8006ae0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ae4:	d402      	bmi.n	8006aec <_printf_i+0xe8>
 8006ae6:	0649      	lsls	r1, r1, #25
 8006ae8:	bf48      	it	mi
 8006aea:	b2ad      	uxthmi	r5, r5
 8006aec:	2f6f      	cmp	r7, #111	@ 0x6f
 8006aee:	4853      	ldr	r0, [pc, #332]	@ (8006c3c <_printf_i+0x238>)
 8006af0:	6033      	str	r3, [r6, #0]
 8006af2:	bf14      	ite	ne
 8006af4:	230a      	movne	r3, #10
 8006af6:	2308      	moveq	r3, #8
 8006af8:	2100      	movs	r1, #0
 8006afa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006afe:	6866      	ldr	r6, [r4, #4]
 8006b00:	60a6      	str	r6, [r4, #8]
 8006b02:	2e00      	cmp	r6, #0
 8006b04:	bfa2      	ittt	ge
 8006b06:	6821      	ldrge	r1, [r4, #0]
 8006b08:	f021 0104 	bicge.w	r1, r1, #4
 8006b0c:	6021      	strge	r1, [r4, #0]
 8006b0e:	b90d      	cbnz	r5, 8006b14 <_printf_i+0x110>
 8006b10:	2e00      	cmp	r6, #0
 8006b12:	d04b      	beq.n	8006bac <_printf_i+0x1a8>
 8006b14:	4616      	mov	r6, r2
 8006b16:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b1a:	fb03 5711 	mls	r7, r3, r1, r5
 8006b1e:	5dc7      	ldrb	r7, [r0, r7]
 8006b20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b24:	462f      	mov	r7, r5
 8006b26:	42bb      	cmp	r3, r7
 8006b28:	460d      	mov	r5, r1
 8006b2a:	d9f4      	bls.n	8006b16 <_printf_i+0x112>
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d10b      	bne.n	8006b48 <_printf_i+0x144>
 8006b30:	6823      	ldr	r3, [r4, #0]
 8006b32:	07df      	lsls	r7, r3, #31
 8006b34:	d508      	bpl.n	8006b48 <_printf_i+0x144>
 8006b36:	6923      	ldr	r3, [r4, #16]
 8006b38:	6861      	ldr	r1, [r4, #4]
 8006b3a:	4299      	cmp	r1, r3
 8006b3c:	bfde      	ittt	le
 8006b3e:	2330      	movle	r3, #48	@ 0x30
 8006b40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b48:	1b92      	subs	r2, r2, r6
 8006b4a:	6122      	str	r2, [r4, #16]
 8006b4c:	f8cd a000 	str.w	sl, [sp]
 8006b50:	464b      	mov	r3, r9
 8006b52:	aa03      	add	r2, sp, #12
 8006b54:	4621      	mov	r1, r4
 8006b56:	4640      	mov	r0, r8
 8006b58:	f7ff fee6 	bl	8006928 <_printf_common>
 8006b5c:	3001      	adds	r0, #1
 8006b5e:	d14a      	bne.n	8006bf6 <_printf_i+0x1f2>
 8006b60:	f04f 30ff 	mov.w	r0, #4294967295
 8006b64:	b004      	add	sp, #16
 8006b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b6a:	6823      	ldr	r3, [r4, #0]
 8006b6c:	f043 0320 	orr.w	r3, r3, #32
 8006b70:	6023      	str	r3, [r4, #0]
 8006b72:	4833      	ldr	r0, [pc, #204]	@ (8006c40 <_printf_i+0x23c>)
 8006b74:	2778      	movs	r7, #120	@ 0x78
 8006b76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	6831      	ldr	r1, [r6, #0]
 8006b7e:	061f      	lsls	r7, r3, #24
 8006b80:	f851 5b04 	ldr.w	r5, [r1], #4
 8006b84:	d402      	bmi.n	8006b8c <_printf_i+0x188>
 8006b86:	065f      	lsls	r7, r3, #25
 8006b88:	bf48      	it	mi
 8006b8a:	b2ad      	uxthmi	r5, r5
 8006b8c:	6031      	str	r1, [r6, #0]
 8006b8e:	07d9      	lsls	r1, r3, #31
 8006b90:	bf44      	itt	mi
 8006b92:	f043 0320 	orrmi.w	r3, r3, #32
 8006b96:	6023      	strmi	r3, [r4, #0]
 8006b98:	b11d      	cbz	r5, 8006ba2 <_printf_i+0x19e>
 8006b9a:	2310      	movs	r3, #16
 8006b9c:	e7ac      	b.n	8006af8 <_printf_i+0xf4>
 8006b9e:	4827      	ldr	r0, [pc, #156]	@ (8006c3c <_printf_i+0x238>)
 8006ba0:	e7e9      	b.n	8006b76 <_printf_i+0x172>
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	f023 0320 	bic.w	r3, r3, #32
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	e7f6      	b.n	8006b9a <_printf_i+0x196>
 8006bac:	4616      	mov	r6, r2
 8006bae:	e7bd      	b.n	8006b2c <_printf_i+0x128>
 8006bb0:	6833      	ldr	r3, [r6, #0]
 8006bb2:	6825      	ldr	r5, [r4, #0]
 8006bb4:	6961      	ldr	r1, [r4, #20]
 8006bb6:	1d18      	adds	r0, r3, #4
 8006bb8:	6030      	str	r0, [r6, #0]
 8006bba:	062e      	lsls	r6, r5, #24
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	d501      	bpl.n	8006bc4 <_printf_i+0x1c0>
 8006bc0:	6019      	str	r1, [r3, #0]
 8006bc2:	e002      	b.n	8006bca <_printf_i+0x1c6>
 8006bc4:	0668      	lsls	r0, r5, #25
 8006bc6:	d5fb      	bpl.n	8006bc0 <_printf_i+0x1bc>
 8006bc8:	8019      	strh	r1, [r3, #0]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	6123      	str	r3, [r4, #16]
 8006bce:	4616      	mov	r6, r2
 8006bd0:	e7bc      	b.n	8006b4c <_printf_i+0x148>
 8006bd2:	6833      	ldr	r3, [r6, #0]
 8006bd4:	1d1a      	adds	r2, r3, #4
 8006bd6:	6032      	str	r2, [r6, #0]
 8006bd8:	681e      	ldr	r6, [r3, #0]
 8006bda:	6862      	ldr	r2, [r4, #4]
 8006bdc:	2100      	movs	r1, #0
 8006bde:	4630      	mov	r0, r6
 8006be0:	f7f9 fafe 	bl	80001e0 <memchr>
 8006be4:	b108      	cbz	r0, 8006bea <_printf_i+0x1e6>
 8006be6:	1b80      	subs	r0, r0, r6
 8006be8:	6060      	str	r0, [r4, #4]
 8006bea:	6863      	ldr	r3, [r4, #4]
 8006bec:	6123      	str	r3, [r4, #16]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf4:	e7aa      	b.n	8006b4c <_printf_i+0x148>
 8006bf6:	6923      	ldr	r3, [r4, #16]
 8006bf8:	4632      	mov	r2, r6
 8006bfa:	4649      	mov	r1, r9
 8006bfc:	4640      	mov	r0, r8
 8006bfe:	47d0      	blx	sl
 8006c00:	3001      	adds	r0, #1
 8006c02:	d0ad      	beq.n	8006b60 <_printf_i+0x15c>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	079b      	lsls	r3, r3, #30
 8006c08:	d413      	bmi.n	8006c32 <_printf_i+0x22e>
 8006c0a:	68e0      	ldr	r0, [r4, #12]
 8006c0c:	9b03      	ldr	r3, [sp, #12]
 8006c0e:	4298      	cmp	r0, r3
 8006c10:	bfb8      	it	lt
 8006c12:	4618      	movlt	r0, r3
 8006c14:	e7a6      	b.n	8006b64 <_printf_i+0x160>
 8006c16:	2301      	movs	r3, #1
 8006c18:	4632      	mov	r2, r6
 8006c1a:	4649      	mov	r1, r9
 8006c1c:	4640      	mov	r0, r8
 8006c1e:	47d0      	blx	sl
 8006c20:	3001      	adds	r0, #1
 8006c22:	d09d      	beq.n	8006b60 <_printf_i+0x15c>
 8006c24:	3501      	adds	r5, #1
 8006c26:	68e3      	ldr	r3, [r4, #12]
 8006c28:	9903      	ldr	r1, [sp, #12]
 8006c2a:	1a5b      	subs	r3, r3, r1
 8006c2c:	42ab      	cmp	r3, r5
 8006c2e:	dcf2      	bgt.n	8006c16 <_printf_i+0x212>
 8006c30:	e7eb      	b.n	8006c0a <_printf_i+0x206>
 8006c32:	2500      	movs	r5, #0
 8006c34:	f104 0619 	add.w	r6, r4, #25
 8006c38:	e7f5      	b.n	8006c26 <_printf_i+0x222>
 8006c3a:	bf00      	nop
 8006c3c:	08006e25 	.word	0x08006e25
 8006c40:	08006e36 	.word	0x08006e36

08006c44 <memmove>:
 8006c44:	4288      	cmp	r0, r1
 8006c46:	b510      	push	{r4, lr}
 8006c48:	eb01 0402 	add.w	r4, r1, r2
 8006c4c:	d902      	bls.n	8006c54 <memmove+0x10>
 8006c4e:	4284      	cmp	r4, r0
 8006c50:	4623      	mov	r3, r4
 8006c52:	d807      	bhi.n	8006c64 <memmove+0x20>
 8006c54:	1e43      	subs	r3, r0, #1
 8006c56:	42a1      	cmp	r1, r4
 8006c58:	d008      	beq.n	8006c6c <memmove+0x28>
 8006c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c62:	e7f8      	b.n	8006c56 <memmove+0x12>
 8006c64:	4402      	add	r2, r0
 8006c66:	4601      	mov	r1, r0
 8006c68:	428a      	cmp	r2, r1
 8006c6a:	d100      	bne.n	8006c6e <memmove+0x2a>
 8006c6c:	bd10      	pop	{r4, pc}
 8006c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c76:	e7f7      	b.n	8006c68 <memmove+0x24>

08006c78 <_sbrk_r>:
 8006c78:	b538      	push	{r3, r4, r5, lr}
 8006c7a:	4d06      	ldr	r5, [pc, #24]	@ (8006c94 <_sbrk_r+0x1c>)
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	4604      	mov	r4, r0
 8006c80:	4608      	mov	r0, r1
 8006c82:	602b      	str	r3, [r5, #0]
 8006c84:	f7fa f8e8 	bl	8000e58 <_sbrk>
 8006c88:	1c43      	adds	r3, r0, #1
 8006c8a:	d102      	bne.n	8006c92 <_sbrk_r+0x1a>
 8006c8c:	682b      	ldr	r3, [r5, #0]
 8006c8e:	b103      	cbz	r3, 8006c92 <_sbrk_r+0x1a>
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	20013100 	.word	0x20013100

08006c98 <_realloc_r>:
 8006c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c9c:	4680      	mov	r8, r0
 8006c9e:	4615      	mov	r5, r2
 8006ca0:	460c      	mov	r4, r1
 8006ca2:	b921      	cbnz	r1, 8006cae <_realloc_r+0x16>
 8006ca4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca8:	4611      	mov	r1, r2
 8006caa:	f7ff bc59 	b.w	8006560 <_malloc_r>
 8006cae:	b92a      	cbnz	r2, 8006cbc <_realloc_r+0x24>
 8006cb0:	f7ff fbea 	bl	8006488 <_free_r>
 8006cb4:	2400      	movs	r4, #0
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cbc:	f000 f81a 	bl	8006cf4 <_malloc_usable_size_r>
 8006cc0:	4285      	cmp	r5, r0
 8006cc2:	4606      	mov	r6, r0
 8006cc4:	d802      	bhi.n	8006ccc <_realloc_r+0x34>
 8006cc6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006cca:	d8f4      	bhi.n	8006cb6 <_realloc_r+0x1e>
 8006ccc:	4629      	mov	r1, r5
 8006cce:	4640      	mov	r0, r8
 8006cd0:	f7ff fc46 	bl	8006560 <_malloc_r>
 8006cd4:	4607      	mov	r7, r0
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	d0ec      	beq.n	8006cb4 <_realloc_r+0x1c>
 8006cda:	42b5      	cmp	r5, r6
 8006cdc:	462a      	mov	r2, r5
 8006cde:	4621      	mov	r1, r4
 8006ce0:	bf28      	it	cs
 8006ce2:	4632      	movcs	r2, r6
 8006ce4:	f7ff fbc2 	bl	800646c <memcpy>
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4640      	mov	r0, r8
 8006cec:	f7ff fbcc 	bl	8006488 <_free_r>
 8006cf0:	463c      	mov	r4, r7
 8006cf2:	e7e0      	b.n	8006cb6 <_realloc_r+0x1e>

08006cf4 <_malloc_usable_size_r>:
 8006cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006cf8:	1f18      	subs	r0, r3, #4
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	bfbc      	itt	lt
 8006cfe:	580b      	ldrlt	r3, [r1, r0]
 8006d00:	18c0      	addlt	r0, r0, r3
 8006d02:	4770      	bx	lr

08006d04 <_init>:
 8006d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d06:	bf00      	nop
 8006d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d0a:	bc08      	pop	{r3}
 8006d0c:	469e      	mov	lr, r3
 8006d0e:	4770      	bx	lr

08006d10 <_fini>:
 8006d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d12:	bf00      	nop
 8006d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d16:	bc08      	pop	{r3}
 8006d18:	469e      	mov	lr, r3
 8006d1a:	4770      	bx	lr
