
*** Running vivado
    with args -log v_gamma_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source v_gamma_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source v_gamma_0.tcl -notrace
Command: synth_design -top v_gamma_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9588 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.082 ; gain = 98.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'v_gamma_0' [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/synth/v_gamma_0.vhd:77]
	Parameter C_S_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_VIDEO_FORMAT bound to: 12 - type: integer 
	Parameter C_S_AXIS_VIDEO_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXIS_VIDEO_FORMAT bound to: 12 - type: integer 
	Parameter C_M_AXIS_VIDEO_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter c_s_axi_addr_width bound to: 9 - type: integer 
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_s_axi_clk_freq_hz bound to: 100000000 - type: integer 
	Parameter C_HAS_AXI4_LITE bound to: 0 - type: integer 
	Parameter C_HAS_DEBUG bound to: 0 - type: integer 
	Parameter C_HAS_INTC_IF bound to: 0 - type: integer 
	Parameter C_MAX_COLS bound to: 640 - type: integer 
	Parameter C_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter C_ACTIVE_ROWS bound to: 480 - type: integer 
	Parameter C_INTPOL bound to: 0 - type: integer 
	Parameter C_LUTS bound to: 1 - type: integer 
	Parameter C_DBL_BUF bound to: 0 - type: integer 
	Parameter C_MIF bound to: v_gamma_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: . - type: string 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'v_gamma' declared at 'e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/hdl/v_gamma_v7_0_vh_rfs.vhd:8374' bound to instance 'U0' of component 'v_gamma' [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/synth/v_gamma_0.vhd:170]
INFO: [Synth 8-5811] Detected attribute (* ram_style  = "block" *) on module dpram2 
INFO: [Synth 8-256] done synthesizing module 'v_gamma_0' (14#1) [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/synth/v_gamma_0.vhd:77]
WARNING: [Synth 8-3331] design gamma_archs has unconnected port update_pulse
WARNING: [Synth 8-3331] design gamma_core has unconnected port gamma_update
WARNING: [Synth 8-3331] design axi4s_control has unconnected port test_pattern
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[31]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[30]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[29]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[28]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[27]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[26]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[25]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[24]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[23]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[22]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[21]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[20]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[19]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[18]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[17]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[16]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[15]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[14]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[13]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[12]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[11]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[10]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[9]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[8]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[7]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[6]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[3]
WARNING: [Synth 8-3331] design gamma_top has unconnected port control[2]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_awready
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_wready
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_bresp[1]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_bresp[0]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_bvalid
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[31]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[30]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[29]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[28]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[27]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[26]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[25]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[24]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[23]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[22]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[21]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[20]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[19]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[18]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[17]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[16]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[15]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[14]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[13]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[12]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[11]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[10]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[9]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[8]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[7]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[6]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[5]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[4]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[3]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[2]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[1]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rdata[0]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rresp[1]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rresp[0]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port s_axi_rvalid
WARNING: [Synth 8-3331] design video_ctrl has unconnected port aclk
WARNING: [Synth 8-3331] design video_ctrl has unconnected port aclk_en
WARNING: [Synth 8-3331] design video_ctrl has unconnected port aresetn
WARNING: [Synth 8-3331] design video_ctrl has unconnected port reg_update
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][31]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][30]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][29]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][28]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][27]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][26]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][25]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][24]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][23]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][22]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][21]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][20]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][19]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][18]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][17]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][16]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][15]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][14]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][13]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][12]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][11]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][10]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][9]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][8]
WARNING: [Synth 8-3331] design video_ctrl has unconnected port genr_status_regs[0][7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 511.719 ; gain = 159.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 511.719 ; gain = 159.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 511.719 ; gain = 159.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/v_gamma_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/v_gamma_0_ooc.xdc] for cell 'U0'
Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.runs/v_gamma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.runs/v_gamma_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/v_gamma_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/v_gamma_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 871.000 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.runs/v_gamma_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (data_outa_reg[7]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[6]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[5]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[4]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[3]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[2]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[1]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (data_outa_reg[0]) is unused and will be removed from module dpram2.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[12]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[11]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[10]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[9]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[8]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[7]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[6]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[5]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[4]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[3]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[2]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[1]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_cols_1_reg[0]) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_video_i_reg) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/axi_control/active_delay_i_reg) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3332] Sequential element (gamma_top_inst/vid_sof_in_r_reg) is unused and will be removed from module v_gamma.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/U_VIDEO_CTRL/\GEN_HAS_IRQ.irq_reg )
INFO: [Synth 8-3332] Sequential element (GEN_HAS_IRQ.irq_reg) is unused and will be removed from module video_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 871.000 ; gain = 518.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 888.941 ; gain = 536.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    42|
|2     |LUT1       |    20|
|3     |LUT2       |    77|
|4     |LUT3       |     9|
|5     |LUT4       |   100|
|6     |LUT5       |    28|
|7     |LUT6       |    59|
|8     |RAM32M     |     4|
|9     |RAMB18E1_1 |     1|
|10    |SRL16E     |     8|
|11    |FDRE       |   154|
|12    |FDSE       |     9|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 487 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 897.969 ; gain = 186.332
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 897.969 ; gain = 545.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 897.969 ; gain = 545.613
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.runs/v_gamma_0_synth_1/v_gamma_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.srcs/sources_1/ip/v_gamma_0/v_gamma_0.xci
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_sc030_V2.0_emmc/prj_sc030/prj_sc030.runs/v_gamma_0_synth_1/v_gamma_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file v_gamma_0_utilization_synth.rpt -pb v_gamma_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 897.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 14:40:59 2019...
