============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 08 2025  11:01:02 pm
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9184 ps) Setup Check with Pin Out_reg[6]/clk->d
          Group: clock
     Startpoint: (R) acc_reg[14]/clk
          Clock: (R) clock
       Endpoint: (R) Out_reg[6]/d
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     117                  
     Required Time:=    9883                  
      Launch Clock:-       0                  
         Data Path:-     699                  
             Slack:=    9184                  

#--------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  acc_reg[14]/clk -       -       R     (arrival)             23    -     0     0       0    (-,-) 
  acc_reg[14]/q   (u)     clk->q  R     unmapped_d_flop        1  0.5     0   299     299    (-,-) 
  g354/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     371    (-,-) 
  g346/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     443    (-,-) 
  g333/z          (u)     in_1->z R     unmapped_or2           1  0.5     0    72     515    (-,-) 
  g329/z          (u)     in_0->z F     unmapped_complex2      7  3.5     0   112     627    (-,-) 
  g326/z          (u)     in_0->z R     unmapped_complex2      1  0.5     0    72     699    (-,-) 
  Out_reg[6]/d    <<<     -       R     unmapped_d_flop        1    -     -     0     699    (-,-) 
#--------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

