

================================================================
== Vitis HLS Report for 'makePatch_alignedToLine'
================================================================
* Date:           Mon Aug  5 17:48:11 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                                     Loop Name                                                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter             |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_makeSuperpoint_loop                                                                                                      |        ?|        ?|         ?|          -|          -|     5|        no|
        |- makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter                 |      161|      161|         3|          1|          1|   160|       yes|
        |- makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength  |       24|       24|         2|          1|          1|    24|       yes|
        +---------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 8 
7 --> 6 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 20 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 21 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 22 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 23 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%init_patch_V = alloca i64 1" [patchMaker.cpp:1483]   --->   Operation 24 'alloca' 'init_patch_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V = alloca i64 1" [patchMaker.cpp:1526]   --->   Operation 25 'alloca' 'NPpatches_superpoints_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V = alloca i64 1" [patchMaker.cpp:1556]   --->   Operation 26 'alloca' 'NPpatches_parameters_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln1491 = br void" [patchMaker.cpp:1491]   --->   Operation 27 'br' 'br_ln1491' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %add_ln1491_1, void %.split20" [patchMaker.cpp:1491]   --->   Operation 28 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln1491_1, void %.split20" [patchMaker.cpp:1491]   --->   Operation 29 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln1497_2, void %.split20" [patchMaker.cpp:1497]   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b = phi i5 0, void, i5 %select_ln1497_1, void %.split20" [patchMaker.cpp:1497]   --->   Operation 31 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %add_ln1503, void %.split20" [patchMaker.cpp:1503]   --->   Operation 32 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln1491_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:1491]   --->   Operation 33 'add' 'add_ln1491_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln1491 = icmp_eq  i8 %indvar_flatten13, i8 160" [patchMaker.cpp:1491]   --->   Operation 35 'icmp' 'icmp_ln1491' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1491 = br i1 %icmp_ln1491, void %.split20, void %.preheader2.preheader" [patchMaker.cpp:1491]   --->   Operation 36 'br' 'br_ln1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln1491 = add i3 %a, i3 1" [patchMaker.cpp:1491]   --->   Operation 37 'add' 'add_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln1497 = icmp_eq  i7 %indvar_flatten, i7 32" [patchMaker.cpp:1497]   --->   Operation 38 'icmp' 'icmp_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln1491 = select i1 %icmp_ln1497, i5 0, i5 %b" [patchMaker.cpp:1491]   --->   Operation 39 'select' 'select_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.27ns)   --->   "%select_ln1491_1 = select i1 %icmp_ln1497, i3 %add_ln1491, i3 %a" [patchMaker.cpp:1491]   --->   Operation 40 'select' 'select_ln1491_1' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln1491)   --->   "%xor_ln1491 = xor i1 %icmp_ln1497, i1 1" [patchMaker.cpp:1491]   --->   Operation 41 'xor' 'xor_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln1503 = icmp_eq  i2 %c, i2 2" [patchMaker.cpp:1503]   --->   Operation 42 'icmp' 'icmp_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1491 = and i1 %icmp_ln1503, i1 %xor_ln1491" [patchMaker.cpp:1491]   --->   Operation 43 'and' 'and_ln1491' <Predicate = (!icmp_ln1491)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln1497 = add i5 %select_ln1491, i5 1" [patchMaker.cpp:1497]   --->   Operation 44 'add' 'add_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln1497)   --->   "%or_ln1497 = or i1 %and_ln1491, i1 %icmp_ln1497" [patchMaker.cpp:1497]   --->   Operation 45 'or' 'or_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1497 = select i1 %or_ln1497, i2 0, i2 %c" [patchMaker.cpp:1497]   --->   Operation 46 'select' 'select_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln1497_1 = select i1 %and_ln1491, i5 %add_ln1497, i5 %select_ln1491" [patchMaker.cpp:1497]   --->   Operation 47 'select' 'select_ln1497_1' <Predicate = (!icmp_ln1491)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.43ns)   --->   "%add_ln1503 = add i2 %select_ln1497, i2 1" [patchMaker.cpp:1503]   --->   Operation 48 'add' 'add_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln1497_1 = add i7 %indvar_flatten, i7 1" [patchMaker.cpp:1497]   --->   Operation 49 'add' 'add_ln1497_1' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln1497_2 = select i1 %icmp_ln1497, i7 1, i7 %add_ln1497_1" [patchMaker.cpp:1497]   --->   Operation 50 'select' 'select_ln1497_2' <Predicate = (!icmp_ln1491)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1491_1, i4 0" [patchMaker.cpp:1508]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i7 %tmp" [patchMaker.cpp:1497]   --->   Operation 52 'zext' 'zext_ln1497' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1508 = zext i5 %select_ln1497_1" [patchMaker.cpp:1508]   --->   Operation 53 'zext' 'zext_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln1508 = add i8 %zext_ln1497, i8 %zext_ln1508" [patchMaker.cpp:1508]   --->   Operation 54 'add' 'add_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln1508_1)   --->   "%empty_85 = shl i8 %add_ln1508, i8 1" [patchMaker.cpp:1508]   --->   Operation 55 'shl' 'empty_85' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln1508_1)   --->   "%zext_ln1508_1 = zext i2 %select_ln1497" [patchMaker.cpp:1508]   --->   Operation 56 'zext' 'zext_ln1508_1' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1508_1 = add i8 %empty_85, i8 %zext_ln1508_1" [patchMaker.cpp:1508]   --->   Operation 57 'add' 'add_ln1508_1' <Predicate = (!icmp_ln1491)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.19>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perLayer_makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPatch_perPoint_makePatch_alignedToLine_initPatch_perParameter_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1508_2 = zext i8 %add_ln1508_1" [patchMaker.cpp:1508]   --->   Operation 63 'zext' 'zext_ln1508_2' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i32 %init_patch_V, i64 0, i64 %zext_ln1508_2" [patchMaker.cpp:1508]   --->   Operation 64 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln1503 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [patchMaker.cpp:1503]   --->   Operation 65 'specloopname' 'specloopname_ln1503' <Predicate = (!icmp_ln1491)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln1508 = store i32 0, i8 %init_patch_V_addr" [patchMaker.cpp:1508]   --->   Operation 66 'store' 'store_ln1508' <Predicate = (!icmp_ln1491)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln1491)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln1517 = br void %.preheader2" [patchMaker.cpp:1517]   --->   Operation 68 'br' 'br_ln1517' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.19>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ppl_0 = phi i32 %call_ret1, void %.split14, i32 %p_read_4, void %.preheader2.preheader" [patchMaker.cpp:1522]   --->   Operation 69 'phi' 'ppl_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln1517, void %.split14, i3 0, void %.preheader2.preheader" [patchMaker.cpp:1517]   --->   Operation 70 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.57ns)   --->   "%add_ln1517 = add i3 %i, i3 1" [patchMaker.cpp:1517]   --->   Operation 71 'add' 'add_ln1517' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln1517 = icmp_eq  i3 %i, i3 5" [patchMaker.cpp:1517]   --->   Operation 72 'icmp' 'icmp_ln1517' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 73 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln1517 = br i1 %icmp_ln1517, void %.split14, void %.preheader1.preheader.preheader" [patchMaker.cpp:1517]   --->   Operation 74 'br' 'br_ln1517' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (0.69ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1522]   --->   Operation 75 'call' 'call_ret1' <Predicate = (!icmp_ln1517)> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln1534 = br void %.preheader1.preheader" [patchMaker.cpp:1534]   --->   Operation 76 'br' 'br_ln1534' <Predicate = (icmp_ln1517)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln1517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [patchMaker.cpp:1517]   --->   Operation 77 'specloopname' 'specloopname_ln1517' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (0.00ns)   --->   "%call_ret1 = call i32 @makeSuperPoint_alignedToLine11, i32 %GDn_points, i3 %i, i32 %z_top_read, i32 %apexZ0_read, i32 %p_read_4, i1 %leftRight_read, i32 %init_patch_V, i32 %GDarrayDecoded, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V" [patchMaker.cpp:1522]   --->   Operation 78 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.86>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten35 = phi i8 %add_ln1534_1, void %.preheader1, i8 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 80 'phi' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%b_1 = phi i3 %select_ln1534_1, void %.preheader1, i3 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 81 'phi' 'b_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i7 %select_ln1540_2, void %.preheader1, i7 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1540]   --->   Operation 82 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%c_1 = phi i5 %select_ln1540_1, void %.preheader1, i5 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1540]   --->   Operation 83 'phi' 'c_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%d = phi i2 %add_ln1546, void %.preheader1, i2 0, void %.preheader1.preheader.preheader" [patchMaker.cpp:1546]   --->   Operation 84 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln1534_1 = add i8 %indvar_flatten35, i8 1" [patchMaker.cpp:1534]   --->   Operation 85 'add' 'add_ln1534_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln1534 = icmp_eq  i8 %indvar_flatten35, i8 160" [patchMaker.cpp:1534]   --->   Operation 87 'icmp' 'icmp_ln1534' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1534 = br i1 %icmp_ln1534, void %.preheader1, void %.preheader.preheader.preheader" [patchMaker.cpp:1534]   --->   Operation 88 'br' 'br_ln1534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.57ns)   --->   "%add_ln1534 = add i3 %b_1, i3 1" [patchMaker.cpp:1534]   --->   Operation 89 'add' 'add_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.59ns)   --->   "%icmp_ln1540 = icmp_eq  i7 %indvar_flatten21, i7 32" [patchMaker.cpp:1540]   --->   Operation 90 'icmp' 'icmp_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.27ns)   --->   "%select_ln1534 = select i1 %icmp_ln1540, i5 0, i5 %c_1" [patchMaker.cpp:1534]   --->   Operation 91 'select' 'select_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln1534_1 = select i1 %icmp_ln1540, i3 %add_ln1534, i3 %b_1" [patchMaker.cpp:1534]   --->   Operation 92 'select' 'select_ln1534_1' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln1534)   --->   "%xor_ln1534 = xor i1 %icmp_ln1540, i1 1" [patchMaker.cpp:1534]   --->   Operation 93 'xor' 'xor_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.34ns)   --->   "%icmp_ln1546 = icmp_eq  i2 %d, i2 2" [patchMaker.cpp:1546]   --->   Operation 94 'icmp' 'icmp_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1534 = and i1 %icmp_ln1546, i1 %xor_ln1534" [patchMaker.cpp:1534]   --->   Operation 95 'and' 'and_ln1534' <Predicate = (!icmp_ln1534)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln1540 = add i5 %select_ln1534, i5 1" [patchMaker.cpp:1540]   --->   Operation 96 'add' 'add_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln1540)   --->   "%or_ln1540 = or i1 %and_ln1534, i1 %icmp_ln1540" [patchMaker.cpp:1540]   --->   Operation 97 'or' 'or_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1540 = select i1 %or_ln1540, i2 0, i2 %d" [patchMaker.cpp:1540]   --->   Operation 98 'select' 'select_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.27ns)   --->   "%select_ln1540_1 = select i1 %and_ln1534, i5 %add_ln1540, i5 %select_ln1534" [patchMaker.cpp:1540]   --->   Operation 99 'select' 'select_ln1540_1' <Predicate = (!icmp_ln1534)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.43ns)   --->   "%add_ln1546 = add i2 %select_ln1540, i2 1" [patchMaker.cpp:1546]   --->   Operation 100 'add' 'add_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln1540_1 = add i7 %indvar_flatten21, i7 1" [patchMaker.cpp:1540]   --->   Operation 101 'add' 'add_ln1540_1' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.30ns)   --->   "%select_ln1540_2 = select i1 %icmp_ln1540, i7 1, i7 %add_ln1540_1" [patchMaker.cpp:1540]   --->   Operation 102 'select' 'select_ln1540_2' <Predicate = (!icmp_ln1534)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.41>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln1534_1, i4 0" [patchMaker.cpp:1551]   --->   Operation 103 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i7 %tmp_s" [patchMaker.cpp:1540]   --->   Operation 104 'zext' 'zext_ln1540' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1551 = zext i5 %select_ln1540_1" [patchMaker.cpp:1551]   --->   Operation 105 'zext' 'zext_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln1551 = add i8 %zext_ln1540, i8 %zext_ln1551" [patchMaker.cpp:1551]   --->   Operation 106 'add' 'add_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln1551_1)   --->   "%empty_88 = shl i8 %add_ln1551, i8 1" [patchMaker.cpp:1551]   --->   Operation 107 'shl' 'empty_88' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln1551_1)   --->   "%zext_ln1551_1 = zext i2 %select_ln1540" [patchMaker.cpp:1551]   --->   Operation 108 'zext' 'zext_ln1551_1' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1551_1 = add i8 %empty_88, i8 %zext_ln1551_1" [patchMaker.cpp:1551]   --->   Operation 109 'add' 'add_ln1551_1' <Predicate = (!icmp_ln1534)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 1.19>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perSuperpoint_makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 111 'speclooptripcount' 'empty_87' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initSP_perPoint_makePatch_alignedToLine_initSP_perParameter_str"   --->   Operation 113 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1551_2 = zext i8 %add_ln1551_1" [patchMaker.cpp:1551]   --->   Operation 115 'zext' 'zext_ln1551_2' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%NPpatches_superpoints_V_addr = getelementptr i32 %NPpatches_superpoints_V, i64 0, i64 %zext_ln1551_2" [patchMaker.cpp:1551]   --->   Operation 116 'getelementptr' 'NPpatches_superpoints_V_addr' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln1546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [patchMaker.cpp:1546]   --->   Operation 117 'specloopname' 'specloopname_ln1546' <Predicate = (!icmp_ln1534)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.19ns)   --->   "%store_ln1551 = store i32 0, i8 %NPpatches_superpoints_V_addr" [patchMaker.cpp:1551]   --->   Operation 118 'store' 'store_ln1551' <Predicate = (!icmp_ln1534)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln1534)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.38>
ST_11 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln1564 = br void %.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 120 'br' 'br_ln1564' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.76>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten57 = phi i5 %add_ln1564_1, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 121 'phi' 'indvar_flatten57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%b_2 = phi i2 %select_ln1564_1, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1564]   --->   Operation 122 'phi' 'b_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i5 %select_ln1570_2, void %.preheader, i5 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1570]   --->   Operation 123 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%c_2 = phi i3 %select_ln1570_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1570]   --->   Operation 124 'phi' 'c_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%d_1 = phi i2 %add_ln1576, void %.preheader, i2 0, void %.preheader.preheader.preheader" [patchMaker.cpp:1576]   --->   Operation 125 'phi' 'd_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.70ns)   --->   "%add_ln1564_1 = add i5 %indvar_flatten57, i5 1" [patchMaker.cpp:1564]   --->   Operation 126 'add' 'add_ln1564_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.63ns)   --->   "%icmp_ln1564 = icmp_eq  i5 %indvar_flatten57, i5 24" [patchMaker.cpp:1564]   --->   Operation 128 'icmp' 'icmp_ln1564' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln1564 = br i1 %icmp_ln1564, void %.preheader, void" [patchMaker.cpp:1564]   --->   Operation 129 'br' 'br_ln1564' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.43ns)   --->   "%add_ln1564 = add i2 %b_2, i2 1" [patchMaker.cpp:1564]   --->   Operation 130 'add' 'add_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.63ns)   --->   "%icmp_ln1570 = icmp_eq  i5 %indvar_flatten43, i5 8" [patchMaker.cpp:1570]   --->   Operation 131 'icmp' 'icmp_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.27ns)   --->   "%select_ln1564 = select i1 %icmp_ln1570, i3 0, i3 %c_2" [patchMaker.cpp:1564]   --->   Operation 132 'select' 'select_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.27ns)   --->   "%select_ln1564_1 = select i1 %icmp_ln1570, i2 %add_ln1564, i2 %b_2" [patchMaker.cpp:1564]   --->   Operation 133 'select' 'select_ln1564_1' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln1564)   --->   "%xor_ln1564 = xor i1 %icmp_ln1570, i1 1" [patchMaker.cpp:1564]   --->   Operation 134 'xor' 'xor_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.34ns)   --->   "%icmp_ln1576 = icmp_eq  i2 %d_1, i2 2" [patchMaker.cpp:1576]   --->   Operation 135 'icmp' 'icmp_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1564 = and i1 %icmp_ln1576, i1 %xor_ln1564" [patchMaker.cpp:1564]   --->   Operation 136 'and' 'and_ln1564' <Predicate = (!icmp_ln1564)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.57ns)   --->   "%add_ln1570 = add i3 %select_ln1564, i3 1" [patchMaker.cpp:1570]   --->   Operation 137 'add' 'add_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1570)   --->   "%or_ln1570 = or i1 %and_ln1564, i1 %icmp_ln1570" [patchMaker.cpp:1570]   --->   Operation 138 'or' 'or_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln1570 = select i1 %or_ln1570, i2 0, i2 %d_1" [patchMaker.cpp:1570]   --->   Operation 139 'select' 'select_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln1570_1 = select i1 %and_ln1564, i3 %add_ln1570, i3 %select_ln1564" [patchMaker.cpp:1570]   --->   Operation 140 'select' 'select_ln1570_1' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.43ns)   --->   "%add_ln1576 = add i2 %select_ln1570, i2 1" [patchMaker.cpp:1576]   --->   Operation 141 'add' 'add_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln1570_1 = add i5 %indvar_flatten43, i5 1" [patchMaker.cpp:1570]   --->   Operation 142 'add' 'add_ln1570_1' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.27ns)   --->   "%select_ln1570_2 = select i1 %icmp_ln1570, i5 1, i5 %add_ln1570_1" [patchMaker.cpp:1570]   --->   Operation 143 'select' 'select_ln1570_2' <Predicate = (!icmp_ln1564)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 7> <Delay = 2.11>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perPropertyType_makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 145 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln1564_1, i2 0" [patchMaker.cpp:1581]   --->   Operation 146 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1570 = zext i4 %tmp_1" [patchMaker.cpp:1570]   --->   Operation 147 'zext' 'zext_ln1570' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makePatch_alignedToLine_initPP_perParallelogram_makePatch_alignedToLine_initPP_perPropertyLength_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1581 = zext i3 %select_ln1570_1" [patchMaker.cpp:1581]   --->   Operation 150 'zext' 'zext_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.70ns)   --->   "%add_ln1581 = add i5 %zext_ln1570, i5 %zext_ln1581" [patchMaker.cpp:1581]   --->   Operation 151 'add' 'add_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln1581_1)   --->   "%empty_90 = shl i5 %add_ln1581, i5 1" [patchMaker.cpp:1581]   --->   Operation 152 'shl' 'empty_90' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln1581_1)   --->   "%zext_ln1581_1 = zext i2 %select_ln1570" [patchMaker.cpp:1581]   --->   Operation 154 'zext' 'zext_ln1581_1' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1581_1 = add i5 %empty_90, i5 %zext_ln1581_1" [patchMaker.cpp:1581]   --->   Operation 155 'add' 'add_ln1581_1' <Predicate = (!icmp_ln1564)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1581_2 = zext i5 %add_ln1581_1" [patchMaker.cpp:1581]   --->   Operation 156 'zext' 'zext_ln1581_2' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%NPpatches_parameters_V_addr = getelementptr i32 %NPpatches_parameters_V, i64 0, i64 %zext_ln1581_2" [patchMaker.cpp:1581]   --->   Operation 157 'getelementptr' 'NPpatches_parameters_V_addr' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln1576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [patchMaker.cpp:1576]   --->   Operation 158 'specloopname' 'specloopname_ln1576' <Predicate = (!icmp_ln1564)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.69ns)   --->   "%store_ln1581 = store i32 0, i5 %NPpatches_parameters_V_addr" [patchMaker.cpp:1581]   --->   Operation 159 'store' 'store_ln1581' <Predicate = (!icmp_ln1564)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln1564)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln1588 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1588]   --->   Operation 161 'call' 'call_ln1588' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln1588 = call void @wedgePatch_init, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i32 %init_patch_V, i35 %radiiDivisionList" [patchMaker.cpp:1588]   --->   Operation 162 'call' 'call_ln1588' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1591]   --->   Operation 163 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 0.58>
ST_16 : Operation 164 [2/2] (0.58ns)   --->   "%call_ln1591 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %output_patch_stream_V, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1591]   --->   Operation 164 'call' 'call_ln1591' <Predicate = true> <Delay = 0.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 0.70>
ST_17 : Operation 165 [1/2] (0.70ns)   --->   "%call_ln1591 = call void @add_patch9, i8 %n_patches, i8 %n_patches_read, i64 %output_patch_stream_V, i32 %NPpatches_superpoints_V, i32 %NPpatches_parameters_V, i64 %patches_superpoints, i32 %patches_parameters" [patchMaker.cpp:1591]   --->   Operation 165 'call' 'call_ln1591' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln1592 = ret i32 %ppl_0" [patchMaker.cpp:1592]   --->   Operation 166 'ret' 'ret_ln1592' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13', patchMaker.cpp:1491) with incoming values : ('add_ln1491_1', patchMaker.cpp:1491) [28]  (0.387 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', patchMaker.cpp:1497) with incoming values : ('select_ln1497_2', patchMaker.cpp:1497) [30]  (0 ns)
	'icmp' operation ('icmp_ln1497', patchMaker.cpp:1497) [41]  (0.6 ns)
	'select' operation ('select_ln1491', patchMaker.cpp:1491) [42]  (0.278 ns)
	'add' operation ('add_ln1497', patchMaker.cpp:1497) [50]  (0.707 ns)
	'select' operation ('select_ln1497_1', patchMaker.cpp:1497) [54]  (0.278 ns)

 <State 3>: 1.41ns
The critical path consists of the following:
	'add' operation ('add_ln1508', patchMaker.cpp:1508) [56]  (0.706 ns)
	'shl' operation ('empty_85', patchMaker.cpp:1508) [57]  (0 ns)
	'add' operation ('add_ln1508_1', patchMaker.cpp:1508) [60]  (0.705 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('init_patch_V_addr', patchMaker.cpp:1508) [62]  (0 ns)
	'store' operation ('store_ln1508', patchMaker.cpp:1508) of constant 0 on array 'init_patch.V', patchMaker.cpp:1483 [64]  (1.2 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ppl_0', patchMaker.cpp:1522) with incoming values : ('p_read_4') ('call_ret1', patchMaker.cpp:1522) [72]  (0.387 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:1517) with incoming values : ('add_ln1517', patchMaker.cpp:1517) [73]  (0 ns)
	'call' operation ('call_ret1', patchMaker.cpp:1522) to 'makeSuperPoint_alignedToLine11' [80]  (0.699 ns)
	blocking operation 0.5 ns on control path)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.86ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten21', patchMaker.cpp:1540) with incoming values : ('select_ln1540_2', patchMaker.cpp:1540) [87]  (0 ns)
	'icmp' operation ('icmp_ln1540', patchMaker.cpp:1540) [98]  (0.6 ns)
	'select' operation ('select_ln1534', patchMaker.cpp:1534) [99]  (0.278 ns)
	'add' operation ('add_ln1540', patchMaker.cpp:1540) [107]  (0.707 ns)
	'select' operation ('select_ln1540_1', patchMaker.cpp:1540) [111]  (0.278 ns)

 <State 9>: 1.41ns
The critical path consists of the following:
	'add' operation ('add_ln1551', patchMaker.cpp:1551) [113]  (0.706 ns)
	'shl' operation ('empty_88', patchMaker.cpp:1551) [114]  (0 ns)
	'add' operation ('add_ln1551_1', patchMaker.cpp:1551) [117]  (0.705 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('NPpatches_superpoints_V_addr', patchMaker.cpp:1551) [119]  (0 ns)
	'store' operation ('store_ln1551', patchMaker.cpp:1551) of constant 0 on array 'NPpatches_superpoints.V', patchMaker.cpp:1526 [121]  (1.2 ns)

 <State 11>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten57', patchMaker.cpp:1564) with incoming values : ('add_ln1564_1', patchMaker.cpp:1564) [129]  (0.387 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten43', patchMaker.cpp:1570) with incoming values : ('select_ln1570_2', patchMaker.cpp:1570) [131]  (0 ns)
	'icmp' operation ('icmp_ln1570', patchMaker.cpp:1570) [142]  (0.637 ns)
	'select' operation ('select_ln1564', patchMaker.cpp:1564) [143]  (0.278 ns)
	'add' operation ('add_ln1570', patchMaker.cpp:1570) [151]  (0.572 ns)
	'select' operation ('select_ln1570_1', patchMaker.cpp:1570) [155]  (0.278 ns)

 <State 13>: 2.11ns
The critical path consists of the following:
	'add' operation ('add_ln1581', patchMaker.cpp:1581) [157]  (0.708 ns)
	'shl' operation ('empty_90', patchMaker.cpp:1581) [158]  (0 ns)
	'add' operation ('add_ln1581_1', patchMaker.cpp:1581) [161]  (0.707 ns)
	'getelementptr' operation ('NPpatches_parameters_V_addr', patchMaker.cpp:1581) [163]  (0 ns)
	'store' operation ('store_ln1581', patchMaker.cpp:1581) of constant 0 on array 'NPpatches_parameters.V', patchMaker.cpp:1556 [165]  (0.699 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0.581ns
The critical path consists of the following:
	'call' operation ('call_ln1591', patchMaker.cpp:1591) to 'add_patch9' [173]  (0.581 ns)

 <State 17>: 0.706ns
The critical path consists of the following:
	'call' operation ('call_ln1591', patchMaker.cpp:1591) to 'add_patch9' [173]  (0.706 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
