banks:0.0201747026893
register:0.0197838801735
dsp56000:0.0169806670559
bank:0.0160955067215
srg:0.0137536263129
asips:0.0124657485705
r5:0.0124272495693
registers:0.0117216113796
y0:0.0104593901813
mst:0.00958963872887
r0:0.0095853530703
r2:0.00880173249834
spam:0.0087161584844
vsr:0.00849033352795
instruction:0.0080390764681
x0:0.00785899692416
uncompacted:0.00768418860283
r4:0.00762346169959
move:0.00612790288703
live:0.00599672442362
mac:0.00593886925408
assignment:0.00593009687137
coloring:0.00588140805013
r3:0.00560226951661
alu:0.00539505726671
y1:0.00532757707159
memory:0.00531727496696
r1:0.00529911974197
allocation:0.00516564884046
compiler:0.00492436413925
compacted:0.00447497196022
color:0.00427705563688
gpps:0.00426899366824
spanning:0.00406990816741
optimized:0.00382719121987
compilation:0.00380859041888
x1:0.00380561697362
dual:0.00372405508717
decoupled:0.00370555763681
asip:0.00364562414074
r6:0.00364562414074
mov:0.00364562414074
agu:0.00361937534549
gsr:0.00344906203931
reg:0.00342023062017
code:0.00339862441409
colored:0.00334255971023
splitting:0.00312630751537
temporaries:0.00303802011728
mpy:0.0028955002764
instructions:0.00288356421227
compaction:0.00288210038419
operand:0.00281126940348
heterogeneous:0.00278292400768
dsp:0.00274744902343
merging:0.002666939841
r10:0.00265348817653
word:0.00259309318904
motorola:0.00258901032694
processors:0.00258053081465
ranges:0.00256929696115
least_mean_square:0.00256139620094
adapt_predict_1:0.00256139620094
regk:0.00256139620094
tone_detector_1:0.00256139620094
msts:0.00256139620094
mpya:0.00256139620094
scale_factor_1:0.00256139620094
adapt_quant:0.00256139620094
iadpt_quant:0.00256139620094
complex_multiply:0.00256139620094
iir_biquad_n_sections:0.00256139620094
speed_control_2:0.00256139620094
l10:0.00256139620094
matrix_multiply_1:0.00256139620094
coupled:0.00254101077539
benchmarks:0.00252085695377
r7:0.00249384351327
embedded:0.00246105569318
d2:0.00241874032374
phases:0.0023033034172
operands:0.00229411905445
compilers:0.00226877125839
targeting:0.00219034345987
referenced:0.00214405468873
retargetable:0.00210019516531
allocated:0.00204396901824
name:0.00201088898895
uncolored:0.0019901161324
temporary:0.00192120905549
speedup:0.00189969088221
r8:0.00187038263495
visitors:0.00187038263495
theirs:0.00186735415871
jl:0.00181471808573
unmarked:0.00179835242224
assigned:0.00176486530497
subgraph:0.00175479114026
memories:0.00174784472914
nonconflicting:0.00170759746729
guthaus:0.00170759746729
mpyr:0.00170759746729
y1g:0.00170759746729
jlgjv:0.00170759746729
orthogonal:0.00169969916699
architecture:0.00158357534647
marsman:0.00154369700508
dasika:0.00154369700508
convolution:0.00147700862637
xiaobo:0.0014477501382
homogeneous:0.00142957537241
assembly:0.00142067068606
generation:0.00140858347449
simultaneous:0.00140161904609
r9:0.00137962481573
senger:0.00137962481573
sharon:0.00137962481573
signal:0.001357047042
od:0.00134876431668
op:0.00134161220391
ravindran:0.00132674408826
buses:0.00127261484016
files:0.00126953013963
multiplies:0.00125343424016
physical:0.00125009714201
phase:0.00124854027128
hsuan:0.00124692175663
names:0.0012171854237
shifter:0.00121520804691
partition:0.00121024450739
modes:0.00120953180667
dsps:0.00116215446459
mahlke:0.00113946865537
homogenous:0.00111874299005
subgraphs:0.00111418657008
digital:0.00110872833139
addressing:0.00109384943022
compacting:0.00106551541432
meet:0.00106208760849
a2:0.00105422602631
tree:0.00105170622603
g2:0.00105009758265
architectures:0.00104533531221
ratios:0.00103422645663
jv:0.00103259911026
conventional:0.001028193327
spilling:0.0010219293088
eu:0.00100898453372
ganesh:0.00100898453372
automation:0.00100473504967
reference:0.00100090128092
heuristic:0.000998532065528
mainly:0.000995282721869
nodes:0.000993468382532
merge:0.000987013859861
spill:0.000973833909238
compiled:0.000973201112943
sparc:0.000965022340018
inevitably:0.000963159901714
rajiv:0.000963159901714
classes:0.00095720085567
611:0.000952932712449
sr:0.000943115839954
g1:0.000943115839954
binding:0.000935062240327
suites:0.000933677079355
weight:0.000932095872314
jej:0.000915822781724
moves:0.000914190320379
priority:0.000899267280614
zhong:0.000899176211119
microsystems:0.000899176211119
opposed:0.000881325446693
comparative:0.000881000735332
twelve:0.000876137383948
todaes:0.000868910354456
cycle:0.000864120468612
marked:0.000859613972475
exploiting:0.0008540497029
adsp2100:0.000853798733647
incresing:0.000853798733647
xdb:0.000853798733647
coros:0.000853798733647
banerji:0.000853798733647
incapability:0.000853798733647
crunching:0.000853798733647
bank11:0.000853798733647
mwp:0.000853798733647
4fir2dim:0.000853798733647
upd77016:0.000853798733647
ydb:0.000853798733647
101000100000:0.000853798733647
execution0:0.000853798733647
grwal:0.000853798733647
multibank:0.000853798733647
studie:0.000853798733647
xyn:0.000853798733647
architectre:0.000853798733647
10312:0.000853798733647
pinedspcore:0.000853798733647
memory banks:0.0362811646276
memory bank:0.029639797656
bank assignment:0.0239091883508
register class:0.0153133045505
parallel move:0.0140372494228
name splitting:0.0131014327946
register classes:0.0112834875635
dual memory:0.00935816628185
code generation:0.00905786631644
move x:0.00886559737136
graph coloring:0.00886435707104
data memory:0.00863009520117
live ranges:0.008468513616
the srg:0.00842234965367
register assignment:0.007762804148
y memory:0.00748653302548
the dsp56000:0.00748653302548
multi memory:0.00748653302548
hand optimized:0.00705709468
in vsr:0.00683119667167
the code:0.00681023559162
optimized code:0.00676876301456
a mst:0.0065507163973
x0 y:0.0065507163973
uncompacted code:0.0065507163973
r2 x:0.0065507163973
the register:0.00610820442096
register allocation:0.00605462228701
code size:0.00605462228701
class allocation:0.00597729708771
heterogeneous registers:0.00597729708771
simultaneous reference:0.00597729708771
spanning tree:0.00584369362829
mac r3:0.00561489976911
move high:0.00561489976911
mac r0:0.00561489976911
e r4:0.00561489976911
y0 a:0.00561489976911
the uncompacted:0.00561489976911
f r5:0.00561489976911
maximum spanning:0.00561489976911
non orthogonal:0.00551915110548
physical registers:0.00546908214026
our compiler:0.00540424608102
live range:0.0054035777105
coupled approach:0.00512339750375
banks as:0.00512339750375
r0 r1:0.00512339750375
banks in:0.00506772401021
dual data:0.00483578038438
and merging:0.00480377429424
instruction selection:0.00473156936985
c r2:0.00467908314093
data alu:0.00467908314093
banks x:0.00467908314093
address alu:0.00467908314093
spam code:0.00467908314093
compacted code:0.00467908314093
splitting and:0.0045584129955
signal processors:0.00449280108964
x0 y0:0.00447323515886
r4 r5:0.00447323515886
code compaction:0.00447323515886
registers are:0.00440760116272
r3 r4:0.00434376343732
to memory:0.00429275310563
register architecture:0.00426949791979
x r1:0.00426949791979
generation phases:0.00426949791979
color v:0.00426949791979
d r3:0.00426949791979
generation for:0.00416311987452
for embedded:0.00410248009756
compilation times:0.00402981698698
digital signal:0.00398725037106
coloring algorithm:0.00398070240798
y b:0.00396356945705
assigned to:0.00391383908647
of compilation:0.00391289667992
for register:0.00384927608727
y colored:0.00374326651274
each temporary:0.00374326651274
our decoupled:0.00374326651274
reference graph:0.00374326651274
r5 mac:0.00374326651274
r5 low:0.00374326651274
vsr of:0.00374326651274
motorola dsp56000:0.00374326651274
r5 y:0.00374326651274
of gsr:0.00374326651274
a x0:0.00374326651274
r1 move:0.00374326651274
v move:0.00374326651274
of dsp56000:0.00374326651274
r1 r2:0.00374120712737
compiler optimized:0.00372769596572
our memory:0.00372769596572
a x:0.00365750389285
a register:0.00359712968558
can see:0.00346745827592
b y0:0.00341559833583
x color:0.00341559833583
reference allocation:0.00341559833583
x1 y:0.00341559833583
y color:0.00341559833583
a r0:0.00341559833583
decoupled approach:0.00341559833583
b r1:0.00341559833583
registers and:0.00333565845347
heterogeneous register:0.00322385358958
after register:0.00322385358958
alu operations:0.00322385358958
code in:0.0032054998689
assignment for:0.00319081785366
compilation time:0.0031616556394
in code:0.00312859661331
each live:0.00308775869171
op code:0.00308775869171
allocation and:0.00305410221048
are assigned:0.00303664444318
and memory:0.00301437011964
mst algorithm:0.00298215677257
for dual:0.00298215677257
processors code:0.00298215677257
embedded processors:0.0029683859569
two data:0.00293840077515
for asips:0.00289584229155
different memory:0.00287669840039
resulting code:0.00287669840039
output code:0.002822837872
low w:0.00280744988456
complex_multiply iir_biquad_n_sections:0.00280744988456
high v:0.00280744988456
w move:0.00280744988456
scale_factor_1 speed_control_2:0.00280744988456
speed_control_2 tone_detector_1:0.00280744988456
high w:0.00280744988456
reg i:0.00280744988456
y r5:0.00280744988456
least_mean_square matrix_multiply_1:0.00280744988456
r2 r6:0.00280744988456
adapt_predict_1 iadpt_quant:0.00280744988456
r5 r2:0.00280744988456
low r2:0.00280744988456
high r5:0.00280744988456
their literature:0.00280744988456
r6 add:0.00280744988456
r0 x0:0.00280744988456
high r2:0.00280744988456
mst t:0.00280744988456
x r0:0.00280744988456
partitioned memory:0.00280744988456
next visitors:0.00280744988456
r3 mac:0.00280744988456
convolution complex_multiply:0.00280744988456
adapt_quant adapt_predict_1:0.00280744988456
move conditions:0.00280744988456
reg j:0.00280744988456
r0 y:0.00280744988456
dsp56000 assembly:0.00280744988456
banks which:0.00280744988456
the agu:0.00280744988456
conventional graph:0.00280744988456
x memory:0.00280744988456
visitors q:0.00280744988456
exploiting dual:0.00280744988456
entire variables:0.00280744988456
srg and:0.00280744988456
mov a:0.00280744988456
tone_detector_1 benchmarks:0.00280744988456
c r6:0.00280744988456
y1 a:0.00280744988456
add r2:0.00280744988456
r8 move:0.00280744988456
add x1:0.00280744988456
r7 r5:0.00280744988456
mov x:0.00280744988456
matrix_multiply_1 adapt_quant:0.00280744988456
their coupled:0.00280744988456
mpy x0:0.00280744988456
y1 add:0.00280744988456
vsr do:0.00280744988456
iir_biquad_n_sections least_mean_square:0.00280744988456
iadpt_quant scale_factor_1:0.00280744988456
e r8:0.00280744988456
low r5:0.00280744988456
r4 y0:0.00280744988456
x1 y0:0.00280744988456
y r4:0.00280744988456
the instruction:0.00278420396999
a spanning:0.00274948291948
coloring approach:0.00270375392563
in figure:0.00267557697757
instruction word:0.00265380160532
assignment algorithm:0.00265380160532
data path:0.00264452121204
the memory:0.00259013564819
and y:0.00258331839532
be assigned:0.00257031042102
machine instructions:0.00256731490836
memory bank assignment:0.0225482004659
data memory banks:0.011806085517
name splitting and:0.00787072367797
to memory banks:0.00787072367797
memory banks in:0.00688688321822
a parallel move:0.00688688321822
register class allocation:0.00688688321822
splitting and merging:0.00683200366478
the register class:0.00590304275848
r0 r1 r2:0.00590304275848
maximum spanning tree:0.00590304275848
x0 y0 a:0.00590304275848
the uncompacted code:0.00590304275848
dual memory banks:0.00590304275848
mac r0 r1:0.00590304275848
mac r3 r4:0.00590304275848
memory banks as:0.00590304275848
code generation for:0.00581214521657
dual data memory:0.00541156811181
hand optimized code:0.00541156811181
r3 r4 r5:0.00512400274858
graph coloring algorithm:0.00491992207093
of the dsp56000:0.00491920229873
and memory bank:0.00491920229873
our memory bank:0.00491920229873
y0 a x:0.00491920229873
digital signal processors:0.00490198071726
heterogeneous registers and:0.00450964009318
code generation phases:0.00450964009318
bank assignment for:0.00450964009318
different memory banks:0.00450964009318
in the code:0.00438328797317
code in figure:0.00422027501686
we can see:0.00417631377596
multi memory bank:0.00393536183898
x a x0:0.00393536183898
nodes in vsr:0.00393536183898
banks x and:0.00393536183898
the memory bank:0.00393536183898
in vsr of:0.00393536183898
b r1 move:0.00393536183898
y b y0:0.00393536183898
color v with:0.00393536183898
a x0 y:0.00393536183898
f r5 mac:0.00393536183898
memory banks x:0.00393536183898
simultaneous reference graph:0.00393536183898
the parallel move:0.00393536183898
x0 y b:0.00393536183898
multi memory banks:0.00393536183898
bank assignment algorithm:0.00393536183898
r5 mac r3:0.00393536183898
two data memory:0.00393536183898
each live range:0.00360771207454
the register classes:0.00360771207454
register classes for:0.00360771207454
is mainly because:0.00360771207454
variables to memory:0.00341600183239
register allocation and:0.00331764388521
x and y:0.00324241408004
in the register:0.0032095227428
physical registers are:0.00317439087774
graph coloring approach:0.00317439087774
live ranges of:0.00317439087774
a spanning tree:0.00314700305304
in code generation:0.00301516770961
the code in:0.0030144821549
x1 y d:0.00295152137924
after register assignment:0.00295152137924
v move high:0.00295152137924
x1 y1 a:0.00295152137924
d r3 mac:0.00295152137924
compiler optimized code:0.00295152137924
parallel move conditions:0.00295152137924
d y1 add:0.00295152137924
uncolored node v:0.00295152137924
add r2 r6:0.00295152137924
over the uncompacted:0.00295152137924
y r4 y0:0.00295152137924
registers and multi:0.00295152137924
banks in this:0.00295152137924
adapt_predict_1 iadpt_quant scale_factor_1:0.00295152137924
c r6 add:0.00295152137924
least_mean_square matrix_multiply_1 adapt_quant:0.00295152137924
y d y1:0.00295152137924
a x r1:0.00295152137924
memory banks which:0.00295152137924
iadpt_quant scale_factor_1 speed_control_2:0.00295152137924
e r8 move:0.00295152137924
adapt_quant adapt_predict_1 iadpt_quant:0.00295152137924
a memory bank:0.00295152137924
our output code:0.00295152137924
and y memory:0.00295152137924
y b r1:0.00295152137924
the dual memory:0.00295152137924
memory banks are:0.00295152137924
conventional graph coloring:0.00295152137924
speed_control_2 tone_detector_1 benchmarks:0.00295152137924
c x1 y:0.00295152137924
a register class:0.00295152137924
convolution complex_multiply iir_biquad_n_sections:0.00295152137924
v in vsr:0.00295152137924
r6 r7 r5:0.00295152137924
y1 add x1:0.00295152137924
mov x a:0.00295152137924
move high r5:0.00295152137924
r2 r6 r7:0.00295152137924
r3 mac r0:0.00295152137924
x r0 x0:0.00295152137924
r4 r5 r2:0.00295152137924
low v move:0.00295152137924
dsp56000 assembly code:0.00295152137924
low w move:0.00295152137924
a maximum spanning:0.00295152137924
x c x1:0.00295152137924
their coupled approach:0.00295152137924
r1 r2 x:0.00295152137924
our decoupled approach:0.00295152137924
variables referenced in:0.00295152137924
matrix_multiply_1 adapt_quant adapt_predict_1:0.00295152137924
in vsr do:0.00295152137924
scale_factor_1 speed_control_2 tone_detector_1:0.00295152137924
r0 y b:0.00295152137924
move high r2:0.00295152137924
uncompacted code is:0.00295152137924
r1 move x:0.00295152137924
next visitors q:0.00295152137924
r6 add r2:0.00295152137924
of compilation times:0.00295152137924
mpy x0 y0:0.00295152137924
alu operations are:0.00295152137924
w move high:0.00295152137924
complex_multiply iir_biquad_n_sections least_mean_square:0.00295152137924
add x1 y1:0.00295152137924
mov a x:0.00295152137924
iir_biquad_n_sections least_mean_square matrix_multiply_1:0.00295152137924
be assigned to:0.00290068412502
the code generation:0.00284628356431
can see that:0.0028033276512
assigned to different:0.00275990155103
resulting code after:0.00270578405591
for register assignment:0.00270578405591
non orthogonal architectures:0.00270578405591
a partition from:0.00270578405591
simultaneous reference allocation:0.00270578405591
instruction selection phase:0.00270578405591
register class for:0.00270578405591
heterogeneous register architecture:0.00270578405591
of register classes:0.00270578405591
memory bank asips:0.00270578405591
multiple memory banks:0.00270578405591
to different memory:0.00270578405591
this is mainly:0.00262350389741
code over the:0.00256200137429
the instruction selection:0.00256200137429
optimized code over:0.00256200137429
for non orthogonal:0.00256200137429
the hand optimized:0.00256200137429
of our compiler:0.00256200137429
the spam compiler:0.00256200137429
registers are assigned:0.00256200137429
live range of:0.00256200137429
can see in:0.00251760244243
the resulting code:0.00249443272615
processors code generation:0.00245996103546
a x e:0.00245996103546
a x c:0.00245996103546
for fixed point:0.00238079315831
assigned to the:0.00235551270421
register and memory:0.00231609259457
assignment of variables:0.00231609259457
spanning tree mst:0.00231609259457
and instruction scheduling:0.00226137578221
instruction scheduling for:0.00226137578221
variables a and:0.00226137578221
generation for embedded:0.00217213829063
for digital signal:0.00213471267323
nodes have been:0.00213471267323
via graph coloring:0.00210084887883
a graph coloring:0.00210084887883
for embedded processors:0.00206992616327
referenced in the:0.00206992616327
the data path:0.00201512334224
for the code:0.00201512334224
a single instruction:0.00199058633113
centralized general purpose:0.00196768091949
y e r8:0.00196768091949
colored ones if:0.00196768091949
vsr of x:0.00196768091949
portable optimizer for:0.00196768091949
nodes than y:0.00196768091949
a mov a:0.00196768091949
r5 y e:0.00196768091949
partitioned memory move:0.00196768091949
dual memory architecture:0.00196768091949
move r10 x:0.00196768091949
r5 low w:0.00196768091949
r5 low r2:0.00196768091949
disjoint live ranges:0.00196768091949
optimized the uncompacted:0.00196768091949
