{
    "code": "```verilog\nmodule TopModule(\n    input logic clk,        // Clock signal, active on positive edge\n    input logic areset,     // Asynchronous reset, active high\n    input logic load,       // Load signal, active high\n    input logic ena,        // Enable signal, active high\n    input logic [3:0] data, // 4-bit input data for loading\n    output logic [3:0] q    // 4-bit shift register output\n);\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 4'b0000; // Asynchronous reset\n        end else if (load) begin\n            q <= data;    // Load data\n        end else if (ena) begin\n            q <= {1'b0, q[3:1]}; // Shift right\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}