# Single cycle CPU

## Goal
This single cycle CPU supporting RV64I. The CPU reads 32-bit instructions and operates on 64-bit
registers and data memory.

## Instruction set:
* R-type: add, sub, and, or, slt
* I-type: addi, slti, ld 
* S-type: sd 
* B-type: beq 
* J-type: jal 

## Architecture Diagram
![image](https://github.com/YuLunHsu0912/Portfolio/blob/main/05%20Computer_Architecture/Architecture%20Diagram.jpg)
