<stg><name>kernel</name>


<trans_list>

<trans id="3405" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3406" from="2" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3407" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3408" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3409" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3410" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3411" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3412" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3413" from="10" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3415" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3416" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3417" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3418" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3419" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3420" from="16" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3414" from="17" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3421" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3422" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3423" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3424" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3425" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3426" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3427" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3428" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3429" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3430" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3431" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3432" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3433" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3434" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3435" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3436" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3437" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3438" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3439" from="36" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_3_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecMemCore([258 x i8]* @l2_stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_2_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_1_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_5, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_4, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_3, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_2, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_1, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecMemCore([514 x i8]* @l1_stripes_0_0, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="32" op_20_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecReset([514 x i8]* @l1_stripes_0_0, [514 x i8]* @l1_stripes_0_1, [514 x i8]* @l1_stripes_0_2, [514 x i8]* @l1_stripes_0_3, [514 x i8]* @l1_stripes_0_4, [514 x i8]* @l1_stripes_0_5, [514 x i8]* @l1_stripes_1_0, [514 x i8]* @l1_stripes_1_1, [514 x i8]* @l1_stripes_1_2, [514 x i8]* @l1_stripes_1_3, [514 x i8]* @l1_stripes_1_4, [514 x i8]* @l1_stripes_1_5, [514 x i8]* @l1_stripes_2_0, [514 x i8]* @l1_stripes_2_1, [514 x i8]* @l1_stripes_2_2, [514 x i8]* @l1_stripes_2_3, [514 x i8]* @l1_stripes_2_4, [514 x i8]* @l1_stripes_2_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln243"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="32" op_26_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecReset([258 x i8]* @l2_stripes_0_0, [258 x i8]* @l2_stripes_0_1, [258 x i8]* @l2_stripes_0_2, [258 x i8]* @l2_stripes_0_3, [258 x i8]* @l2_stripes_0_4, [258 x i8]* @l2_stripes_0_5, [258 x i8]* @l2_stripes_1_0, [258 x i8]* @l2_stripes_1_1, [258 x i8]* @l2_stripes_1_2, [258 x i8]* @l2_stripes_1_3, [258 x i8]* @l2_stripes_1_4, [258 x i8]* @l2_stripes_1_5, [258 x i8]* @l2_stripes_2_0, [258 x i8]* @l2_stripes_2_1, [258 x i8]* @l2_stripes_2_2, [258 x i8]* @l2_stripes_2_3, [258 x i8]* @l2_stripes_2_4, [258 x i8]* @l2_stripes_2_5, [258 x i8]* @l2_stripes_3_0, [258 x i8]* @l2_stripes_3_1, [258 x i8]* @l2_stripes_3_2, [258 x i8]* @l2_stripes_3_3, [258 x i8]* @l2_stripes_3_4, [258 x i8]* @l2_stripes_3_5, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln247"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_data_V, i16* %out_V_keep_V, i16* %out_V_strb_V, i1* %out_V_last_V, [5 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V, [5 x i8]* @p_str5, i32 0, i32 0, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecLatency(i32 30, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecPipeline(i32 30, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
:48  %l1_iteration_load = load i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="l1_iteration_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="32">
<![CDATA[
:49  %trunc_ln33 = trunc i32 %l1_iteration_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32">
<![CDATA[
:50  %trunc_ln33_1 = trunc i32 %l1_iteration_load to i10

]]></Node>
<StgValue><ssdm name="trunc_ln33_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:51  %icmp_ln33 = icmp ult i10 %trunc_ln33_1, 384

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:54  br i1 %icmp_ln33, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %icmp_ln57 = icmp eq i10 %trunc_ln33_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln57, label %4, label %._crit_edge89

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge.61630:12  %icmp_ln51 = icmp eq i10 %trunc_ln33_1, 191

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge89:2  %tmp_85 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %l1_iteration_load, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge89:3  %icmp_ln67 = icmp eq i21 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:0  %trunc_ln71 = trunc i32 %l1_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:3  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l1_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:618  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1:619  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln101"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:621  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1:622  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln101"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:624  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
hls_label_1:625  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln101"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_1:694  %icmp_ln115 = icmp eq i2 %trunc_ln33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge95:2  %add_ln211 = add i32 %l1_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge95:3  %icmp_ln212 = icmp eq i32 %add_ln211, 263168

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge95:5  %select_ln212 = select i1 %icmp_ln212, i32 1024, i32 %add_ln211

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge98.new5:0  store i32 %select_ln212, i32* @l1_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16">
<![CDATA[
:52  %l1_write_col_offset_s = load i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_s"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8">
<![CDATA[
:53  %l1_write_row_offset_s = load i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_write_row_offset_s"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln60 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln61 = icmp eq i8 %add_ln60, 6

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  %select_ln61 = select i1 %icmp_ln61, i8 0, i8 %add_ln60

]]></Node>
<StgValue><ssdm name="select_ln61"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  store i8 %select_ln61, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
<literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge89

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_V_data_V, i8* %in_V_keep_V, i8* %in_V_strb_V, i1* %in_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i64, i8, i8, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="64">
<![CDATA[
:2  %trunc_ln681 = trunc i64 %tmp_data_V_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln681"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln40 = zext i16 %l1_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8">
<![CDATA[
:4  %l1_channel_idx_load = load i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="l1_channel_idx_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="8">
<![CDATA[
:5  %trunc_ln40 = trunc i8 %l1_channel_idx_load to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="3" op_0_bw="8">
<![CDATA[
:6  %trunc_ln40_1 = trunc i8 %l1_write_row_offset_s to i3

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %l1_stripes_0_0_addr = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %l1_stripes_0_1_addr = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %l1_stripes_0_2_addr = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %l1_stripes_0_3_addr = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %l1_stripes_0_4_addr = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %l1_stripes_0_5_addr = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %l1_stripes_1_0_addr = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %l1_stripes_1_1_addr = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %l1_stripes_1_2_addr = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %l1_stripes_1_3_addr = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %l1_stripes_1_4_addr = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %l1_stripes_1_5_addr = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %l1_stripes_2_0_addr = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %l1_stripes_2_1_addr = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %l1_stripes_2_2_addr = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %l1_stripes_2_3_addr = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %l1_stripes_2_4_addr = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %l1_stripes_2_5_addr = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:25  switch i2 %trunc_ln40, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch942221:0  store i8 %trunc_ln681, i8* %l1_stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch942221:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch932220:0  store i8 %trunc_ln681, i8* %l1_stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch932220:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch922219:0  store i8 %trunc_ln681, i8* %l1_stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch922219:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch912218:0  store i8 %trunc_ln681, i8* %l1_stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch912218:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch902217:0  store i8 %trunc_ln681, i8* %l1_stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch902217:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch952222:0  store i8 %trunc_ln681, i8* %l1_stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch952222:1  br label %branch222216

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch461896:0  store i8 %trunc_ln681, i8* %l1_stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch461896:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch451895:0  store i8 %trunc_ln681, i8* %l1_stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch451895:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch441894:0  store i8 %trunc_ln681, i8* %l1_stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch441894:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch431893:0  store i8 %trunc_ln681, i8* %l1_stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch431893:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch421892:0  store i8 %trunc_ln681, i8* %l1_stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch421892:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch471897:0  store i8 %trunc_ln681, i8* %l1_stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch471897:1  br label %branch211891

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1422546:0  store i8 %trunc_ln681, i8* %l1_stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch1422546:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1412545:0  store i8 %trunc_ln681, i8* %l1_stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch1412545:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1402544:0  store i8 %trunc_ln681, i8* %l1_stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch1402544:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1392543:0  store i8 %trunc_ln681, i8* %l1_stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch1392543:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1382542:0  store i8 %trunc_ln681, i8* %l1_stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch1382542:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch1432547:0  store i8 %trunc_ln681, i8* %l1_stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch1432547:1  br label %branch232541

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln53 = add i8 %l1_write_row_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  store i8 %add_ln53, i8* @l1_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge89

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch22:0  switch i3 %trunc_ln40_1, label %branch952222 [
    i3 0, label %branch902217
    i3 1, label %branch912218
    i3 2, label %branch922219
    i3 3, label %branch932220
    i3 -4, label %branch942221
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch222216:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch21:0  switch i3 %trunc_ln40_1, label %branch471897 [
    i3 0, label %branch421892
    i3 1, label %branch431893
    i3 2, label %branch441894
    i3 3, label %branch451895
    i3 -4, label %branch461896
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch211891:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch23:0  switch i3 %trunc_ln40_1, label %branch1432547 [
    i3 0, label %branch1382542
    i3 1, label %branch1392543
    i3 2, label %branch1402544
    i3 3, label %branch1412545
    i3 -4, label %branch1422546
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40" val="!0"/>
<literal name="trunc_ln40" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch232541:0  br label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch19:0  switch i3 %trunc_ln40_1, label %branch892180 [
    i3 0, label %branch842175
    i3 1, label %branch852176
    i3 2, label %branch862177
    i3 3, label %branch872178
    i3 -4, label %branch882179
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch192174:0  br label %._crit_edge.01654

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch18:0  switch i3 %trunc_ln40_1, label %branch411858 [
    i3 0, label %branch361853
    i3 1, label %branch371854
    i3 2, label %branch381855
    i3 3, label %branch391856
    i3 -4, label %branch401857
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch181852:0  br label %._crit_edge.01654

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch20:0  switch i3 %trunc_ln40_1, label %branch1372505 [
    i3 0, label %branch1322500
    i3 1, label %branch1332501
    i3 2, label %branch1342502
    i3 3, label %branch1352503
    i3 -4, label %branch1362504
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch202499:0  br label %._crit_edge.01654

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch16:0  switch i3 %trunc_ln40_1, label %branch832166 [
    i3 0, label %branch782161
    i3 1, label %branch792162
    i3 2, label %branch802163
    i3 3, label %branch812164
    i3 -4, label %branch822165
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch162160:0  br label %._crit_edge.11650

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch15:0  switch i3 %trunc_ln40_1, label %branch351845 [
    i3 0, label %branch301840
    i3 1, label %branch311841
    i3 2, label %branch321842
    i3 3, label %branch331843
    i3 -4, label %branch341844
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch151839:0  br label %._crit_edge.11650

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch17:0  switch i3 %trunc_ln40_1, label %branch1312491 [
    i3 0, label %branch1262486
    i3 1, label %branch1272487
    i3 2, label %branch1282488
    i3 3, label %branch1292489
    i3 -4, label %branch1302490
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch172485:0  br label %._crit_edge.11650

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch13:0  switch i3 %trunc_ln40_1, label %branch772152 [
    i3 0, label %branch722147
    i3 1, label %branch732148
    i3 2, label %branch742149
    i3 3, label %branch752150
    i3 -4, label %branch762151
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch132146:0  br label %._crit_edge.21646

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch12:0  switch i3 %trunc_ln40_1, label %branch291832 [
    i3 0, label %branch241827
    i3 1, label %branch251828
    i3 2, label %branch261829
    i3 3, label %branch271830
    i3 -4, label %branch281831
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch121826:0  br label %._crit_edge.21646

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch14:0  switch i3 %trunc_ln40_1, label %branch1252477 [
    i3 0, label %branch1202472
    i3 1, label %branch1212473
    i3 2, label %branch1222474
    i3 3, label %branch1232475
    i3 -4, label %branch1242476
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch142471:0  br label %._crit_edge.21646

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch10:0  switch i3 %trunc_ln40_1, label %branch712106 [
    i3 0, label %branch662101
    i3 1, label %branch672102
    i3 2, label %branch682103
    i3 3, label %branch692104
    i3 -4, label %branch702105
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch102100:0  br label %._crit_edge.31642

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch9:0  switch i3 %trunc_ln40_1, label %branch231789 [
    i3 0, label %branch181784
    i3 1, label %branch191785
    i3 2, label %branch201786
    i3 3, label %branch211787
    i3 -4, label %branch221788
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch91783:0  br label %._crit_edge.31642

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch11:0  switch i3 %trunc_ln40_1, label %branch1192431 [
    i3 0, label %branch1142426
    i3 1, label %branch1152427
    i3 2, label %branch1162428
    i3 3, label %branch1172429
    i3 -4, label %branch1182430
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch112425:0  br label %._crit_edge.31642

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch7:0  switch i3 %trunc_ln40_1, label %branch652092 [
    i3 0, label %branch602087
    i3 1, label %branch612088
    i3 2, label %branch622089
    i3 3, label %branch632090
    i3 -4, label %branch642091
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
branch72086:0  br label %._crit_edge.41638

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch6:0  switch i3 %trunc_ln40_1, label %branch171776 [
    i3 0, label %branch121771
    i3 1, label %branch131772
    i3 2, label %branch141773
    i3 3, label %branch151774
    i3 -4, label %branch161775
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch61770:0  br label %._crit_edge.41638

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch8:0  switch i3 %trunc_ln40_1, label %branch1132417 [
    i3 0, label %branch1082412
    i3 1, label %branch1092413
    i3 2, label %branch1102414
    i3 3, label %branch1112415
    i3 -4, label %branch1122416
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch82411:0  br label %._crit_edge.41638

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch4:0  switch i3 %trunc_ln40_1, label %branch592052 [
    i3 0, label %branch542047
    i3 1, label %branch552048
    i3 2, label %branch562049
    i3 3, label %branch572050
    i3 -4, label %branch582051
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0">
<![CDATA[
branch42046:0  br label %._crit_edge.51634

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch3:0  switch i3 %trunc_ln40_1, label %branch111763 [
    i3 0, label %branch61758
    i3 1, label %branch71759
    i3 2, label %branch81760
    i3 3, label %branch91761
    i3 -4, label %branch101762
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch31757:0  br label %._crit_edge.51634

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch5:0  switch i3 %trunc_ln40_1, label %branch1072377 [
    i3 0, label %branch1022372
    i3 1, label %branch1032373
    i3 2, label %branch1042374
    i3 3, label %branch1052375
    i3 -4, label %branch1062376
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0">
<![CDATA[
branch52371:0  br label %._crit_edge.51634

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln40_1, label %branch532038 [
    i3 0, label %branch482033
    i3 1, label %branch492034
    i3 2, label %branch502035
    i3 3, label %branch512036
    i3 -4, label %branch522037
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch12032:0  br label %._crit_edge.61630

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln40_1, label %branch51718 [
    i3 0, label %branch01713
    i3 1, label %branch11714
    i3 2, label %branch21715
    i3 3, label %branch31716
    i3 -4, label %branch41717
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0">
<![CDATA[
branch01712:0  br label %._crit_edge.61630

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln40_1, label %branch1012363 [
    i3 0, label %branch962358
    i3 1, label %branch972359
    i3 2, label %branch982360
    i3 3, label %branch992361
    i3 -4, label %branch1002362
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch22357:0  br label %._crit_edge.61630

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1304  %l2_maxes_0_load = load i16* @l2_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_0_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3053" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1305  %l2_maxes_1_load = load i16* @l2_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_1_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1306  %l2_maxes_2_load = load i16* @l2_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_2_load"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1307  %l2_maxes_3_load = load i16* @l2_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_3_load"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3056" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1308  %l2_maxes_4_load = load i16* @l2_maxes_4, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_4_load"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3057" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1309  %l2_maxes_5_load = load i16* @l2_maxes_5, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_5_load"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3058" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1310  %l2_maxes_6_load = load i16* @l2_maxes_6, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_6_load"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3059" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1311  %l2_maxes_7_load = load i16* @l2_maxes_7, align 2

]]></Node>
<StgValue><ssdm name="l2_maxes_7_load"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3060" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1312  %icmp_ln177 = icmp sgt i16 %add_ln167_47, %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3061" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1313  %select_ln177 = select i1 %icmp_ln177, i16 %add_ln167_47, i16 %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3062" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1314  %icmp_ln177_1 = icmp sgt i16 %add_ln167_51, %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_1"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1315  %select_ln177_1 = select i1 %icmp_ln177_1, i16 %add_ln167_51, i16 %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln177_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3064" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1316  %icmp_ln177_2 = icmp sgt i16 %add_ln167_69, %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_2"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3065" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1317  %select_ln177_2 = select i1 %icmp_ln177_2, i16 %add_ln167_69, i16 %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln177_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3066" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1318  %icmp_ln177_3 = icmp sgt i16 %add_ln167_87, %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_3"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3067" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1319  %select_ln177_3 = select i1 %icmp_ln177_3, i16 %add_ln167_87, i16 %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln177_3"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3068" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1320  %icmp_ln177_4 = icmp sgt i16 %add_ln167_105, %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_4"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1321  %select_ln177_4 = select i1 %icmp_ln177_4, i16 %add_ln167_105, i16 %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="select_ln177_4"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3070" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1322  %icmp_ln177_5 = icmp sgt i16 %add_ln167_123, %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_5"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3071" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1323  %select_ln177_5 = select i1 %icmp_ln177_5, i16 %add_ln167_123, i16 %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="select_ln177_5"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3072" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1324  %icmp_ln177_6 = icmp sgt i16 %add_ln167_140, %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_6"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3073" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1325  %select_ln177_6 = select i1 %icmp_ln177_6, i16 %add_ln167_140, i16 %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="select_ln177_6"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3074" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1326  %icmp_ln177_7 = icmp sgt i16 %add_ln167_145, %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="icmp_ln177_7"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3075" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1327  %select_ln177_7 = select i1 %icmp_ln177_7, i16 %add_ln167_145, i16 %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="select_ln177_7"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1336  %select_ln173_8 = select i1 %trunc_ln147_1, i16 %select_ln177, i16 %l2_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln173_8"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3085" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1337  %select_ln173_9 = select i1 %trunc_ln147_1, i16 %select_ln177_1, i16 %l2_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln173_9"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1338  %select_ln173_10 = select i1 %trunc_ln147_1, i16 %select_ln177_2, i16 %l2_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln173_10"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3087" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1339  %select_ln173_11 = select i1 %trunc_ln147_1, i16 %select_ln177_3, i16 %l2_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln173_11"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3088" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1340  %select_ln173_12 = select i1 %trunc_ln147_1, i16 %select_ln177_4, i16 %l2_maxes_4_load

]]></Node>
<StgValue><ssdm name="select_ln173_12"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3089" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1341  %select_ln173_13 = select i1 %trunc_ln147_1, i16 %select_ln177_5, i16 %l2_maxes_5_load

]]></Node>
<StgValue><ssdm name="select_ln173_13"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1342  %select_ln173_14 = select i1 %trunc_ln147_1, i16 %select_ln177_6, i16 %l2_maxes_6_load

]]></Node>
<StgValue><ssdm name="select_ln173_14"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1343  %select_ln173_15 = select i1 %trunc_ln147_1, i16 %select_ln177_7, i16 %l2_maxes_7_load

]]></Node>
<StgValue><ssdm name="select_ln173_15"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1353  br i1 %icmp_ln182, label %_ifconv, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ifconv:1  %tmp_data_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %select_ln173_15, i16 %select_ln173_14, i16 %select_ln173_13, i16 %select_ln173_12, i16 %select_ln173_11, i16 %select_ln173_10, i16 %select_ln173_9, i16 %select_ln173_8)

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="128" op_6_bw="16" op_7_bw="16" op_8_bw="1">
<![CDATA[
_ifconv:2  call void @_ssdm_op_Write.axis.volatile.i128P.i16P.i16P.i1P(i128* %out_V_data_V, i16* %out_V_keep_V, i16* %out_V_strb_V, i1* %out_V_last_V, i128 %tmp_data_V, i16 -1, i16 undef, i1 %tmp_last_V)

]]></Node>
<StgValue><ssdm name="write_ln196"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:0  %l2_read_row_offset_f = phi i1 [ %icmp_ln199, %_ifconv ], [ false, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_f"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:1  %l2_read_row_offset_n = phi i8 [ %select_ln203, %_ifconv ], [ undef, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_n"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:2  %l2_maxes_0_flag_1 = phi i1 [ true, %_ifconv ], [ %trunc_ln147_1, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_0_flag_1"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:3  %l2_maxes_0_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_8, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_0_new_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:4  %l2_maxes_1_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_9, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_1_new_1"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:5  %l2_maxes_2_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_10, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_2_new_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:6  %l2_maxes_3_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_11, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_3_new_1"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:7  %l2_maxes_4_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_12, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_4_new_1"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:8  %l2_maxes_5_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_13, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_5_new_1"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:9  %l2_maxes_6_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_14, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_6_new_1"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:10  %l2_maxes_7_new_1 = phi i16 [ 0, %_ifconv ], [ %select_ln173_15, %.preheader62.preheader.0.0_ifconv ]

]]></Node>
<StgValue><ssdm name="l2_maxes_7_new_1"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:11  br i1 %l2_maxes_0_flag_1, label %mergeST48, label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:0  store i16 %l2_maxes_7_new_1, i16* @l2_maxes_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:1  store i16 %l2_maxes_6_new_1, i16* @l2_maxes_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:2  store i16 %l2_maxes_5_new_1, i16* @l2_maxes_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:3  store i16 %l2_maxes_4_new_1, i16* @l2_maxes_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:4  store i16 %l2_maxes_3_new_1, i16* @l2_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:5  store i16 %l2_maxes_2_new_1, i16* @l2_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:6  store i16 %l2_maxes_1_new_1, i16* @l2_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST48:7  store i16 %l2_maxes_0_new_1, i16* @l2_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="l2_maxes_0_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="0">
<![CDATA[
mergeST48:8  br label %.loopexit._crit_edge.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="0">
<![CDATA[
.loopexit._crit_edge.new:0  br label %._crit_edge95

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge95:0  %l2_read_row_offset_f_1 = phi i1 [ %l2_read_row_offset_f, %.loopexit._crit_edge.new ], [ false, %._crit_edge91 ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_f_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge95:1  %l2_read_row_offset_n_1 = phi i8 [ %l2_read_row_offset_n, %.loopexit._crit_edge.new ], [ undef, %._crit_edge91 ]

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_n_1"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge98.new15:0  br i1 %or_ln212, label %mergeST4, label %._crit_edge98.new5

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge98.new5:2  %or_ln220 = or i1 %icmp_ln220, %l2_read_row_offset_f_1

]]></Node>
<StgValue><ssdm name="or_ln220"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge98.new5:3  %select_ln220_1 = select i1 %icmp_ln220, i8 2, i8 %l2_read_row_offset_n_1

]]></Node>
<StgValue><ssdm name="select_ln220_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge98.new5:4  br i1 %or_ln220, label %mergeST18, label %._crit_edge99.new19

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST18:0  store i8 %select_ln220_1, i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln220" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0">
<![CDATA[
mergeST18:1  br label %._crit_edge99.new19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="0">
<![CDATA[
._crit_edge99.new19:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln225"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="294" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:0  %add_ln41 = add i8 1, %l1_channel_idx_load

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:1  %icmp_ln42 = icmp eq i8 %add_ln41, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.0:2  %add_ln45 = add i16 1, %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.0:3  %select_ln42 = select i1 %icmp_ln42, i16 %add_ln45, i16 %l1_write_col_offset_s

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:4  %select_ln42_1 = select i1 %icmp_ln42, i8 0, i8 %add_ln41

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:5  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.0:6  %zext_ln40_1 = zext i16 %select_ln42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.0:7  %trunc_ln40_2 = trunc i8 %select_ln42_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:8  %l1_stripes_0_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:9  %l1_stripes_0_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:10  %l1_stripes_0_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:11  %l1_stripes_0_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:12  %l1_stripes_0_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:13  %l1_stripes_0_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:14  %l1_stripes_1_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:15  %l1_stripes_1_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:16  %l1_stripes_1_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:17  %l1_stripes_1_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:18  %l1_stripes_1_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:19  %l1_stripes_1_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:20  %l1_stripes_2_0_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:21  %l1_stripes_2_1_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:22  %l1_stripes_2_2_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:23  %l1_stripes_2_3_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:24  %l1_stripes_2_4_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:25  %l1_stripes_2_5_addr_1 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.0:26  switch i2 %trunc_ln40_2, label %branch20 [
    i2 0, label %branch18
    i2 1, label %branch19
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch882179:0  store i8 %p_Result_1, i8* %l1_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch882179:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch872178:0  store i8 %p_Result_1, i8* %l1_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch872178:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch862177:0  store i8 %p_Result_1, i8* %l1_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch862177:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch852176:0  store i8 %p_Result_1, i8* %l1_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch852176:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch842175:0  store i8 %p_Result_1, i8* %l1_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
branch842175:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch892180:0  store i8 %p_Result_1, i8* %l1_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch892180:1  br label %branch192174

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch401857:0  store i8 %p_Result_1, i8* %l1_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch401857:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch391856:0  store i8 %p_Result_1, i8* %l1_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch391856:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch381855:0  store i8 %p_Result_1, i8* %l1_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch381855:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch371854:0  store i8 %p_Result_1, i8* %l1_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch371854:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch361853:0  store i8 %p_Result_1, i8* %l1_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch361853:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch411858:0  store i8 %p_Result_1, i8* %l1_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch411858:1  br label %branch181852

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1362504:0  store i8 %p_Result_1, i8* %l1_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch1362504:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1352503:0  store i8 %p_Result_1, i8* %l1_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch1352503:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1342502:0  store i8 %p_Result_1, i8* %l1_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch1342502:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1332501:0  store i8 %p_Result_1, i8* %l1_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch1332501:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1322500:0  store i8 %p_Result_1, i8* %l1_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch1322500:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0">
<![CDATA[
branch1372505:0  store i8 %p_Result_1, i8* %l1_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_2" val="!0"/>
<literal name="trunc_ln40_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch1372505:1  br label %branch202499

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01654:0  %add_ln41_1 = add i8 1, %select_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln41_1"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.01654:5  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.11650:5  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.21646:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.31642:5  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.41638:5  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.51634:5  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="364" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.01654:1  %icmp_ln42_1 = icmp eq i8 %add_ln41_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.01654:2  %add_ln45_1 = add i16 1, %select_ln42

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.01654:3  %select_ln42_2 = select i1 %icmp_ln42_1, i16 %add_ln45_1, i16 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.01654:4  %select_ln42_3 = select i1 %icmp_ln42_1, i8 0, i8 %add_ln41_1

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.01654:6  %zext_ln40_2 = zext i16 %select_ln42_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.01654:7  %trunc_ln40_3 = trunc i8 %select_ln42_3 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:8  %l1_stripes_0_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:9  %l1_stripes_0_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:10  %l1_stripes_0_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:11  %l1_stripes_0_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:12  %l1_stripes_0_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:13  %l1_stripes_0_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:14  %l1_stripes_1_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:15  %l1_stripes_1_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:16  %l1_stripes_1_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:17  %l1_stripes_1_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:18  %l1_stripes_1_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:19  %l1_stripes_1_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:20  %l1_stripes_2_0_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:21  %l1_stripes_2_1_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:22  %l1_stripes_2_2_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:23  %l1_stripes_2_3_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:24  %l1_stripes_2_4_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.01654:25  %l1_stripes_2_5_addr_2 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.01654:26  switch i2 %trunc_ln40_3, label %branch17 [
    i2 0, label %branch15
    i2 1, label %branch16
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch822165:0  store i8 %p_Result_s, i8* %l1_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch822165:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch812164:0  store i8 %p_Result_s, i8* %l1_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch812164:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch802163:0  store i8 %p_Result_s, i8* %l1_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch802163:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch792162:0  store i8 %p_Result_s, i8* %l1_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch792162:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch782161:0  store i8 %p_Result_s, i8* %l1_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch782161:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch832166:0  store i8 %p_Result_s, i8* %l1_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch832166:1  br label %branch162160

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch341844:0  store i8 %p_Result_s, i8* %l1_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch341844:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch331843:0  store i8 %p_Result_s, i8* %l1_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch331843:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch321842:0  store i8 %p_Result_s, i8* %l1_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch321842:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch311841:0  store i8 %p_Result_s, i8* %l1_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch311841:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch301840:0  store i8 %p_Result_s, i8* %l1_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch301840:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch351845:0  store i8 %p_Result_s, i8* %l1_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch351845:1  br label %branch151839

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1302490:0  store i8 %p_Result_s, i8* %l1_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch1302490:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1292489:0  store i8 %p_Result_s, i8* %l1_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0">
<![CDATA[
branch1292489:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1282488:0  store i8 %p_Result_s, i8* %l1_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch1282488:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1272487:0  store i8 %p_Result_s, i8* %l1_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch1272487:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1262486:0  store i8 %p_Result_s, i8* %l1_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch1262486:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch1312491:0  store i8 %p_Result_s, i8* %l1_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_3" val="!0"/>
<literal name="trunc_ln40_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch1312491:1  br label %branch172485

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11650:0  %add_ln41_2 = add i8 1, %select_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln41_2"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.11650:1  %icmp_ln42_2 = icmp eq i8 %add_ln41_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.11650:2  %add_ln45_2 = add i16 1, %select_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln45_2"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.11650:3  %select_ln42_4 = select i1 %icmp_ln42_2, i16 %add_ln45_2, i16 %select_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.11650:4  %select_ln42_5 = select i1 %icmp_ln42_2, i8 0, i8 %add_ln41_2

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.11650:7  %trunc_ln40_4 = trunc i8 %select_ln42_5 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_4"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.11650:26  switch i2 %trunc_ln40_4, label %branch14 [
    i2 0, label %branch12
    i2 1, label %branch13
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.11650:6  %zext_ln40_3 = zext i16 %select_ln42_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_3"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:8  %l1_stripes_0_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:9  %l1_stripes_0_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:10  %l1_stripes_0_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:11  %l1_stripes_0_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:12  %l1_stripes_0_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:13  %l1_stripes_0_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:14  %l1_stripes_1_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:15  %l1_stripes_1_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:16  %l1_stripes_1_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:17  %l1_stripes_1_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:18  %l1_stripes_1_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:19  %l1_stripes_1_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:20  %l1_stripes_2_0_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:21  %l1_stripes_2_1_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:22  %l1_stripes_2_2_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:23  %l1_stripes_2_3_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:24  %l1_stripes_2_4_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.11650:25  %l1_stripes_2_5_addr_3 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_3

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch762151:0  store i8 %p_Result_3, i8* %l1_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
branch762151:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch752150:0  store i8 %p_Result_3, i8* %l1_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch752150:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch742149:0  store i8 %p_Result_3, i8* %l1_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch742149:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch732148:0  store i8 %p_Result_3, i8* %l1_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch732148:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch722147:0  store i8 %p_Result_3, i8* %l1_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch722147:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch772152:0  store i8 %p_Result_3, i8* %l1_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch772152:1  br label %branch132146

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch281831:0  store i8 %p_Result_3, i8* %l1_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
branch281831:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch271830:0  store i8 %p_Result_3, i8* %l1_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch271830:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch261829:0  store i8 %p_Result_3, i8* %l1_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch261829:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch251828:0  store i8 %p_Result_3, i8* %l1_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch251828:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch241827:0  store i8 %p_Result_3, i8* %l1_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch241827:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch291832:0  store i8 %p_Result_3, i8* %l1_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
branch291832:1  br label %branch121826

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1242476:0  store i8 %p_Result_3, i8* %l1_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
branch1242476:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1232475:0  store i8 %p_Result_3, i8* %l1_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch1232475:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1222474:0  store i8 %p_Result_3, i8* %l1_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch1222474:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1212473:0  store i8 %p_Result_3, i8* %l1_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch1212473:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1202472:0  store i8 %p_Result_3, i8* %l1_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch1202472:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
branch1252477:0  store i8 %p_Result_3, i8* %l1_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_4" val="!0"/>
<literal name="trunc_ln40_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch1252477:1  br label %branch142471

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21646:0  %add_ln41_3 = add i8 1, %select_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln41_3"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.21646:1  %icmp_ln42_3 = icmp eq i8 %add_ln41_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.21646:2  %add_ln45_3 = add i16 1, %select_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln45_3"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.21646:3  %select_ln42_6 = select i1 %icmp_ln42_3, i16 %add_ln45_3, i16 %select_ln42_4

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.21646:4  %select_ln42_7 = select i1 %icmp_ln42_3, i8 0, i8 %add_ln41_3

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.21646:7  %trunc_ln40_5 = trunc i8 %select_ln42_7 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_5"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.21646:26  switch i2 %trunc_ln40_5, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31642:0  %add_ln41_4 = add i8 1, %select_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln41_4"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.31642:1  %icmp_ln42_4 = icmp eq i8 %add_ln41_4, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_4"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:3  %or_ln42 = or i1 %icmp_ln42_1, %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:4  %or_ln42_1 = or i1 %icmp_ln42_2, %icmp_ln42_3

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:5  %or_ln42_2 = or i1 %or_ln42_1, %or_ln42

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:620  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:623  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.21646:6  %zext_ln40_4 = zext i16 %select_ln42_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_4"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:8  %l1_stripes_0_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_4"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:9  %l1_stripes_0_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_4"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:10  %l1_stripes_0_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_4"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:11  %l1_stripes_0_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_4"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:12  %l1_stripes_0_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_4"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:13  %l1_stripes_0_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_4"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:14  %l1_stripes_1_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_4"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:15  %l1_stripes_1_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_4"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:16  %l1_stripes_1_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_4"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:17  %l1_stripes_1_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_4"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:18  %l1_stripes_1_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_4"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:19  %l1_stripes_1_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_4"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:20  %l1_stripes_2_0_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_4"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:21  %l1_stripes_2_1_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_4"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:22  %l1_stripes_2_2_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_4"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:23  %l1_stripes_2_3_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_4"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:24  %l1_stripes_2_4_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_4"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.21646:25  %l1_stripes_2_5_addr_4 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_4"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch702105:0  store i8 %p_Result_4, i8* %l1_stripes_1_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch702105:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch692104:0  store i8 %p_Result_4, i8* %l1_stripes_1_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch692104:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch682103:0  store i8 %p_Result_4, i8* %l1_stripes_1_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch682103:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch672102:0  store i8 %p_Result_4, i8* %l1_stripes_1_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch672102:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch662101:0  store i8 %p_Result_4, i8* %l1_stripes_1_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch662101:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch712106:0  store i8 %p_Result_4, i8* %l1_stripes_1_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch712106:1  br label %branch102100

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch221788:0  store i8 %p_Result_4, i8* %l1_stripes_0_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch221788:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch211787:0  store i8 %p_Result_4, i8* %l1_stripes_0_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch211787:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch201786:0  store i8 %p_Result_4, i8* %l1_stripes_0_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch201786:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch191785:0  store i8 %p_Result_4, i8* %l1_stripes_0_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch191785:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch181784:0  store i8 %p_Result_4, i8* %l1_stripes_0_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch181784:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch231789:0  store i8 %p_Result_4, i8* %l1_stripes_0_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch231789:1  br label %branch91783

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1182430:0  store i8 %p_Result_4, i8* %l1_stripes_2_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch1182430:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1172429:0  store i8 %p_Result_4, i8* %l1_stripes_2_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch1172429:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1162428:0  store i8 %p_Result_4, i8* %l1_stripes_2_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
branch1162428:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1152427:0  store i8 %p_Result_4, i8* %l1_stripes_2_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch1152427:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1142426:0  store i8 %p_Result_4, i8* %l1_stripes_2_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch1142426:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
branch1192431:0  store i8 %p_Result_4, i8* %l1_stripes_2_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_5" val="!0"/>
<literal name="trunc_ln40_5" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch1192431:1  br label %branch112425

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.31642:4  %select_ln42_9 = select i1 %icmp_ln42_4, i8 0, i8 %add_ln41_4

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.31642:7  %trunc_ln40_6 = trunc i8 %select_ln42_9 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_6"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.31642:26  switch i2 %trunc_ln40_6, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41638:0  %add_ln41_5 = add i8 1, %select_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln41_5"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.41638:1  %icmp_ln42_5 = icmp eq i8 %add_ln41_5, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_5"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.41638:4  %select_ln42_11 = select i1 %icmp_ln42_5, i8 0, i8 %add_ln41_5

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.41638:7  %trunc_ln40_7 = trunc i8 %select_ln42_11 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_7"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.41638:26  switch i2 %trunc_ln40_7, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51634:0  %add_ln41_6 = add i8 1, %select_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln41_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="565" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln42_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.31642:2  %add_ln45_4 = add i16 1, %select_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln45_4"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.31642:3  %select_ln42_8 = select i1 %icmp_ln42_4, i16 %add_ln45_4, i16 %select_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.31642:6  %zext_ln40_5 = zext i16 %select_ln42_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_5"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:8  %l1_stripes_0_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_5"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:9  %l1_stripes_0_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_5"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:10  %l1_stripes_0_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_5"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:11  %l1_stripes_0_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_5"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:12  %l1_stripes_0_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_5"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:13  %l1_stripes_0_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_5"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:14  %l1_stripes_1_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_5"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:15  %l1_stripes_1_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_5"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:16  %l1_stripes_1_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_5"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:17  %l1_stripes_1_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_5"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:18  %l1_stripes_1_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_5"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:19  %l1_stripes_1_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_5"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:20  %l1_stripes_2_0_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_5"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:21  %l1_stripes_2_1_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_5"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:22  %l1_stripes_2_2_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_5"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:23  %l1_stripes_2_3_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_5"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:24  %l1_stripes_2_4_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_5"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.31642:25  %l1_stripes_2_5_addr_5 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_5

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_5"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch642091:0  store i8 %p_Result_5, i8* %l1_stripes_1_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0">
<![CDATA[
branch642091:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch632090:0  store i8 %p_Result_5, i8* %l1_stripes_1_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch632090:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch622089:0  store i8 %p_Result_5, i8* %l1_stripes_1_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch622089:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch612088:0  store i8 %p_Result_5, i8* %l1_stripes_1_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch612088:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch602087:0  store i8 %p_Result_5, i8* %l1_stripes_1_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch602087:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch652092:0  store i8 %p_Result_5, i8* %l1_stripes_1_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch652092:1  br label %branch72086

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch161775:0  store i8 %p_Result_5, i8* %l1_stripes_0_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch161775:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch151774:0  store i8 %p_Result_5, i8* %l1_stripes_0_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
branch151774:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch141773:0  store i8 %p_Result_5, i8* %l1_stripes_0_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0">
<![CDATA[
branch141773:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch131772:0  store i8 %p_Result_5, i8* %l1_stripes_0_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch131772:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch121771:0  store i8 %p_Result_5, i8* %l1_stripes_0_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch121771:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch171776:0  store i8 %p_Result_5, i8* %l1_stripes_0_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch171776:1  br label %branch61770

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1122416:0  store i8 %p_Result_5, i8* %l1_stripes_2_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
branch1122416:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1112415:0  store i8 %p_Result_5, i8* %l1_stripes_2_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch1112415:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1102414:0  store i8 %p_Result_5, i8* %l1_stripes_2_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch1102414:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1092413:0  store i8 %p_Result_5, i8* %l1_stripes_2_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch1092413:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1082412:0  store i8 %p_Result_5, i8* %l1_stripes_2_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch1082412:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
branch1132417:0  store i8 %p_Result_5, i8* %l1_stripes_2_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_6" val="!0"/>
<literal name="trunc_ln40_6" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch1132417:1  br label %branch82411

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln42_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.41638:2  %add_ln45_5 = add i16 1, %select_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln45_5"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.41638:3  %select_ln42_10 = select i1 %icmp_ln42_5, i16 %add_ln45_5, i16 %select_ln42_8

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.51634:1  %icmp_ln42_6 = icmp eq i8 %add_ln41_6, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_6"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.51634:4  %select_ln42_13 = select i1 %icmp_ln42_6, i8 0, i8 %add_ln41_6

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge.51634:7  %trunc_ln40_8 = trunc i8 %select_ln42_13 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln40_8"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
._crit_edge.51634:26  switch i2 %trunc_ln40_8, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61630:0  %add_ln41_7 = add i8 %select_ln42_13, 1

]]></Node>
<StgValue><ssdm name="add_ln41_7"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.61630:1  %icmp_ln42_7 = icmp eq i8 %add_ln41_7, 3

]]></Node>
<StgValue><ssdm name="icmp_ln42_7"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:6  %or_ln42_3 = or i1 %icmp_ln42_4, %icmp_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:7  %or_ln42_4 = or i1 %icmp_ln42_6, %icmp_ln42_7

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:8  %or_ln42_5 = or i1 %or_ln42_4, %or_ln42_3

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.61630:9  %or_ln42_6 = or i1 %or_ln42_5, %or_ln42_2

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61630:11  %select_ln42_15 = select i1 %icmp_ln42_7, i8 0, i8 %add_ln41_7

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.61630:13  store i8 %select_ln42_15, i8* @l1_channel_idx, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="636" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.41638:6  %zext_ln40_6 = zext i16 %select_ln42_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_6"/></StgValue>
</operation>

<operation id="637" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:8  %l1_stripes_0_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_6"/></StgValue>
</operation>

<operation id="638" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:9  %l1_stripes_0_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_6"/></StgValue>
</operation>

<operation id="639" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:10  %l1_stripes_0_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_6"/></StgValue>
</operation>

<operation id="640" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:11  %l1_stripes_0_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_6"/></StgValue>
</operation>

<operation id="641" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:12  %l1_stripes_0_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_6"/></StgValue>
</operation>

<operation id="642" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:13  %l1_stripes_0_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_6"/></StgValue>
</operation>

<operation id="643" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:14  %l1_stripes_1_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_6"/></StgValue>
</operation>

<operation id="644" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:15  %l1_stripes_1_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_6"/></StgValue>
</operation>

<operation id="645" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:16  %l1_stripes_1_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_6"/></StgValue>
</operation>

<operation id="646" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:17  %l1_stripes_1_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_6"/></StgValue>
</operation>

<operation id="647" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:18  %l1_stripes_1_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_6"/></StgValue>
</operation>

<operation id="648" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:19  %l1_stripes_1_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_6"/></StgValue>
</operation>

<operation id="649" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:20  %l1_stripes_2_0_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_6"/></StgValue>
</operation>

<operation id="650" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:21  %l1_stripes_2_1_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_6"/></StgValue>
</operation>

<operation id="651" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:22  %l1_stripes_2_2_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_6"/></StgValue>
</operation>

<operation id="652" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:23  %l1_stripes_2_3_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_6"/></StgValue>
</operation>

<operation id="653" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:24  %l1_stripes_2_4_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_6"/></StgValue>
</operation>

<operation id="654" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.41638:25  %l1_stripes_2_5_addr_6 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_6

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_6"/></StgValue>
</operation>

<operation id="655" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch582051:0  store i8 %p_Result_6, i8* %l1_stripes_1_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="656" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch582051:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="657" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch572050:0  store i8 %p_Result_6, i8* %l1_stripes_1_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="658" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
branch572050:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="659" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch562049:0  store i8 %p_Result_6, i8* %l1_stripes_1_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="660" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch562049:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="661" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch552048:0  store i8 %p_Result_6, i8* %l1_stripes_1_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="662" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch552048:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="663" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch542047:0  store i8 %p_Result_6, i8* %l1_stripes_1_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="664" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch542047:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="665" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch592052:0  store i8 %p_Result_6, i8* %l1_stripes_1_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="666" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch592052:1  br label %branch42046

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="667" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch101762:0  store i8 %p_Result_6, i8* %l1_stripes_0_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="668" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch101762:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="669" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch91761:0  store i8 %p_Result_6, i8* %l1_stripes_0_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="670" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
branch91761:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="671" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch81760:0  store i8 %p_Result_6, i8* %l1_stripes_0_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="672" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch81760:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="673" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch71759:0  store i8 %p_Result_6, i8* %l1_stripes_0_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="674" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
branch71759:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="675" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch61758:0  store i8 %p_Result_6, i8* %l1_stripes_0_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="676" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="0">
<![CDATA[
branch61758:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="677" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch111763:0  store i8 %p_Result_6, i8* %l1_stripes_0_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="678" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
branch111763:1  br label %branch31757

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="679" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1062376:0  store i8 %p_Result_6, i8* %l1_stripes_2_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="680" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch1062376:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="681" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1052375:0  store i8 %p_Result_6, i8* %l1_stripes_2_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch1052375:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1042374:0  store i8 %p_Result_6, i8* %l1_stripes_2_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch1042374:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1032373:0  store i8 %p_Result_6, i8* %l1_stripes_2_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch1032373:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1022372:0  store i8 %p_Result_6, i8* %l1_stripes_2_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch1022372:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
branch1072377:0  store i8 %p_Result_6, i8* %l1_stripes_2_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_7" val="!0"/>
<literal name="trunc_ln40_7" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch1072377:1  br label %branch52371

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln42_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.51634:2  %add_ln45_6 = add i16 1, %select_ln42_10

]]></Node>
<StgValue><ssdm name="add_ln45_6"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.51634:3  %select_ln42_12 = select i1 %icmp_ln42_6, i16 %add_ln45_6, i16 %select_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="icmp_ln42_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge.61630:2  %add_ln45_7 = add i16 %select_ln42_12, 1

]]></Node>
<StgValue><ssdm name="add_ln45_7"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.61630:10  %select_ln42_14 = select i1 %icmp_ln42_7, i16 %add_ln45_7, i16 %select_ln42_12

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61630:14  br i1 %icmp_ln51, label %2, label %._crit_edge89

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="696" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.51634:6  %zext_ln40_7 = zext i16 %select_ln42_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln40_7"/></StgValue>
</operation>

<operation id="697" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:8  %l1_stripes_0_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_7"/></StgValue>
</operation>

<operation id="698" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:9  %l1_stripes_0_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_7"/></StgValue>
</operation>

<operation id="699" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:10  %l1_stripes_0_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_7"/></StgValue>
</operation>

<operation id="700" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:11  %l1_stripes_0_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_7"/></StgValue>
</operation>

<operation id="701" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:12  %l1_stripes_0_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_7"/></StgValue>
</operation>

<operation id="702" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:13  %l1_stripes_0_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_7"/></StgValue>
</operation>

<operation id="703" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:14  %l1_stripes_1_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_7"/></StgValue>
</operation>

<operation id="704" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:15  %l1_stripes_1_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_7"/></StgValue>
</operation>

<operation id="705" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:16  %l1_stripes_1_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_7"/></StgValue>
</operation>

<operation id="706" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:17  %l1_stripes_1_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_7"/></StgValue>
</operation>

<operation id="707" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:18  %l1_stripes_1_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_7"/></StgValue>
</operation>

<operation id="708" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:19  %l1_stripes_1_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_7"/></StgValue>
</operation>

<operation id="709" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:20  %l1_stripes_2_0_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_7"/></StgValue>
</operation>

<operation id="710" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:21  %l1_stripes_2_1_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_7"/></StgValue>
</operation>

<operation id="711" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:22  %l1_stripes_2_2_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_7"/></StgValue>
</operation>

<operation id="712" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:23  %l1_stripes_2_3_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_7"/></StgValue>
</operation>

<operation id="713" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:24  %l1_stripes_2_4_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_7"/></StgValue>
</operation>

<operation id="714" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.51634:25  %l1_stripes_2_5_addr_7 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln40_7

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_7"/></StgValue>
</operation>

<operation id="715" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch522037:0  store i8 %p_Result_7, i8* %l1_stripes_1_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="716" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
branch522037:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="717" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch512036:0  store i8 %p_Result_7, i8* %l1_stripes_1_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="718" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch512036:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="719" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch502035:0  store i8 %p_Result_7, i8* %l1_stripes_1_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="720" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
branch502035:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="721" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch492034:0  store i8 %p_Result_7, i8* %l1_stripes_1_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="722" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
branch492034:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="723" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch482033:0  store i8 %p_Result_7, i8* %l1_stripes_1_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch482033:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="725" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch532038:0  store i8 %p_Result_7, i8* %l1_stripes_1_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch532038:1  br label %branch12032

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="727" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch41717:0  store i8 %p_Result_7, i8* %l1_stripes_0_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch41717:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="729" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch31716:0  store i8 %p_Result_7, i8* %l1_stripes_0_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="730" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
branch31716:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="731" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch21715:0  store i8 %p_Result_7, i8* %l1_stripes_0_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="732" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch21715:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="733" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch11714:0  store i8 %p_Result_7, i8* %l1_stripes_0_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="734" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch11714:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="735" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch01713:0  store i8 %p_Result_7, i8* %l1_stripes_0_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="736" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch01713:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="737" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch51718:0  store i8 %p_Result_7, i8* %l1_stripes_0_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="738" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch51718:1  br label %branch01712

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="739" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1002362:0  store i8 %p_Result_7, i8* %l1_stripes_2_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="740" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="-4"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch1002362:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="741" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch992361:0  store i8 %p_Result_7, i8* %l1_stripes_2_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="742" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="3"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch992361:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="743" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch982360:0  store i8 %p_Result_7, i8* %l1_stripes_2_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="744" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="2"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch982360:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="745" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch972359:0  store i8 %p_Result_7, i8* %l1_stripes_2_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="746" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="1"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch972359:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="747" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch962358:0  store i8 %p_Result_7, i8* %l1_stripes_2_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="748" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="0"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch962358:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="749" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
branch1012363:0  store i8 %p_Result_7, i8* %l1_stripes_2_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="750" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
<literal name="trunc_ln40_1" val="!0"/>
<literal name="trunc_ln40_1" val="!1"/>
<literal name="trunc_ln40_1" val="!2"/>
<literal name="trunc_ln40_1" val="!3"/>
<literal name="trunc_ln40_1" val="!4"/>
<literal name="trunc_ln40_8" val="!0"/>
<literal name="trunc_ln40_8" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch1012363:1  br label %branch22357

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="751" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge89:0  %l1_write_col_offset_1 = phi i1 [ true, %2 ], [ %or_ln42_6, %._crit_edge.61630 ], [ true, %4 ], [ false, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_1"/></StgValue>
</operation>

<operation id="752" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
._crit_edge89:1  %l1_write_col_offset_2 = phi i16 [ 1, %2 ], [ %select_ln42_14, %._crit_edge.61630 ], [ 1, %4 ], [ 1, %3 ]

]]></Node>
<StgValue><ssdm name="l1_write_col_offset_2"/></StgValue>
</operation>

<operation id="753" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge89:4  br i1 %l1_write_col_offset_1, label %mergeST1, label %.new

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="754" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST1:0  store i16 %l1_write_col_offset_2, i16* @l1_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="755" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_col_offset_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
mergeST1:1  br label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="756" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8">
<![CDATA[
.new:0  %l1_read_row_offset_l = load i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_l"/></StgValue>
</operation>

<operation id="757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="1">
<![CDATA[
hls_label_1:4  %zext_ln80 = zext i1 %tmp_90 to i8

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="758" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="1">
<![CDATA[
hls_label_1:5  %zext_ln80_1 = zext i1 %tmp_90 to i3

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="3" op_0_bw="8">
<![CDATA[
hls_label_1:6  %trunc_ln80 = trunc i8 %l1_read_row_offset_l to i3

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="760" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:7  %add_ln80 = add i8 %zext_ln80, %l1_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="761" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:8  %icmp_ln81 = icmp ugt i8 %add_ln80, 5

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="762" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:9  %add_ln83 = add i3 %trunc_ln80, %zext_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="763" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:10  %add_ln81 = add i3 2, %add_ln83

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="764" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:11  %select_ln81 = select i1 %icmp_ln81, i3 %add_ln81, i3 %add_ln83

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="765" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:15  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="766" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:17  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="767" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:19  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="768" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:21  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="769" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:23  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="770" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:25  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="771" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:44  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="772" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:46  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="773" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:48  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="774" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:50  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="775" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:52  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="776" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:54  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="777" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:69  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="778" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:71  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="779" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:73  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="780" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:75  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="781" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:77  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="782" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:79  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="783" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:99  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="784" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:101  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="785" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:103  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="786" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:105  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="787" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:107  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="788" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:109  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="789" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:132  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="790" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:134  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="791" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:136  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="792" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:138  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="793" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:140  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="794" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:142  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="795" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:161  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="796" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:163  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="797" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:165  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="798" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:167  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="799" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:169  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="800" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:171  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="801" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:192  %add_ln87_2 = add i16 2, %add_ln87

]]></Node>
<StgValue><ssdm name="add_ln87_2"/></StgValue>
</operation>

<operation id="802" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1:193  %zext_ln92_8 = zext i16 %add_ln87_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_8"/></StgValue>
</operation>

<operation id="803" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:194  %l1_stripes_0_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_10"/></StgValue>
</operation>

<operation id="804" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:195  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="805" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:196  %l1_stripes_0_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_10"/></StgValue>
</operation>

<operation id="806" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:197  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="807" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:198  %l1_stripes_0_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_10"/></StgValue>
</operation>

<operation id="808" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:199  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="809" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:200  %l1_stripes_0_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_10"/></StgValue>
</operation>

<operation id="810" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:201  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="811" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:202  %l1_stripes_0_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_10"/></StgValue>
</operation>

<operation id="812" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:203  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="813" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:204  %l1_stripes_0_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_10"/></StgValue>
</operation>

<operation id="814" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:205  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="815" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:217  %l1_stripes_1_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_10"/></StgValue>
</operation>

<operation id="816" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:218  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="817" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:219  %l1_stripes_1_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_10"/></StgValue>
</operation>

<operation id="818" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:220  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="819" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:221  %l1_stripes_1_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_10"/></StgValue>
</operation>

<operation id="820" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:222  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="821" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:223  %l1_stripes_1_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_10"/></StgValue>
</operation>

<operation id="822" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:224  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="823" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:225  %l1_stripes_1_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_10"/></StgValue>
</operation>

<operation id="824" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:226  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="825" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:227  %l1_stripes_1_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_10"/></StgValue>
</operation>

<operation id="826" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:228  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="827" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:253  %l1_stripes_2_0_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_10"/></StgValue>
</operation>

<operation id="828" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:254  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="829" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:255  %l1_stripes_2_1_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_10"/></StgValue>
</operation>

<operation id="830" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:256  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="831" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:257  %l1_stripes_2_2_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_10"/></StgValue>
</operation>

<operation id="832" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:258  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="833" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:259  %l1_stripes_2_3_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_10"/></StgValue>
</operation>

<operation id="834" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:260  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="835" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:261  %l1_stripes_2_4_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_10"/></StgValue>
</operation>

<operation id="836" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:262  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="837" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:263  %l1_stripes_2_5_addr_10 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln92_8

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_10"/></StgValue>
</operation>

<operation id="838" st_id="11" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:264  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="839" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1:280  %select_ln80 = select i1 %tmp_90, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="840" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:281  %add_ln80_1 = add i8 %l1_read_row_offset_l, %select_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="841" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:282  %icmp_ln81_1 = icmp ugt i8 %add_ln80_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="842" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:283  %add_ln83_3 = add i3 1, %trunc_ln80

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="843" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:284  %add_ln83_1 = add i3 %zext_ln80_1, %add_ln83_3

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="844" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:285  %add_ln81_1 = add i3 2, %add_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="845" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:286  %select_ln81_1 = select i1 %icmp_ln81_1, i3 %add_ln81_1, i3 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="846" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_1:463  %or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_90)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="847" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="8" op_0_bw="2">
<![CDATA[
hls_label_1:464  %zext_ln80_2 = zext i2 %or_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln80_2"/></StgValue>
</operation>

<operation id="848" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="3" op_0_bw="2">
<![CDATA[
hls_label_1:465  %zext_ln80_3 = zext i2 %or_ln to i3

]]></Node>
<StgValue><ssdm name="zext_ln80_3"/></StgValue>
</operation>

<operation id="849" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:466  %add_ln80_2 = add i8 %zext_ln80_2, %l1_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="850" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:467  %icmp_ln81_2 = icmp ugt i8 %add_ln80_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln81_2"/></StgValue>
</operation>

<operation id="851" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:468  %add_ln83_2 = add i3 %trunc_ln80, %zext_ln80_3

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="852" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1:469  %add_ln81_2 = add i3 2, %add_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="853" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:470  %select_ln81_2 = select i1 %icmp_ln81_2, i3 %add_ln81_2, i3 %add_ln83_2

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="854" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:80  %tmp_2 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:85  %tmp_28 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:86  %zext_ln92_16 = zext i12 %tmp_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_16"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:93  %shl_ln92_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_s"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:94  %zext_ln92_18 = zext i10 %shl_ln92_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_18"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:95  %sub_ln92_7 = sub i13 %zext_ln92_16, %zext_ln92_18

]]></Node>
<StgValue><ssdm name="sub_ln92_7"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:143  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:172  %tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:173  %zext_ln92_32 = zext i8 %tmp_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_32"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:189  %mul_ln92 = mul i13 -11, %zext_ln92_32

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:190  %add_ln92_2 = add i13 %mul_ln92, %sub_ln92_7

]]></Node>
<StgValue><ssdm name="add_ln92_2"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:195  %l1_stripes_0_0_load_2 = load i8* %l1_stripes_0_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:197  %l1_stripes_0_1_load_2 = load i8* %l1_stripes_0_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:199  %l1_stripes_0_2_load_2 = load i8* %l1_stripes_0_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:201  %l1_stripes_0_3_load_2 = load i8* %l1_stripes_0_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:203  %l1_stripes_0_4_load_2 = load i8* %l1_stripes_0_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:205  %l1_stripes_0_5_load_2 = load i8* %l1_stripes_0_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:218  %l1_stripes_1_0_load_2 = load i8* %l1_stripes_1_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:220  %l1_stripes_1_1_load_2 = load i8* %l1_stripes_1_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:222  %l1_stripes_1_2_load_2 = load i8* %l1_stripes_1_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:224  %l1_stripes_1_3_load_2 = load i8* %l1_stripes_1_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:226  %l1_stripes_1_4_load_2 = load i8* %l1_stripes_1_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:228  %l1_stripes_1_5_load_2 = load i8* %l1_stripes_1_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:229  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:254  %l1_stripes_2_0_load_2 = load i8* %l1_stripes_2_0_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:256  %l1_stripes_2_1_load_2 = load i8* %l1_stripes_2_1_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:258  %l1_stripes_2_2_load_2 = load i8* %l1_stripes_2_2_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:260  %l1_stripes_2_3_load_2 = load i8* %l1_stripes_2_3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:262  %l1_stripes_2_4_load_2 = load i8* %l1_stripes_2_4_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:264  %l1_stripes_2_5_load_2 = load i8* %l1_stripes_2_5_addr_10, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:300  %tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:411  %tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="886" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:26  %tmp = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:27  %zext_ln92_1 = zext i8 %tmp to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:28  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:29  %zext_ln92_2 = zext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_2"/></StgValue>
</operation>

<operation id="890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:30  %shl_ln92_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="891" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:31  %zext_ln92_3 = zext i9 %shl_ln92_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_3"/></StgValue>
</operation>

<operation id="892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:32  %zext_ln92_5 = zext i9 %shl_ln92_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_5"/></StgValue>
</operation>

<operation id="893" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:33  %sub_ln92 = sub i12 %zext_ln92_2, %zext_ln92_5

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:34  %sext_ln92 = sext i12 %sub_ln92 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:35  %shl_ln92_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="896" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:36  %zext_ln92_6 = zext i12 %shl_ln92_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_6"/></StgValue>
</operation>

<operation id="897" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:37  %sub_ln92_1 = sub i13 %zext_ln92_6, %zext_ln92_3

]]></Node>
<StgValue><ssdm name="sub_ln92_1"/></StgValue>
</operation>

<operation id="898" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:39  %sub_ln92_2 = sub i12 %zext_ln92_5, %zext_ln92_2

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:40  %sext_ln92_2 = sext i12 %sub_ln92_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_2"/></StgValue>
</operation>

<operation id="900" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:41  %sub_ln92_3 = sub i12 %zext_ln92_2, %zext_ln92_1

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="901" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:42  %sext_ln92_3 = sext i12 %sub_ln92_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_3"/></StgValue>
</operation>

<operation id="902" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:55  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:56  %zext_ln92_7 = zext i8 %tmp_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_7"/></StgValue>
</operation>

<operation id="904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:57  %shl_ln92_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:58  %zext_ln92_9 = zext i12 %shl_ln92_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_9"/></StgValue>
</operation>

<operation id="906" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:59  %shl_ln92_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_4"/></StgValue>
</operation>

<operation id="907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:60  %zext_ln92_10 = zext i10 %shl_ln92_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_10"/></StgValue>
</operation>

<operation id="908" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:61  %sub_ln92_4 = sub i13 %zext_ln92_10, %zext_ln92_9

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:62  %sext_ln92_4 = sext i13 %sub_ln92_4 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_4"/></StgValue>
</operation>

<operation id="910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:63  %shl_ln92_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_5"/></StgValue>
</operation>

<operation id="911" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:64  %zext_ln92_11 = zext i9 %shl_ln92_5 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_11"/></StgValue>
</operation>

<operation id="912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:65  %shl_ln92_6 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_6"/></StgValue>
</operation>

<operation id="913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:66  %zext_ln92_12 = zext i11 %shl_ln92_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_12"/></StgValue>
</operation>

<operation id="914" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:67  %sub_ln92_5 = sub i12 %zext_ln92_12, %zext_ln92_7

]]></Node>
<StgValue><ssdm name="sub_ln92_5"/></StgValue>
</operation>

<operation id="915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:81  %zext_ln92_13 = zext i8 %tmp_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_13"/></StgValue>
</operation>

<operation id="916" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:87  %sub_ln92_72 = sub i13 %zext_ln92_13, %zext_ln92_16

]]></Node>
<StgValue><ssdm name="sub_ln92_72"/></StgValue>
</operation>

<operation id="917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:88  %sext_ln92_5 = sext i13 %sub_ln92_72 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_5"/></StgValue>
</operation>

<operation id="918" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:110  %tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:111  %zext_ln92_19 = zext i8 %tmp_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_19"/></StgValue>
</operation>

<operation id="920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:112  %shl_ln92_9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_9"/></StgValue>
</operation>

<operation id="921" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:113  %zext_ln92_20 = zext i12 %shl_ln92_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_20"/></StgValue>
</operation>

<operation id="922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:114  %shl_ln92_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_10"/></StgValue>
</operation>

<operation id="923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:115  %zext_ln92_21 = zext i9 %shl_ln92_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_21"/></StgValue>
</operation>

<operation id="924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:116  %zext_ln92_22 = zext i9 %shl_ln92_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_22"/></StgValue>
</operation>

<operation id="925" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:117  %sub_ln92_8 = sub i13 %zext_ln92_20, %zext_ln92_22

]]></Node>
<StgValue><ssdm name="sub_ln92_8"/></StgValue>
</operation>

<operation id="926" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:118  %sext_ln92_7 = sext i13 %sub_ln92_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_7"/></StgValue>
</operation>

<operation id="927" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:119  %add_ln92 = add i14 %sext_ln92_7, %sext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:120  %shl_ln92_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_11"/></StgValue>
</operation>

<operation id="929" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:121  %zext_ln92_23 = zext i10 %shl_ln92_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_23"/></StgValue>
</operation>

<operation id="930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:122  %zext_ln92_24 = zext i10 %shl_ln92_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_24"/></StgValue>
</operation>

<operation id="931" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:123  %sub_ln92_9 = sub i11 %zext_ln92_24, %zext_ln92_19

]]></Node>
<StgValue><ssdm name="sub_ln92_9"/></StgValue>
</operation>

<operation id="932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:125  %shl_ln92_12 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_12"/></StgValue>
</operation>

<operation id="933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:126  %zext_ln92_25 = zext i11 %shl_ln92_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_25"/></StgValue>
</operation>

<operation id="934" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:127  %sub_ln92_10 = sub i12 %zext_ln92_21, %zext_ln92_25

]]></Node>
<StgValue><ssdm name="sub_ln92_10"/></StgValue>
</operation>

<operation id="935" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:128  %sext_ln92_9 = sext i12 %sub_ln92_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_9"/></StgValue>
</operation>

<operation id="936" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:129  %sub_ln92_11 = sub i13 %zext_ln92_23, %zext_ln92_20

]]></Node>
<StgValue><ssdm name="sub_ln92_11"/></StgValue>
</operation>

<operation id="937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:130  %sext_ln92_10 = sext i13 %sub_ln92_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_10"/></StgValue>
</operation>

<operation id="938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:144  %zext_ln92_26 = zext i8 %tmp_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_26"/></StgValue>
</operation>

<operation id="939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:145  %shl_ln92_13 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_13"/></StgValue>
</operation>

<operation id="940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:146  %zext_ln92_28 = zext i11 %shl_ln92_13 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_28"/></StgValue>
</operation>

<operation id="941" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:147  %sub_ln92_12 = sub i12 0, %zext_ln92_28

]]></Node>
<StgValue><ssdm name="sub_ln92_12"/></StgValue>
</operation>

<operation id="942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:148  %sext_ln92_11 = sext i12 %sub_ln92_12 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_11"/></StgValue>
</operation>

<operation id="943" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:149  %sub_ln92_13 = sub i13 %sext_ln92_11, %zext_ln92_26

]]></Node>
<StgValue><ssdm name="sub_ln92_13"/></StgValue>
</operation>

<operation id="944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:150  %sext_ln92_12 = sext i13 %sub_ln92_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_12"/></StgValue>
</operation>

<operation id="945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:151  %shl_ln92_14 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_4, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_14"/></StgValue>
</operation>

<operation id="946" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:152  %zext_ln92_29 = zext i12 %shl_ln92_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_29"/></StgValue>
</operation>

<operation id="947" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:153  %shl_ln92_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_15"/></StgValue>
</operation>

<operation id="948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="10">
<![CDATA[
hls_label_1:154  %zext_ln92_30 = zext i10 %shl_ln92_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_30"/></StgValue>
</operation>

<operation id="949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:155  %zext_ln92_31 = zext i10 %shl_ln92_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_31"/></StgValue>
</operation>

<operation id="950" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:156  %sub_ln92_14 = sub i13 %zext_ln92_29, %zext_ln92_31

]]></Node>
<StgValue><ssdm name="sub_ln92_14"/></StgValue>
</operation>

<operation id="951" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:157  %sext_ln92_13 = sext i13 %sub_ln92_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_13"/></StgValue>
</operation>

<operation id="952" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:158  %sub_ln92_15 = sub i12 %sub_ln92_5, %zext_ln92_30

]]></Node>
<StgValue><ssdm name="sub_ln92_15"/></StgValue>
</operation>

<operation id="953" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:159  %sext_ln92_14 = sext i12 %sub_ln92_15 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_14"/></StgValue>
</operation>

<operation id="954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:174  %zext_ln92_33 = zext i8 %tmp_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_33"/></StgValue>
</operation>

<operation id="955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:182  %tmp_84 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="956" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:183  %zext_ln92_36 = zext i11 %tmp_84 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_36"/></StgValue>
</operation>

<operation id="957" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:184  %sub_ln92_73 = sub i12 %zext_ln92_33, %zext_ln92_36

]]></Node>
<StgValue><ssdm name="sub_ln92_73"/></StgValue>
</operation>

<operation id="958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:185  %sext_ln92_16 = sext i12 %sub_ln92_73 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_16"/></StgValue>
</operation>

<operation id="959" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:186  %add_ln92_1 = add i14 %sext_ln92_16, %sext_ln92_5

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="960" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:206  %tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="961" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:207  %zext_ln92_38 = zext i8 %tmp_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_38"/></StgValue>
</operation>

<operation id="962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:230  %zext_ln92_41 = zext i8 %tmp_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_41"/></StgValue>
</operation>

<operation id="963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:231  %shl_ln92_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_21"/></StgValue>
</operation>

<operation id="964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:232  %zext_ln92_42 = zext i11 %shl_ln92_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_42"/></StgValue>
</operation>

<operation id="965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:233  %shl_ln92_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_22"/></StgValue>
</operation>

<operation id="966" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:234  %zext_ln92_43 = zext i9 %shl_ln92_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_43"/></StgValue>
</operation>

<operation id="967" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:235  %sub_ln92_19 = sub i12 %zext_ln92_43, %zext_ln92_42

]]></Node>
<StgValue><ssdm name="sub_ln92_19"/></StgValue>
</operation>

<operation id="968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:236  %sext_ln92_19 = sext i12 %sub_ln92_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_19"/></StgValue>
</operation>

<operation id="969" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:237  %add_ln92_5 = add i14 %sext_ln92_19, %sext_ln92_12

]]></Node>
<StgValue><ssdm name="add_ln92_5"/></StgValue>
</operation>

<operation id="970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:238  %sext_ln92_20 = sext i14 %add_ln92_5 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_20"/></StgValue>
</operation>

<operation id="971" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:239  %add_ln92_6 = add i15 %sext_ln92_4, %sext_ln92_20

]]></Node>
<StgValue><ssdm name="add_ln92_6"/></StgValue>
</operation>

<operation id="972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:240  %shl_ln92_23 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_23"/></StgValue>
</operation>

<operation id="973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:241  %zext_ln92_44 = zext i12 %shl_ln92_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_44"/></StgValue>
</operation>

<operation id="974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:242  %shl_ln92_24 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_24"/></StgValue>
</operation>

<operation id="975" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="12" op_0_bw="10">
<![CDATA[
hls_label_1:243  %zext_ln92_45 = zext i10 %shl_ln92_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_45"/></StgValue>
</operation>

<operation id="976" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:244  %zext_ln92_46 = zext i10 %shl_ln92_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_46"/></StgValue>
</operation>

<operation id="977" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:245  %sub_ln92_20 = sub i13 %zext_ln92_44, %zext_ln92_46

]]></Node>
<StgValue><ssdm name="sub_ln92_20"/></StgValue>
</operation>

<operation id="978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:246  %sext_ln92_21 = sext i13 %sub_ln92_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_21"/></StgValue>
</operation>

<operation id="979" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:247  %sub_ln92_21 = sub i12 %zext_ln92_28, %zext_ln92_45

]]></Node>
<StgValue><ssdm name="sub_ln92_21"/></StgValue>
</operation>

<operation id="980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:248  %sext_ln92_22 = sext i12 %sub_ln92_21 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_22"/></StgValue>
</operation>

<operation id="981" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:249  %sub_ln92_22 = sub i12 %zext_ln92_42, %zext_ln92_41

]]></Node>
<StgValue><ssdm name="sub_ln92_22"/></StgValue>
</operation>

<operation id="982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:250  %sext_ln92_23 = sext i12 %sub_ln92_22 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_23"/></StgValue>
</operation>

<operation id="983" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:251  %add_ln92_7 = add i13 %sext_ln92_23, %sext_ln92_14

]]></Node>
<StgValue><ssdm name="add_ln92_7"/></StgValue>
</operation>

<operation id="984" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:265  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln81)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="985" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:267  %shl_ln92_25 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_25"/></StgValue>
</operation>

<operation id="986" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="14" op_0_bw="11">
<![CDATA[
hls_label_1:268  %zext_ln92_48 = zext i11 %shl_ln92_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_48"/></StgValue>
</operation>

<operation id="987" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:274  %sub_ln92_25 = sub i14 %add_ln92_1, %zext_ln92_48

]]></Node>
<StgValue><ssdm name="sub_ln92_25"/></StgValue>
</operation>

<operation id="988" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:287  %tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:301  %zext_ln92_57 = zext i8 %tmp_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_57"/></StgValue>
</operation>

<operation id="990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:304  %shl_ln92_29 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_29"/></StgValue>
</operation>

<operation id="991" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:305  %zext_ln92_59 = zext i11 %shl_ln92_29 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_59"/></StgValue>
</operation>

<operation id="992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:306  %shl_ln92_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_30"/></StgValue>
</operation>

<operation id="993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:307  %zext_ln92_60 = zext i9 %shl_ln92_30 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_60"/></StgValue>
</operation>

<operation id="994" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:308  %add_ln92_8 = add i14 %sext_ln92_13, %zext_ln92_11

]]></Node>
<StgValue><ssdm name="add_ln92_8"/></StgValue>
</operation>

<operation id="995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:309  %sext_ln92_29 = sext i14 %add_ln92_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_29"/></StgValue>
</operation>

<operation id="996" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:310  %add_ln92_9 = add i12 %zext_ln92_59, %zext_ln92_60

]]></Node>
<StgValue><ssdm name="add_ln92_9"/></StgValue>
</operation>

<operation id="997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:311  %zext_ln92_61 = zext i12 %add_ln92_9 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_61"/></StgValue>
</operation>

<operation id="998" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:312  %add_ln92_10 = add i14 %sext_ln92_21, %zext_ln92_61

]]></Node>
<StgValue><ssdm name="add_ln92_10"/></StgValue>
</operation>

<operation id="999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:313  %sext_ln92_30 = sext i14 %add_ln92_10 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_30"/></StgValue>
</operation>

<operation id="1000" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:314  %add_ln92_11 = add i15 %sext_ln92_29, %sext_ln92_30

]]></Node>
<StgValue><ssdm name="add_ln92_11"/></StgValue>
</operation>

<operation id="1001" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:315  %shl_ln92_31 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_31"/></StgValue>
</operation>

<operation id="1002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:316  %zext_ln92_62 = zext i10 %shl_ln92_31 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_62"/></StgValue>
</operation>

<operation id="1003" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:317  %sub_ln92_29 = sub i11 %zext_ln92_62, %zext_ln92_57

]]></Node>
<StgValue><ssdm name="sub_ln92_29"/></StgValue>
</operation>

<operation id="1004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="13" op_0_bw="11">
<![CDATA[
hls_label_1:318  %sext_ln92_31 = sext i11 %sub_ln92_29 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_31"/></StgValue>
</operation>

<operation id="1005" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:322  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1006" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:324  %zext_ln92_65 = zext i8 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_65"/></StgValue>
</operation>

<operation id="1007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:331  %shl_ln92_34 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_11, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_34"/></StgValue>
</operation>

<operation id="1008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:333  %zext_ln92_68 = zext i10 %shl_ln92_34 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_68"/></StgValue>
</operation>

<operation id="1009" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:334  %sub_ln92_33 = sub i11 %zext_ln92_68, %zext_ln92_65

]]></Node>
<StgValue><ssdm name="sub_ln92_33"/></StgValue>
</operation>

<operation id="1010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="11">
<![CDATA[
hls_label_1:335  %sext_ln92_34 = sext i11 %sub_ln92_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_34"/></StgValue>
</operation>

<operation id="1011" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:336  %add_ln92_12 = add i14 %sext_ln92_34, %sub_ln92_25

]]></Node>
<StgValue><ssdm name="add_ln92_12"/></StgValue>
</operation>

<operation id="1012" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:338  %tmp_12 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1013" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:355  %tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:356  %zext_ln92_76 = zext i8 %tmp_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_76"/></StgValue>
</operation>

<operation id="1015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1:357  %zext_ln92_77 = zext i8 %tmp_13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_77"/></StgValue>
</operation>

<operation id="1016" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:358  %mul_ln92_4 = mul i13 11, %zext_ln92_76

]]></Node>
<StgValue><ssdm name="mul_ln92_4"/></StgValue>
</operation>

<operation id="1017" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:359  %sub_ln92_36 = sub i15 %add_ln92_11, %zext_ln92_77

]]></Node>
<StgValue><ssdm name="sub_ln92_36"/></StgValue>
</operation>

<operation id="1018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:360  %shl_ln92_37 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_13, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_37"/></StgValue>
</operation>

<operation id="1019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:361  %zext_ln92_78 = zext i12 %shl_ln92_37 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_78"/></StgValue>
</operation>

<operation id="1020" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:362  %shl_ln92_38 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_13, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_38"/></StgValue>
</operation>

<operation id="1021" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:363  %zext_ln92_79 = zext i10 %shl_ln92_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_79"/></StgValue>
</operation>

<operation id="1022" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:364  %sub_ln92_37 = sub i13 %zext_ln92_79, %zext_ln92_78

]]></Node>
<StgValue><ssdm name="sub_ln92_37"/></StgValue>
</operation>

<operation id="1023" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:365  %sext_ln92_39 = sext i13 %sub_ln92_37 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_39"/></StgValue>
</operation>

<operation id="1024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:366  %shl_ln92_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_39"/></StgValue>
</operation>

<operation id="1025" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="13" op_0_bw="11">
<![CDATA[
hls_label_1:367  %zext_ln92_80 = zext i11 %shl_ln92_39 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_80"/></StgValue>
</operation>

<operation id="1026" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:368  %tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1027" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:386  %tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1028" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:405  %add_ln92_17 = add i14 %sext_ln92_10, %sext_ln92_3

]]></Node>
<StgValue><ssdm name="add_ln92_17"/></StgValue>
</operation>

<operation id="1029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:412  %zext_ln92_93 = zext i8 %tmp_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_93"/></StgValue>
</operation>

<operation id="1030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:414  %shl_ln92_46 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_16, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_46"/></StgValue>
</operation>

<operation id="1031" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:415  %zext_ln92_95 = zext i11 %shl_ln92_46 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_95"/></StgValue>
</operation>

<operation id="1032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:416  %shl_ln92_47 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_47"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:417  %zext_ln92_96 = zext i9 %shl_ln92_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_96"/></StgValue>
</operation>

<operation id="1034" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:418  %sub_ln92_43 = sub i12 %zext_ln92_96, %zext_ln92_95

]]></Node>
<StgValue><ssdm name="sub_ln92_43"/></StgValue>
</operation>

<operation id="1035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:419  %sext_ln92_48 = sext i12 %sub_ln92_43 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_48"/></StgValue>
</operation>

<operation id="1036" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:426  %mul_ln92_5 = mul i13 -11, %zext_ln92_93

]]></Node>
<StgValue><ssdm name="mul_ln92_5"/></StgValue>
</operation>

<operation id="1037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:427  %sext_ln92_51 = sext i13 %mul_ln92_5 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_51"/></StgValue>
</operation>

<operation id="1038" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:428  %add_ln92_21 = add i13 %sext_ln92_31, %sext_ln92_22

]]></Node>
<StgValue><ssdm name="add_ln92_21"/></StgValue>
</operation>

<operation id="1039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:429  %sext_ln92_52 = sext i13 %add_ln92_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_52"/></StgValue>
</operation>

<operation id="1040" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:430  %add_ln92_22 = add i14 %sext_ln92_51, %sext_ln92_39

]]></Node>
<StgValue><ssdm name="add_ln92_22"/></StgValue>
</operation>

<operation id="1041" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:431  %add_ln92_23 = add i14 %sext_ln92_52, %add_ln92_22

]]></Node>
<StgValue><ssdm name="add_ln92_23"/></StgValue>
</operation>

<operation id="1042" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:433  %sub_ln92_46 = sub i12 0, %zext_ln92_95

]]></Node>
<StgValue><ssdm name="sub_ln92_46"/></StgValue>
</operation>

<operation id="1043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:434  %sext_ln92_54 = sext i12 %sub_ln92_46 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_54"/></StgValue>
</operation>

<operation id="1044" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:435  %sub_ln92_47 = sub i13 %sext_ln92_54, %zext_ln92_93

]]></Node>
<StgValue><ssdm name="sub_ln92_47"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:436  %add_ln92_24 = add i13 %sub_ln92_47, %zext_ln92_80

]]></Node>
<StgValue><ssdm name="add_ln92_24"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:440  %tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln81_1)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:471  %tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load, i8 %l1_stripes_0_1_load, i8 %l1_stripes_0_2_load, i8 %l1_stripes_0_3_load, i8 %l1_stripes_0_4_load, i8 %l1_stripes_0_5_load, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:509  %tmp_21 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_1, i8 %l1_stripes_0_1_load_1, i8 %l1_stripes_0_2_load_1, i8 %l1_stripes_0_3_load_1, i8 %l1_stripes_0_4_load_1, i8 %l1_stripes_0_5_load_1, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:513  %shl_ln92_56 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_21, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_56"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:514  %zext_ln92_119 = zext i9 %shl_ln92_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_119"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:515  %shl_ln92_57 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_21, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_57"/></StgValue>
</operation>

<operation id="1052" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:517  %zext_ln92_121 = zext i12 %shl_ln92_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_121"/></StgValue>
</operation>

<operation id="1053" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:518  %sub_ln92_57 = sub i13 %zext_ln92_119, %zext_ln92_121

]]></Node>
<StgValue><ssdm name="sub_ln92_57"/></StgValue>
</operation>

<operation id="1054" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:519  %add_ln92_32 = add i13 %sext_ln92_9, %sext_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln92_32"/></StgValue>
</operation>

<operation id="1055" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:527  %add_ln92_36 = add i13 %zext_ln92_38, %sub_ln92_57

]]></Node>
<StgValue><ssdm name="add_ln92_36"/></StgValue>
</operation>

<operation id="1056" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:548  %tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_1, i8 %l1_stripes_2_1_load_1, i8 %l1_stripes_2_2_load_1, i8 %l1_stripes_2_3_load_1, i8 %l1_stripes_2_4_load_1, i8 %l1_stripes_2_5_load_1, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:557  %shl_ln92_62 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_23, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_62"/></StgValue>
</operation>

<operation id="1058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:558  %zext_ln92_130 = zext i11 %shl_ln92_62 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_130"/></StgValue>
</operation>

<operation id="1059" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:559  %sub_ln92_62 = sub i12 0, %zext_ln92_130

]]></Node>
<StgValue><ssdm name="sub_ln92_62"/></StgValue>
</operation>

<operation id="1060" st_id="13" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:602  %tmp_29 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load_2, i8 %l1_stripes_2_1_load_2, i8 %l1_stripes_2_2_load_2, i8 %l1_stripes_2_3_load_2, i8 %l1_stripes_2_4_load_2, i8 %l1_stripes_2_5_load_2, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1061" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:626  %add_ln104 = add i13 %sext_ln92_48, %mul_ln92_4

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1062" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:82  %shl_ln92_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_7"/></StgValue>
</operation>

<operation id="1063" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:83  %zext_ln92_14 = zext i9 %shl_ln92_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_14"/></StgValue>
</operation>

<operation id="1064" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:84  %zext_ln92_15 = zext i9 %shl_ln92_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_15"/></StgValue>
</operation>

<operation id="1065" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:89  %shl_ln92_8 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_8"/></StgValue>
</operation>

<operation id="1066" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:90  %zext_ln92_17 = zext i11 %shl_ln92_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_17"/></StgValue>
</operation>

<operation id="1067" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:91  %sub_ln92_6 = sub i12 %zext_ln92_15, %zext_ln92_17

]]></Node>
<StgValue><ssdm name="sub_ln92_6"/></StgValue>
</operation>

<operation id="1068" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:92  %sext_ln92_6 = sext i12 %sub_ln92_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_6"/></StgValue>
</operation>

<operation id="1069" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:175  %shl_ln92_16 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_16"/></StgValue>
</operation>

<operation id="1070" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:176  %zext_ln92_34 = zext i12 %shl_ln92_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_34"/></StgValue>
</operation>

<operation id="1071" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:177  %shl_ln92_17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_17"/></StgValue>
</operation>

<operation id="1072" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:178  %zext_ln92_35 = zext i10 %shl_ln92_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_35"/></StgValue>
</operation>

<operation id="1073" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:179  %sub_ln92_16 = sub i13 %zext_ln92_35, %zext_ln92_34

]]></Node>
<StgValue><ssdm name="sub_ln92_16"/></StgValue>
</operation>

<operation id="1074" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:180  %sext_ln92_15 = sext i13 %sub_ln92_16 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_15"/></StgValue>
</operation>

<operation id="1075" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:181  %sub_ln92_17 = sub i14 %sext_ln92_15, %zext_ln92_14

]]></Node>
<StgValue><ssdm name="sub_ln92_17"/></StgValue>
</operation>

<operation id="1076" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:187  %shl_ln92_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_18"/></StgValue>
</operation>

<operation id="1077" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:188  %zext_ln92_37 = zext i9 %shl_ln92_18 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_37"/></StgValue>
</operation>

<operation id="1078" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:191  %sext_ln92_17 = sext i13 %add_ln92_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_17"/></StgValue>
</operation>

<operation id="1079" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:208  %shl_ln92_19 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_19"/></StgValue>
</operation>

<operation id="1080" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:209  %zext_ln92_39 = zext i12 %shl_ln92_19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_39"/></StgValue>
</operation>

<operation id="1081" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:210  %sub_ln92_18 = sub i14 %add_ln92, %zext_ln92_39

]]></Node>
<StgValue><ssdm name="sub_ln92_18"/></StgValue>
</operation>

<operation id="1082" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:215  %shl_ln92_20 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_6, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_20"/></StgValue>
</operation>

<operation id="1083" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:216  %zext_ln92_40 = zext i11 %shl_ln92_20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_40"/></StgValue>
</operation>

<operation id="1084" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:252  %sext_ln92_24 = sext i13 %add_ln92_7 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_24"/></StgValue>
</operation>

<operation id="1085" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:266  %zext_ln92_47 = zext i8 %tmp_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_47"/></StgValue>
</operation>

<operation id="1086" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:269  %zext_ln92_49 = zext i11 %shl_ln92_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_49"/></StgValue>
</operation>

<operation id="1087" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:270  %sub_ln92_23 = sub i12 0, %zext_ln92_49

]]></Node>
<StgValue><ssdm name="sub_ln92_23"/></StgValue>
</operation>

<operation id="1088" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:271  %sext_ln92_25 = sext i12 %sub_ln92_23 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_25"/></StgValue>
</operation>

<operation id="1089" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:272  %sub_ln92_24 = sub i13 %sext_ln92_25, %zext_ln92_47

]]></Node>
<StgValue><ssdm name="sub_ln92_24"/></StgValue>
</operation>

<operation id="1090" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:273  %sext_ln92_26 = sext i13 %sub_ln92_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_26"/></StgValue>
</operation>

<operation id="1091" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:275  %mul_ln92_2 = mul i13 13, %zext_ln92_47

]]></Node>
<StgValue><ssdm name="mul_ln92_2"/></StgValue>
</operation>

<operation id="1092" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:276  %shl_ln92_26 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_8, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_26"/></StgValue>
</operation>

<operation id="1093" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:277  %zext_ln92_50 = zext i12 %shl_ln92_26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_50"/></StgValue>
</operation>

<operation id="1094" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:278  %sub_ln92_26 = sub i14 %sext_ln92_17, %zext_ln92_50

]]></Node>
<StgValue><ssdm name="sub_ln92_26"/></StgValue>
</operation>

<operation id="1095" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:289  %zext_ln92_52 = zext i8 %tmp_9 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_52"/></StgValue>
</operation>

<operation id="1096" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:290  %shl_ln92_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_27"/></StgValue>
</operation>

<operation id="1097" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="14" op_0_bw="9">
<![CDATA[
hls_label_1:291  %zext_ln92_53 = zext i9 %shl_ln92_27 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_53"/></StgValue>
</operation>

<operation id="1098" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:292  %shl_ln92_28 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_28"/></StgValue>
</operation>

<operation id="1099" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:295  %zext_ln92_55 = zext i10 %shl_ln92_28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_55"/></StgValue>
</operation>

<operation id="1100" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:296  %sub_ln92_74 = sub i11 %zext_ln92_52, %zext_ln92_55

]]></Node>
<StgValue><ssdm name="sub_ln92_74"/></StgValue>
</operation>

<operation id="1101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:297  %sext_ln92_28 = sext i11 %sub_ln92_74 to i12

]]></Node>
<StgValue><ssdm name="sext_ln92_28"/></StgValue>
</operation>

<operation id="1102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1:302  %zext_ln92_58 = zext i8 %tmp_10 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_58"/></StgValue>
</operation>

<operation id="1103" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:303  %sub_ln92_28 = sub i15 %add_ln92_6, %zext_ln92_58

]]></Node>
<StgValue><ssdm name="sub_ln92_28"/></StgValue>
</operation>

<operation id="1104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:319  %shl_ln92_32 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_32"/></StgValue>
</operation>

<operation id="1105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:320  %zext_ln92_63 = zext i12 %shl_ln92_32 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_63"/></StgValue>
</operation>

<operation id="1106" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:321  %sub_ln92_30 = sub i14 %sext_ln92_24, %zext_ln92_63

]]></Node>
<StgValue><ssdm name="sub_ln92_30"/></StgValue>
</operation>

<operation id="1107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:323  %zext_ln92_64 = zext i8 %tmp_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_64"/></StgValue>
</operation>

<operation id="1108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:325  %shl_ln92_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_11, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_33"/></StgValue>
</operation>

<operation id="1109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:326  %zext_ln92_66 = zext i11 %shl_ln92_33 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_66"/></StgValue>
</operation>

<operation id="1110" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:327  %sub_ln92_31 = sub i12 0, %zext_ln92_66

]]></Node>
<StgValue><ssdm name="sub_ln92_31"/></StgValue>
</operation>

<operation id="1111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:328  %sext_ln92_32 = sext i12 %sub_ln92_31 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_32"/></StgValue>
</operation>

<operation id="1112" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:329  %sub_ln92_32 = sub i13 %sext_ln92_32, %zext_ln92_64

]]></Node>
<StgValue><ssdm name="sub_ln92_32"/></StgValue>
</operation>

<operation id="1113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:330  %sext_ln92_33 = sext i13 %sub_ln92_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_33"/></StgValue>
</operation>

<operation id="1114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1:332  %zext_ln92_67 = zext i10 %shl_ln92_34 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_67"/></StgValue>
</operation>

<operation id="1115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:337  %sext_ln92_35 = sext i14 %add_ln92_12 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_35"/></StgValue>
</operation>

<operation id="1116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:339  %zext_ln92_69 = zext i8 %tmp_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_69"/></StgValue>
</operation>

<operation id="1117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:340  %zext_ln92_70 = zext i8 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_70"/></StgValue>
</operation>

<operation id="1118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:341  %shl_ln92_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_12, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_35"/></StgValue>
</operation>

<operation id="1119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="13" op_0_bw="11">
<![CDATA[
hls_label_1:342  %zext_ln92_71 = zext i11 %shl_ln92_35 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_71"/></StgValue>
</operation>

<operation id="1120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:343  %zext_ln92_72 = zext i11 %shl_ln92_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_72"/></StgValue>
</operation>

<operation id="1121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:344  %shl_ln92_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_12, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_36"/></StgValue>
</operation>

<operation id="1122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:345  %zext_ln92_73 = zext i9 %shl_ln92_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_73"/></StgValue>
</operation>

<operation id="1123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:346  %zext_ln92_74 = zext i9 %shl_ln92_36 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_74"/></StgValue>
</operation>

<operation id="1124" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:347  %sub_ln92_34 = sub i12 %zext_ln92_74, %zext_ln92_72

]]></Node>
<StgValue><ssdm name="sub_ln92_34"/></StgValue>
</operation>

<operation id="1125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:349  %tmp_86 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_12, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:350  %zext_ln92_75 = zext i12 %tmp_86 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_75"/></StgValue>
</operation>

<operation id="1127" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:351  %sub_ln92_75 = sub i13 %zext_ln92_69, %zext_ln92_75

]]></Node>
<StgValue><ssdm name="sub_ln92_75"/></StgValue>
</operation>

<operation id="1128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:352  %sext_ln92_37 = sext i13 %sub_ln92_75 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_37"/></StgValue>
</operation>

<operation id="1129" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:353  %sub_ln92_35 = sub i13 %zext_ln92_75, %zext_ln92_73

]]></Node>
<StgValue><ssdm name="sub_ln92_35"/></StgValue>
</operation>

<operation id="1130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:354  %sext_ln92_38 = sext i13 %sub_ln92_35 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_38"/></StgValue>
</operation>

<operation id="1131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:369  %shl_ln92_40 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_40"/></StgValue>
</operation>

<operation id="1132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:370  %zext_ln92_81 = zext i11 %shl_ln92_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_81"/></StgValue>
</operation>

<operation id="1133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:371  %shl_ln92_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_41"/></StgValue>
</operation>

<operation id="1134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:372  %zext_ln92_82 = zext i9 %shl_ln92_41 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_82"/></StgValue>
</operation>

<operation id="1135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:373  %zext_ln92_83 = zext i9 %shl_ln92_41 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_83"/></StgValue>
</operation>

<operation id="1136" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:374  %sub_ln92_38 = sub i12 %zext_ln92_83, %zext_ln92_81

]]></Node>
<StgValue><ssdm name="sub_ln92_38"/></StgValue>
</operation>

<operation id="1137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:375  %sext_ln92_40 = sext i12 %sub_ln92_38 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_40"/></StgValue>
</operation>

<operation id="1138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:376  %shl_ln92_42 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_14, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_42"/></StgValue>
</operation>

<operation id="1139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:377  %zext_ln92_84 = zext i10 %shl_ln92_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_84"/></StgValue>
</operation>

<operation id="1140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1:378  %zext_ln92_85 = zext i10 %shl_ln92_42 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_85"/></StgValue>
</operation>

<operation id="1141" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:379  %sub_ln92_39 = sub i15 %sext_ln92_35, %zext_ln92_85

]]></Node>
<StgValue><ssdm name="sub_ln92_39"/></StgValue>
</operation>

<operation id="1142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:380  %shl_ln92_43 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_14, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_43"/></StgValue>
</operation>

<operation id="1143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:381  %zext_ln92_86 = zext i12 %shl_ln92_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_86"/></StgValue>
</operation>

<operation id="1144" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:382  %sub_ln92_40 = sub i13 %zext_ln92_82, %zext_ln92_86

]]></Node>
<StgValue><ssdm name="sub_ln92_40"/></StgValue>
</operation>

<operation id="1145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:383  %sext_ln92_41 = sext i13 %sub_ln92_40 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_41"/></StgValue>
</operation>

<operation id="1146" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:384  %sub_ln92_41 = sub i13 %zext_ln92_86, %zext_ln92_84

]]></Node>
<StgValue><ssdm name="sub_ln92_41"/></StgValue>
</operation>

<operation id="1147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:385  %sext_ln92_42 = sext i13 %sub_ln92_41 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_42"/></StgValue>
</operation>

<operation id="1148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:387  %zext_ln92_87 = zext i8 %tmp_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_87"/></StgValue>
</operation>

<operation id="1149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:388  %shl_ln92_44 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_15, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_44"/></StgValue>
</operation>

<operation id="1150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:389  %zext_ln92_88 = zext i11 %shl_ln92_44 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_88"/></StgValue>
</operation>

<operation id="1151" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:390  %add_ln92_13 = add i14 %zext_ln92_53, %sub_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln92_13"/></StgValue>
</operation>

<operation id="1152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:391  %sext_ln92_43 = sext i14 %add_ln92_13 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_43"/></StgValue>
</operation>

<operation id="1153" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:392  %add_ln92_14 = add i12 %zext_ln92_70, %zext_ln92_88

]]></Node>
<StgValue><ssdm name="add_ln92_14"/></StgValue>
</operation>

<operation id="1154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:393  %zext_ln92_89 = zext i12 %add_ln92_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_89"/></StgValue>
</operation>

<operation id="1155" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:394  %add_ln92_15 = add i13 %zext_ln92_71, %zext_ln92_89

]]></Node>
<StgValue><ssdm name="add_ln92_15"/></StgValue>
</operation>

<operation id="1156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:395  %zext_ln92_90 = zext i13 %add_ln92_15 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_90"/></StgValue>
</operation>

<operation id="1157" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:396  %add_ln92_16 = add i15 %sext_ln92_43, %zext_ln92_90

]]></Node>
<StgValue><ssdm name="add_ln92_16"/></StgValue>
</operation>

<operation id="1158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:397  %shl_ln92_45 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_15, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_45"/></StgValue>
</operation>

<operation id="1159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:398  %zext_ln92_91 = zext i9 %shl_ln92_45 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_91"/></StgValue>
</operation>

<operation id="1160" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:399  %sub_ln92_42 = sub i12 %zext_ln92_88, %zext_ln92_91

]]></Node>
<StgValue><ssdm name="sub_ln92_42"/></StgValue>
</operation>

<operation id="1161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:400  %sext_ln92_44 = sext i12 %sub_ln92_42 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_44"/></StgValue>
</operation>

<operation id="1162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:401  %tmp_87 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_15, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:402  %zext_ln92_92 = zext i12 %tmp_87 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_92"/></StgValue>
</operation>

<operation id="1164" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:403  %sub_ln92_76 = sub i13 %zext_ln92_87, %zext_ln92_92

]]></Node>
<StgValue><ssdm name="sub_ln92_76"/></StgValue>
</operation>

<operation id="1165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:404  %sext_ln92_45 = sext i13 %sub_ln92_76 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_45"/></StgValue>
</operation>

<operation id="1166" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:407  %add_ln92_18 = add i14 %sext_ln92_45, %sext_ln92_38

]]></Node>
<StgValue><ssdm name="add_ln92_18"/></StgValue>
</operation>

<operation id="1167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:413  %zext_ln92_94 = zext i8 %tmp_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_94"/></StgValue>
</operation>

<operation id="1168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:420  %shl_ln92_48 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_16, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_48"/></StgValue>
</operation>

<operation id="1169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:421  %zext_ln92_97 = zext i10 %shl_ln92_48 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_97"/></StgValue>
</operation>

<operation id="1170" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:422  %sub_ln92_44 = sub i11 0, %zext_ln92_97

]]></Node>
<StgValue><ssdm name="sub_ln92_44"/></StgValue>
</operation>

<operation id="1171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:423  %sext_ln92_49 = sext i11 %sub_ln92_44 to i12

]]></Node>
<StgValue><ssdm name="sext_ln92_49"/></StgValue>
</operation>

<operation id="1172" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:424  %sub_ln92_45 = sub i12 %sext_ln92_49, %zext_ln92_94

]]></Node>
<StgValue><ssdm name="sub_ln92_45"/></StgValue>
</operation>

<operation id="1173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1:425  %sext_ln92_50 = sext i12 %sub_ln92_45 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_50"/></StgValue>
</operation>

<operation id="1174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:432  %sext_ln92_53 = sext i14 %add_ln92_23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_53"/></StgValue>
</operation>

<operation id="1175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:437  %sext_ln92_55 = sext i13 %add_ln92_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_55"/></StgValue>
</operation>

<operation id="1176" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:438  %add_ln92_25 = add i14 %sub_ln92_30, %sext_ln92_55

]]></Node>
<StgValue><ssdm name="add_ln92_25"/></StgValue>
</operation>

<operation id="1177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1:441  %zext_ln92_98 = zext i8 %tmp_17 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_98"/></StgValue>
</operation>

<operation id="1178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:442  %zext_ln92_99 = zext i8 %tmp_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_99"/></StgValue>
</operation>

<operation id="1179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:443  %shl_ln92_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_17, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_49"/></StgValue>
</operation>

<operation id="1180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1:444  %zext_ln92_100 = zext i11 %shl_ln92_49 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_100"/></StgValue>
</operation>

<operation id="1181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:445  %zext_ln92_101 = zext i11 %shl_ln92_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_101"/></StgValue>
</operation>

<operation id="1182" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:446  %sub_ln92_48 = sub i12 0, %zext_ln92_101

]]></Node>
<StgValue><ssdm name="sub_ln92_48"/></StgValue>
</operation>

<operation id="1183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:447  %sext_ln92_57 = sext i12 %sub_ln92_48 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_57"/></StgValue>
</operation>

<operation id="1184" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:448  %sub_ln92_49 = sub i13 %sext_ln92_57, %zext_ln92_99

]]></Node>
<StgValue><ssdm name="sub_ln92_49"/></StgValue>
</operation>

<operation id="1185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:449  %sext_ln92_58 = sext i13 %sub_ln92_49 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_58"/></StgValue>
</operation>

<operation id="1186" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:450  %add_ln92_26 = add i14 %sext_ln92_26, %sub_ln92_17

]]></Node>
<StgValue><ssdm name="add_ln92_26"/></StgValue>
</operation>

<operation id="1187" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:452  %add_ln92_27 = add i14 %sext_ln92_58, %sext_ln92_40

]]></Node>
<StgValue><ssdm name="add_ln92_27"/></StgValue>
</operation>

<operation id="1188" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:453  %add_ln92_28 = add i14 %sext_ln92_33, %add_ln92_27

]]></Node>
<StgValue><ssdm name="add_ln92_28"/></StgValue>
</operation>

<operation id="1189" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:457  %add_ln92_30 = add i15 %zext_ln92_98, %sub_ln92_39

]]></Node>
<StgValue><ssdm name="add_ln92_30"/></StgValue>
</operation>

<operation id="1190" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:458  %add_ln92_31 = add i15 %zext_ln92_100, %add_ln92_30

]]></Node>
<StgValue><ssdm name="add_ln92_31"/></StgValue>
</operation>

<operation id="1191" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:459  %mul_ln92_6 = mul i13 11, %zext_ln92_99

]]></Node>
<StgValue><ssdm name="mul_ln92_6"/></StgValue>
</operation>

<operation id="1192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:460  %zext_ln92_102 = zext i13 %mul_ln92_6 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_102"/></StgValue>
</operation>

<operation id="1193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:472  %zext_ln92_104 = zext i8 %tmp_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_104"/></StgValue>
</operation>

<operation id="1194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:473  %shl_ln92_50 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_50"/></StgValue>
</operation>

<operation id="1195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1:474  %zext_ln92_105 = zext i9 %shl_ln92_50 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_105"/></StgValue>
</operation>

<operation id="1196" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:475  %sub_ln92_50 = sub i15 %add_ln92_16, %zext_ln92_105

]]></Node>
<StgValue><ssdm name="sub_ln92_50"/></StgValue>
</operation>

<operation id="1197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:476  %shl_ln92_51 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_51"/></StgValue>
</operation>

<operation id="1198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:477  %zext_ln92_106 = zext i11 %shl_ln92_51 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_106"/></StgValue>
</operation>

<operation id="1199" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:478  %sub_ln92_51 = sub i12 0, %zext_ln92_106

]]></Node>
<StgValue><ssdm name="sub_ln92_51"/></StgValue>
</operation>

<operation id="1200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:479  %sext_ln92_62 = sext i12 %sub_ln92_51 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_62"/></StgValue>
</operation>

<operation id="1201" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:480  %sub_ln92_52 = sub i13 %sext_ln92_62, %zext_ln92_104

]]></Node>
<StgValue><ssdm name="sub_ln92_52"/></StgValue>
</operation>

<operation id="1202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:481  %tmp_88 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_18, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:482  %zext_ln92_107 = zext i12 %tmp_88 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_107"/></StgValue>
</operation>

<operation id="1204" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:483  %sub_ln92_77 = sub i13 %zext_ln92_104, %zext_ln92_107

]]></Node>
<StgValue><ssdm name="sub_ln92_77"/></StgValue>
</operation>

<operation id="1205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:484  %sext_ln92_63 = sext i13 %sub_ln92_77 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_63"/></StgValue>
</operation>

<operation id="1206" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:485  %tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load, i8 %l1_stripes_1_1_load, i8 %l1_stripes_1_2_load, i8 %l1_stripes_1_3_load, i8 %l1_stripes_1_4_load, i8 %l1_stripes_1_5_load, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:487  %zext_ln92_109 = zext i8 %tmp_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_109"/></StgValue>
</operation>

<operation id="1208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1:488  %zext_ln92_110 = zext i8 %tmp_19 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_110"/></StgValue>
</operation>

<operation id="1209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:489  %tmp_89 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_19, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:490  %zext_ln92_111 = zext i10 %tmp_89 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_111"/></StgValue>
</operation>

<operation id="1211" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:491  %sub_ln92_78 = sub i11 %zext_ln92_109, %zext_ln92_111

]]></Node>
<StgValue><ssdm name="sub_ln92_78"/></StgValue>
</operation>

<operation id="1212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1:492  %sext_ln92_64 = sext i11 %sub_ln92_78 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_64"/></StgValue>
</operation>

<operation id="1213" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:493  %sub_ln92_53 = sub i15 %sext_ln92_53, %zext_ln92_110

]]></Node>
<StgValue><ssdm name="sub_ln92_53"/></StgValue>
</operation>

<operation id="1214" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:497  %tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_2_0_load, i8 %l1_stripes_2_1_load, i8 %l1_stripes_2_2_load, i8 %l1_stripes_2_3_load, i8 %l1_stripes_2_4_load, i8 %l1_stripes_2_5_load, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:498  %zext_ln92_113 = zext i8 %tmp_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_113"/></StgValue>
</operation>

<operation id="1216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:499  %shl_ln92_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_20, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_53"/></StgValue>
</operation>

<operation id="1217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:502  %shl_ln92_54 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_54"/></StgValue>
</operation>

<operation id="1218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1:503  %zext_ln92_115 = zext i9 %shl_ln92_54 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_115"/></StgValue>
</operation>

<operation id="1219" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:504  %sub_ln92_56 = sub i15 %add_ln92_31, %zext_ln92_115

]]></Node>
<StgValue><ssdm name="sub_ln92_56"/></StgValue>
</operation>

<operation id="1220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:505  %zext_ln92_116 = zext i12 %shl_ln92_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_116"/></StgValue>
</operation>

<operation id="1221" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:506  %sub_ln92_79 = sub i13 %zext_ln92_113, %zext_ln92_116

]]></Node>
<StgValue><ssdm name="sub_ln92_79"/></StgValue>
</operation>

<operation id="1222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:507  %shl_ln92_55 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_55"/></StgValue>
</operation>

<operation id="1223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="13" op_0_bw="11">
<![CDATA[
hls_label_1:508  %zext_ln92_117 = zext i11 %shl_ln92_55 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_117"/></StgValue>
</operation>

<operation id="1224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:520  %sext_ln92_66 = sext i13 %add_ln92_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_66"/></StgValue>
</operation>

<operation id="1225" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:521  %add_ln92_33 = add i12 %sext_ln92_28, %zext_ln92_40

]]></Node>
<StgValue><ssdm name="add_ln92_33"/></StgValue>
</operation>

<operation id="1226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:522  %sext_ln92_67 = sext i12 %add_ln92_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_67"/></StgValue>
</operation>

<operation id="1227" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:523  %add_ln92_34 = add i14 %sext_ln92_66, %sext_ln92_67

]]></Node>
<StgValue><ssdm name="add_ln92_34"/></StgValue>
</operation>

<operation id="1228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:524  %sext_ln92_68 = sext i14 %add_ln92_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_68"/></StgValue>
</operation>

<operation id="1229" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:525  %add_ln92_35 = add i14 %sext_ln92_44, %sext_ln92_37

]]></Node>
<StgValue><ssdm name="add_ln92_35"/></StgValue>
</operation>

<operation id="1230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:526  %sext_ln92_69 = sext i14 %add_ln92_35 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_69"/></StgValue>
</operation>

<operation id="1231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:528  %sext_ln92_70 = sext i13 %add_ln92_36 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_70"/></StgValue>
</operation>

<operation id="1232" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:529  %add_ln92_37 = add i14 %sext_ln92_63, %sext_ln92_70

]]></Node>
<StgValue><ssdm name="add_ln92_37"/></StgValue>
</operation>

<operation id="1233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:530  %sext_ln92_71 = sext i14 %add_ln92_37 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_71"/></StgValue>
</operation>

<operation id="1234" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:531  %add_ln92_38 = add i15 %sext_ln92_69, %sext_ln92_71

]]></Node>
<StgValue><ssdm name="add_ln92_38"/></StgValue>
</operation>

<operation id="1235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:532  %sext_ln92_72 = sext i15 %add_ln92_38 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_72"/></StgValue>
</operation>

<operation id="1236" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:533  %add_ln92_39 = add i16 %sext_ln92_68, %sext_ln92_72

]]></Node>
<StgValue><ssdm name="add_ln92_39"/></StgValue>
</operation>

<operation id="1237" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:536  %tmp_22 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_1, i8 %l1_stripes_1_1_load_1, i8 %l1_stripes_1_2_load_1, i8 %l1_stripes_1_3_load_1, i8 %l1_stripes_1_4_load_1, i8 %l1_stripes_1_5_load_1, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:542  %shl_ln92_59 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_22, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_59"/></StgValue>
</operation>

<operation id="1239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="15" op_0_bw="9">
<![CDATA[
hls_label_1:543  %zext_ln92_125 = zext i9 %shl_ln92_59 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_125"/></StgValue>
</operation>

<operation id="1240" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:547  %add_ln92_40 = add i15 %zext_ln92_125, %sub_ln92_53

]]></Node>
<StgValue><ssdm name="add_ln92_40"/></StgValue>
</operation>

<operation id="1241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:549  %zext_ln92_127 = zext i8 %tmp_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_127"/></StgValue>
</operation>

<operation id="1242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:560  %sext_ln92_76 = sext i12 %sub_ln92_62 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_76"/></StgValue>
</operation>

<operation id="1243" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:561  %sub_ln92_63 = sub i13 %sext_ln92_76, %zext_ln92_127

]]></Node>
<StgValue><ssdm name="sub_ln92_63"/></StgValue>
</operation>

<operation id="1244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:562  %shl_ln92_63 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_23, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_63"/></StgValue>
</operation>

<operation id="1245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:563  %zext_ln92_131 = zext i9 %shl_ln92_63 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_131"/></StgValue>
</operation>

<operation id="1246" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:564  %sub_ln92_64 = sub i13 %sext_ln92_76, %zext_ln92_131

]]></Node>
<StgValue><ssdm name="sub_ln92_64"/></StgValue>
</operation>

<operation id="1247" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:565  %add_ln92_41 = add i14 %sext_ln92_42, %zext_ln92_67

]]></Node>
<StgValue><ssdm name="add_ln92_41"/></StgValue>
</operation>

<operation id="1248" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:568  %add_ln92_43 = add i13 %sub_ln92_64, %zext_ln92_117

]]></Node>
<StgValue><ssdm name="add_ln92_43"/></StgValue>
</operation>

<operation id="1249" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:573  %tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_0_0_load_2, i8 %l1_stripes_0_1_load_2, i8 %l1_stripes_0_2_load_2, i8 %l1_stripes_0_3_load_2, i8 %l1_stripes_0_4_load_2, i8 %l1_stripes_0_5_load_2, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1250" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
hls_label_1:591  %tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l1_stripes_1_0_load_2, i8 %l1_stripes_1_1_load_2, i8 %l1_stripes_1_2_load_2, i8 %l1_stripes_1_3_load_2, i8 %l1_stripes_1_4_load_2, i8 %l1_stripes_1_5_load_2, i3 %select_ln81_2)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="15" op_0_bw="8">
<![CDATA[
hls_label_1:592  %zext_ln92_138 = zext i8 %tmp_25 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_138"/></StgValue>
</operation>

<operation id="1252" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:600  %sub_ln92_68 = sub i15 %add_ln92_40, %zext_ln92_138

]]></Node>
<StgValue><ssdm name="sub_ln92_68"/></StgValue>
</operation>

<operation id="1253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:610  %tmp_93 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_29, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:611  %zext_ln92_146 = zext i12 %tmp_93 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_146"/></StgValue>
</operation>

<operation id="1255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_1:614  %shl_ln92_68 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_29, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln92_68"/></StgValue>
</operation>

<operation id="1256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="9">
<![CDATA[
hls_label_1:615  %zext_ln92_147 = zext i9 %shl_ln92_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_147"/></StgValue>
</operation>

<operation id="1257" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:616  %sub_ln92_70 = sub i13 %zext_ln92_146, %zext_ln92_147

]]></Node>
<StgValue><ssdm name="sub_ln92_70"/></StgValue>
</operation>

<operation id="1258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:627  %sext_ln104 = sext i13 %add_ln104 to i15

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="1259" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:628  %add_ln104_1 = add i15 %sub_ln92_28, %sext_ln104

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="1260" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:641  %add_ln104_14 = add i15 %sext_ln92_64, %sub_ln92_36

]]></Node>
<StgValue><ssdm name="add_ln104_14"/></StgValue>
</operation>

<operation id="1261" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:642  %add_ln104_15 = add i15 %sext_ln92_50, %add_ln104_14

]]></Node>
<StgValue><ssdm name="add_ln104_15"/></StgValue>
</operation>

<operation id="1262" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:652  %add_ln104_21 = add i13 %sub_ln92_52, %zext_ln92_119

]]></Node>
<StgValue><ssdm name="add_ln104_21"/></StgValue>
</operation>

<operation id="1263" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:660  %add_ln104_26 = add i14 %sext_ln92_41, %sext_ln92_6

]]></Node>
<StgValue><ssdm name="add_ln104_26"/></StgValue>
</operation>

<operation id="1264" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:661  %add_ln104_27 = add i14 %zext_ln92_37, %add_ln104_26

]]></Node>
<StgValue><ssdm name="add_ln104_27"/></StgValue>
</operation>

<operation id="1265" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:664  %add_ln104_29 = add i13 %sub_ln92_79, %mul_ln92_2

]]></Node>
<StgValue><ssdm name="add_ln104_29"/></StgValue>
</operation>

<operation id="1266" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:666  %add_ln104_30 = add i13 %sub_ln92_63, %sub_ln92_70

]]></Node>
<StgValue><ssdm name="add_ln104_30"/></StgValue>
</operation>

<operation id="1267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:667  %sext_ln104_12 = sext i13 %add_ln104_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln104_12"/></StgValue>
</operation>

<operation id="1268" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:668  %add_ln104_31 = add i14 %zext_ln92_102, %sext_ln104_12

]]></Node>
<StgValue><ssdm name="add_ln104_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:439  %sext_ln92_56 = sext i14 %add_ln92_25 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_56"/></StgValue>
</operation>

<operation id="1270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:451  %sext_ln92_59 = sext i14 %add_ln92_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_59"/></StgValue>
</operation>

<operation id="1271" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:454  %sext_ln92_60 = sext i14 %add_ln92_28 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_60"/></StgValue>
</operation>

<operation id="1272" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:455  %add_ln92_29 = add i15 %sext_ln92_59, %sext_ln92_60

]]></Node>
<StgValue><ssdm name="add_ln92_29"/></StgValue>
</operation>

<operation id="1273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:456  %sext_ln92_61 = sext i15 %add_ln92_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_61"/></StgValue>
</operation>

<operation id="1274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="14" op_0_bw="8">
<![CDATA[
hls_label_1:486  %zext_ln92_108 = zext i8 %tmp_19 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_108"/></StgValue>
</operation>

<operation id="1275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:494  %shl_ln92_52 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_19, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_52"/></StgValue>
</operation>

<operation id="1276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="15" op_0_bw="11">
<![CDATA[
hls_label_1:495  %zext_ln92_112 = zext i11 %shl_ln92_52 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_112"/></StgValue>
</operation>

<operation id="1277" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:496  %sub_ln92_54 = sub i15 %sext_ln92_56, %zext_ln92_112

]]></Node>
<StgValue><ssdm name="sub_ln92_54"/></StgValue>
</operation>

<operation id="1278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:500  %zext_ln92_114 = zext i12 %shl_ln92_53 to i16

]]></Node>
<StgValue><ssdm name="zext_ln92_114"/></StgValue>
</operation>

<operation id="1279" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:501  %sub_ln92_55 = sub i16 %sext_ln92_61, %zext_ln92_114

]]></Node>
<StgValue><ssdm name="sub_ln92_55"/></StgValue>
</operation>

<operation id="1280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:510  %zext_ln92_118 = zext i8 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_118"/></StgValue>
</operation>

<operation id="1281" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:511  %mul_ln92_8 = mul i13 -13, %zext_ln92_118

]]></Node>
<StgValue><ssdm name="mul_ln92_8"/></StgValue>
</operation>

<operation id="1282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:512  %sext_ln92_65 = sext i13 %mul_ln92_8 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_65"/></StgValue>
</operation>

<operation id="1283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:537  %zext_ln92_122 = zext i8 %tmp_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_122"/></StgValue>
</operation>

<operation id="1284" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:538  %mul_ln92_9 = mul i13 13, %zext_ln92_122

]]></Node>
<StgValue><ssdm name="mul_ln92_9"/></StgValue>
</operation>

<operation id="1285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:539  %zext_ln92_123 = zext i13 %mul_ln92_9 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_123"/></StgValue>
</operation>

<operation id="1286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:540  %shl_ln92_58 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_58"/></StgValue>
</operation>

<operation id="1287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:541  %zext_ln92_124 = zext i11 %shl_ln92_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_124"/></StgValue>
</operation>

<operation id="1288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="9">
<![CDATA[
hls_label_1:544  %zext_ln92_126 = zext i9 %shl_ln92_59 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_126"/></StgValue>
</operation>

<operation id="1289" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:545  %sub_ln92_59 = sub i12 %zext_ln92_124, %zext_ln92_126

]]></Node>
<StgValue><ssdm name="sub_ln92_59"/></StgValue>
</operation>

<operation id="1290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:546  %sext_ln92_74 = sext i12 %sub_ln92_59 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_74"/></StgValue>
</operation>

<operation id="1291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:550  %shl_ln92_60 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_23, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_60"/></StgValue>
</operation>

<operation id="1292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:551  %zext_ln92_128 = zext i12 %shl_ln92_60 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_128"/></StgValue>
</operation>

<operation id="1293" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:552  %sub_ln92_60 = sub i13 %zext_ln92_128, %zext_ln92_127

]]></Node>
<StgValue><ssdm name="sub_ln92_60"/></StgValue>
</operation>

<operation id="1294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:553  %sext_ln92_75 = sext i13 %sub_ln92_60 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_75"/></StgValue>
</operation>

<operation id="1295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:554  %shl_ln92_61 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_23, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_61"/></StgValue>
</operation>

<operation id="1296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1:555  %zext_ln92_129 = zext i10 %shl_ln92_61 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_129"/></StgValue>
</operation>

<operation id="1297" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:556  %sub_ln92_61 = sub i15 %sub_ln92_56, %zext_ln92_129

]]></Node>
<StgValue><ssdm name="sub_ln92_61"/></StgValue>
</operation>

<operation id="1298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="8">
<![CDATA[
hls_label_1:574  %zext_ln92_27 = zext i8 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="zext_ln92_27"/></StgValue>
</operation>

<operation id="1299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:575  %zext_ln92_132 = zext i8 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_132"/></StgValue>
</operation>

<operation id="1300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:576  %zext_ln92_133 = zext i8 %tmp_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_133"/></StgValue>
</operation>

<operation id="1301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:577  %zext_ln92_134 = zext i8 %tmp_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_134"/></StgValue>
</operation>

<operation id="1302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:578  %tmp_91 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_24, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1303" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:579  %zext_ln92_135 = zext i10 %tmp_91 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_135"/></StgValue>
</operation>

<operation id="1304" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:580  %sub_ln92_80 = sub i11 %zext_ln92_132, %zext_ln92_135

]]></Node>
<StgValue><ssdm name="sub_ln92_80"/></StgValue>
</operation>

<operation id="1305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="11">
<![CDATA[
hls_label_1:581  %sext_ln92_80 = sext i11 %sub_ln92_80 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_80"/></StgValue>
</operation>

<operation id="1306" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
hls_label_1:582  %shl_ln92_64 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_64"/></StgValue>
</operation>

<operation id="1307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:583  %zext_ln92_136 = zext i12 %shl_ln92_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_136"/></StgValue>
</operation>

<operation id="1308" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:584  %sub_ln92_65 = sub i13 %zext_ln92_136, %zext_ln92_133

]]></Node>
<StgValue><ssdm name="sub_ln92_65"/></StgValue>
</operation>

<operation id="1309" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:585  %sext_ln92_81 = sext i13 %sub_ln92_65 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_81"/></StgValue>
</operation>

<operation id="1310" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:586  %sub_ln92_66 = sub i16 %add_ln92_39, %zext_ln92_27

]]></Node>
<StgValue><ssdm name="sub_ln92_66"/></StgValue>
</operation>

<operation id="1311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:587  %tmp_92 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_24, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:588  %zext_ln92_137 = zext i11 %tmp_92 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_137"/></StgValue>
</operation>

<operation id="1313" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:589  %sub_ln92_81 = sub i12 %zext_ln92_134, %zext_ln92_137

]]></Node>
<StgValue><ssdm name="sub_ln92_81"/></StgValue>
</operation>

<operation id="1314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="13" op_0_bw="12">
<![CDATA[
hls_label_1:590  %sext_ln92_82 = sext i12 %sub_ln92_81 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_82"/></StgValue>
</operation>

<operation id="1315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1:593  %zext_ln92_139 = zext i8 %tmp_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_139"/></StgValue>
</operation>

<operation id="1316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_1:594  %shl_ln92_65 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %tmp_25, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_65"/></StgValue>
</operation>

<operation id="1317" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1:595  %zext_ln92_140 = zext i11 %shl_ln92_65 to i12

]]></Node>
<StgValue><ssdm name="zext_ln92_140"/></StgValue>
</operation>

<operation id="1318" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1:596  %sub_ln92_67 = sub i12 %zext_ln92_140, %zext_ln92_139

]]></Node>
<StgValue><ssdm name="sub_ln92_67"/></StgValue>
</operation>

<operation id="1319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="12">
<![CDATA[
hls_label_1:597  %sext_ln92_83 = sext i12 %sub_ln92_67 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_83"/></StgValue>
</operation>

<operation id="1320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:598  %shl_ln92_66 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_25, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_66"/></StgValue>
</operation>

<operation id="1321" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1:599  %zext_ln92_141 = zext i10 %shl_ln92_66 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_141"/></StgValue>
</operation>

<operation id="1322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:601  %sext_ln92_84 = sext i15 %sub_ln92_68 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_84"/></StgValue>
</operation>

<operation id="1323" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:603  %zext_ln92_142 = zext i8 %tmp_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_142"/></StgValue>
</operation>

<operation id="1324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="11" op_0_bw="8">
<![CDATA[
hls_label_1:604  %zext_ln92_143 = zext i8 %tmp_29 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_143"/></StgValue>
</operation>

<operation id="1325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_1:605  %shl_ln92_67 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_29, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln92_67"/></StgValue>
</operation>

<operation id="1326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="10">
<![CDATA[
hls_label_1:607  %zext_ln92_145 = zext i10 %shl_ln92_67 to i11

]]></Node>
<StgValue><ssdm name="zext_ln92_145"/></StgValue>
</operation>

<operation id="1327" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_1:608  %sub_ln92_69 = sub i11 %zext_ln92_145, %zext_ln92_143

]]></Node>
<StgValue><ssdm name="sub_ln92_69"/></StgValue>
</operation>

<operation id="1328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="14" op_0_bw="11">
<![CDATA[
hls_label_1:609  %sext_ln92_85 = sext i11 %sub_ln92_69 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_85"/></StgValue>
</operation>

<operation id="1329" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:612  %sub_ln92_82 = sub i13 %zext_ln92_142, %zext_ln92_146

]]></Node>
<StgValue><ssdm name="sub_ln92_82"/></StgValue>
</operation>

<operation id="1330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:613  %sext_ln92_86 = sext i13 %sub_ln92_82 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_86"/></StgValue>
</operation>

<operation id="1331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:629  %sext_ln104_1 = sext i15 %add_ln104_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="1332" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:630  %add_ln104_2 = add i15 %sub_ln92_50, %sext_ln92_65

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="1333" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:631  %add_ln104_3 = add i15 %zext_ln92_123, %add_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="1334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:632  %sext_ln104_2 = sext i15 %add_ln104_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_2"/></StgValue>
</operation>

<operation id="1335" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:633  %add_ln104_8 = add i16 %sext_ln104_1, %sext_ln104_2

]]></Node>
<StgValue><ssdm name="add_ln104_8"/></StgValue>
</operation>

<operation id="1336" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:634  %add_ln104_9 = add i16 %sub_ln92_55, %sext_ln92_80

]]></Node>
<StgValue><ssdm name="add_ln104_9"/></StgValue>
</operation>

<operation id="1337" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:635  %add_ln104_10 = add i16 %sext_ln92_83, %add_ln104_9

]]></Node>
<StgValue><ssdm name="add_ln104_10"/></StgValue>
</operation>

<operation id="1338" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:636  %add_ln104_11 = add i14 %zext_ln92_108, %sext_ln92_75

]]></Node>
<StgValue><ssdm name="add_ln104_11"/></StgValue>
</operation>

<operation id="1339" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:637  %add_ln104_12 = add i14 %sext_ln92_85, %add_ln104_11

]]></Node>
<StgValue><ssdm name="add_ln104_12"/></StgValue>
</operation>

<operation id="1340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:643  %sext_ln104_4 = sext i15 %add_ln104_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_4"/></StgValue>
</operation>

<operation id="1341" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:644  %add_ln104_16 = add i13 %zext_ln92_141, %sext_ln92_74

]]></Node>
<StgValue><ssdm name="add_ln104_16"/></StgValue>
</operation>

<operation id="1342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:645  %sext_ln104_5 = sext i13 %add_ln104_16 to i14

]]></Node>
<StgValue><ssdm name="sext_ln104_5"/></StgValue>
</operation>

<operation id="1343" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:646  %add_ln104_17 = add i14 %sext_ln92_81, %sext_ln104_5

]]></Node>
<StgValue><ssdm name="add_ln104_17"/></StgValue>
</operation>

<operation id="1344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:647  %sext_ln104_6 = sext i14 %add_ln104_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_6"/></StgValue>
</operation>

<operation id="1345" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:648  %add_ln104_18 = add i16 %sext_ln104_4, %sext_ln104_6

]]></Node>
<StgValue><ssdm name="add_ln104_18"/></StgValue>
</operation>

<operation id="1346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="13">
<![CDATA[
hls_label_1:653  %sext_ln104_8 = sext i13 %add_ln104_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_8"/></StgValue>
</operation>

<operation id="1347" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:654  %add_ln104_22 = add i15 %sub_ln92_61, %sext_ln92_86

]]></Node>
<StgValue><ssdm name="add_ln104_22"/></StgValue>
</operation>

<operation id="1348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:655  %sext_ln104_9 = sext i15 %add_ln104_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_9"/></StgValue>
</operation>

<operation id="1349" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:656  %add_ln104_23 = add i16 %sext_ln104_8, %sext_ln104_9

]]></Node>
<StgValue><ssdm name="add_ln104_23"/></StgValue>
</operation>

<operation id="1350" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:659  %add_ln104_25 = add i16 %sext_ln92_84, %sub_ln92_66

]]></Node>
<StgValue><ssdm name="add_ln104_25"/></StgValue>
</operation>

<operation id="1351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:662  %sext_ln104_10 = sext i14 %add_ln104_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_10"/></StgValue>
</operation>

<operation id="1352" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:663  %add_ln104_28 = add i16 %add_ln104_25, %sext_ln104_10

]]></Node>
<StgValue><ssdm name="add_ln104_28"/></StgValue>
</operation>

<operation id="1353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:665  %sext_ln104_11 = sext i13 %add_ln104_29 to i15

]]></Node>
<StgValue><ssdm name="sext_ln104_11"/></StgValue>
</operation>

<operation id="1354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:669  %sext_ln104_13 = sext i14 %add_ln104_31 to i15

]]></Node>
<StgValue><ssdm name="sext_ln104_13"/></StgValue>
</operation>

<operation id="1355" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:670  %add_ln104_32 = add i15 %sext_ln104_11, %sext_ln104_13

]]></Node>
<StgValue><ssdm name="add_ln104_32"/></StgValue>
</operation>

<operation id="1356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:671  %sext_ln104_14 = sext i15 %add_ln104_32 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_14"/></StgValue>
</operation>

<operation id="1357" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:672  %add_ln104_6 = add i16 %add_ln104_28, %sext_ln104_14

]]></Node>
<StgValue><ssdm name="add_ln104_6"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:673  %add_ln104_33 = add i13 %sext_ln92_82, %sext_ln92_74

]]></Node>
<StgValue><ssdm name="add_ln104_33"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="15" op_0_bw="13">
<![CDATA[
hls_label_1:674  %sext_ln104_15 = sext i13 %add_ln104_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln104_15"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:675  %add_ln104_34 = add i15 %sub_ln92_54, %sext_ln104_15

]]></Node>
<StgValue><ssdm name="add_ln104_34"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="8" op_0_bw="8">
<![CDATA[
.new:1  %l2_write_row_offset_2 = load i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_2"/></StgValue>
</operation>

<operation id="1362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new:2  br i1 %icmp_ln67, label %._crit_edge91, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="1363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:38  %sext_ln92_1 = sext i13 %sub_ln92_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="1364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="13" op_0_bw="11">
<![CDATA[
hls_label_1:124  %sext_ln92_8 = sext i11 %sub_ln92_9 to i13

]]></Node>
<StgValue><ssdm name="sext_ln92_8"/></StgValue>
</operation>

<operation id="1365" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:211  %mul_ln92_1 = mul i13 -11, %zext_ln92_38

]]></Node>
<StgValue><ssdm name="mul_ln92_1"/></StgValue>
</operation>

<operation id="1366" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:212  %add_ln92_3 = add i13 %mul_ln92_1, %sext_ln92_8

]]></Node>
<StgValue><ssdm name="add_ln92_3"/></StgValue>
</operation>

<operation id="1367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:213  %sext_ln92_18 = sext i13 %add_ln92_3 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_18"/></StgValue>
</operation>

<operation id="1368" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:214  %add_ln92_4 = add i14 %sext_ln92_1, %sext_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln92_4"/></StgValue>
</operation>

<operation id="1369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="13" op_0_bw="8">
<![CDATA[
hls_label_1:288  %zext_ln92_51 = zext i8 %tmp_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln92_51"/></StgValue>
</operation>

<operation id="1370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="14" op_0_bw="10">
<![CDATA[
hls_label_1:293  %zext_ln92_54 = zext i10 %shl_ln92_28 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_54"/></StgValue>
</operation>

<operation id="1371" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:294  %sub_ln92_27 = sub i14 %add_ln92_4, %zext_ln92_54

]]></Node>
<StgValue><ssdm name="sub_ln92_27"/></StgValue>
</operation>

<operation id="1372" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:298  %mul_ln92_3 = mul i13 13, %zext_ln92_51

]]></Node>
<StgValue><ssdm name="mul_ln92_3"/></StgValue>
</operation>

<operation id="1373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:299  %zext_ln92_56 = zext i13 %mul_ln92_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_56"/></StgValue>
</operation>

<operation id="1374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:406  %sext_ln92_46 = sext i14 %add_ln92_17 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_46"/></StgValue>
</operation>

<operation id="1375" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:408  %add_ln92_19 = add i14 %zext_ln92_56, %add_ln92_18

]]></Node>
<StgValue><ssdm name="add_ln92_19"/></StgValue>
</operation>

<operation id="1376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:409  %sext_ln92_47 = sext i14 %add_ln92_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_47"/></StgValue>
</operation>

<operation id="1377" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:410  %add_ln92_20 = add i15 %sext_ln92_46, %sext_ln92_47

]]></Node>
<StgValue><ssdm name="add_ln92_20"/></StgValue>
</operation>

<operation id="1378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="15" op_0_bw="12">
<![CDATA[
hls_label_1:516  %zext_ln92_120 = zext i12 %shl_ln92_57 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_120"/></StgValue>
</operation>

<operation id="1379" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:534  %sub_ln92_58 = sub i15 %add_ln92_20, %zext_ln92_120

]]></Node>
<StgValue><ssdm name="sub_ln92_58"/></StgValue>
</operation>

<operation id="1380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:638  %sext_ln104_3 = sext i14 %add_ln104_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_3"/></StgValue>
</operation>

<operation id="1381" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:639  %add_ln104_13 = add i16 %add_ln104_10, %sext_ln104_3

]]></Node>
<StgValue><ssdm name="add_ln104_13"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:640  %add_ln104_4 = add i16 %add_ln104_8, %add_ln104_13

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1:688  %l1_maxes_2_load = load i16* @l1_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_2_load"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:689  %icmp_ln112_2 = icmp sgt i16 %add_ln104_6, %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln112_2"/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:690  %select_ln112_2 = select i1 %icmp_ln112_2, i16 %add_ln104_6, i16 %l1_maxes_2_load

]]></Node>
<StgValue><ssdm name="select_ln112_2"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16">
<![CDATA[
.preheader63.0:1  %l2_write_col_offset_s = load i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_write_col_offset_s"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="16">
<![CDATA[
.preheader63.0:2  %zext_ln119 = zext i16 %l2_write_col_offset_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="3" op_0_bw="8">
<![CDATA[
.preheader63.0:3  %trunc_ln119 = trunc i8 %l2_write_row_offset_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader63.0:17  %trunc_ln119_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln112_2, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln119_2"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:18  %l2_stripes_2_0_addr = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr"/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:19  %l2_stripes_2_1_addr = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:20  %l2_stripes_2_2_addr = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr"/></StgValue>
</operation>

<operation id="1393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:21  %l2_stripes_2_3_addr = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr"/></StgValue>
</operation>

<operation id="1394" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:22  %l2_stripes_2_4_addr = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr"/></StgValue>
</operation>

<operation id="1395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:23  %l2_stripes_2_5_addr = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr"/></StgValue>
</operation>

<operation id="1396" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.preheader63.0:31  switch i3 %trunc_ln119, label %branch1492809 [
    i3 0, label %branch1442804
    i3 1, label %branch1452805
    i3 2, label %branch1462806
    i3 3, label %branch1472807
    i3 -4, label %branch1482808
  ]

]]></Node>
<StgValue><ssdm name="switch_ln119"/></StgValue>
</operation>

<operation id="1397" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482808:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
branch1482808:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1399" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472807:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1400" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0">
<![CDATA[
branch1472807:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1401" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462806:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1402" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
branch1462806:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1403" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452805:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="0">
<![CDATA[
branch1452805:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1405" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442804:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1406" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="0">
<![CDATA[
branch1442804:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1407" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="!0"/>
<literal name="trunc_ln119" val="!1"/>
<literal name="trunc_ln119" val="!2"/>
<literal name="trunc_ln119" val="!3"/>
<literal name="trunc_ln119" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492809:2  store i8 %trunc_ln119_2, i8* %l2_stripes_2_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1408" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="!0"/>
<literal name="trunc_ln119" val="!1"/>
<literal name="trunc_ln119" val="!2"/>
<literal name="trunc_ln119" val="!3"/>
<literal name="trunc_ln119" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0">
<![CDATA[
branch1492809:4  br label %.preheader63.02803306733313595_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1409" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:0  %add_ln123 = add i16 %l2_write_col_offset_s, 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="1410" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:1  %icmp_ln124 = icmp eq i16 %add_ln123, 257

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="1411" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:5  %select_ln124 = select i1 %icmp_ln124, i16 1, i16 %add_ln123

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="1412" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:9  store i16 %select_ln124, i16* @l2_write_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1:1  %l1_read_col_offset_l = load i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l1_read_col_offset_l"/></StgValue>
</operation>

<operation id="1414" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="1">
<![CDATA[
hls_label_1:2  %zext_ln71 = zext i1 %trunc_ln71 to i16

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="1415" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:12  %add_ln87 = add i16 %zext_ln71, %l1_read_col_offset_l

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="1416" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1:13  %zext_ln92 = zext i16 %add_ln87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="1417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:14  %l1_stripes_0_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_8"/></StgValue>
</operation>

<operation id="1418" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:15  %l1_stripes_0_0_load = load i8* %l1_stripes_0_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:16  %l1_stripes_0_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_8"/></StgValue>
</operation>

<operation id="1420" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:17  %l1_stripes_0_1_load = load i8* %l1_stripes_0_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1421" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:18  %l1_stripes_0_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_8"/></StgValue>
</operation>

<operation id="1422" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:19  %l1_stripes_0_2_load = load i8* %l1_stripes_0_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:20  %l1_stripes_0_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_8"/></StgValue>
</operation>

<operation id="1424" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:21  %l1_stripes_0_3_load = load i8* %l1_stripes_0_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1425" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:22  %l1_stripes_0_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_8"/></StgValue>
</operation>

<operation id="1426" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:23  %l1_stripes_0_4_load = load i8* %l1_stripes_0_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:24  %l1_stripes_0_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_8"/></StgValue>
</operation>

<operation id="1428" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:25  %l1_stripes_0_5_load = load i8* %l1_stripes_0_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1429" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:43  %l1_stripes_1_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_8"/></StgValue>
</operation>

<operation id="1430" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:44  %l1_stripes_1_0_load = load i8* %l1_stripes_1_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1431" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:45  %l1_stripes_1_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_8"/></StgValue>
</operation>

<operation id="1432" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:46  %l1_stripes_1_1_load = load i8* %l1_stripes_1_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1433" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:47  %l1_stripes_1_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_8"/></StgValue>
</operation>

<operation id="1434" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:48  %l1_stripes_1_2_load = load i8* %l1_stripes_1_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1435" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:49  %l1_stripes_1_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_8"/></StgValue>
</operation>

<operation id="1436" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:50  %l1_stripes_1_3_load = load i8* %l1_stripes_1_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1437" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:51  %l1_stripes_1_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_8"/></StgValue>
</operation>

<operation id="1438" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:52  %l1_stripes_1_4_load = load i8* %l1_stripes_1_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:53  %l1_stripes_1_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_8"/></StgValue>
</operation>

<operation id="1440" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:54  %l1_stripes_1_5_load = load i8* %l1_stripes_1_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:68  %l1_stripes_2_0_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_8"/></StgValue>
</operation>

<operation id="1442" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:69  %l1_stripes_2_0_load = load i8* %l1_stripes_2_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1443" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:70  %l1_stripes_2_1_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_8"/></StgValue>
</operation>

<operation id="1444" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:71  %l1_stripes_2_1_load = load i8* %l1_stripes_2_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:72  %l1_stripes_2_2_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_8"/></StgValue>
</operation>

<operation id="1446" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:73  %l1_stripes_2_2_load = load i8* %l1_stripes_2_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1447" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:74  %l1_stripes_2_3_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_8"/></StgValue>
</operation>

<operation id="1448" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:75  %l1_stripes_2_3_load = load i8* %l1_stripes_2_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:76  %l1_stripes_2_4_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_8"/></StgValue>
</operation>

<operation id="1450" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:77  %l1_stripes_2_4_load = load i8* %l1_stripes_2_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1451" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:78  %l1_stripes_2_5_addr_8 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln92

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_8"/></StgValue>
</operation>

<operation id="1452" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:79  %l1_stripes_2_5_load = load i8* %l1_stripes_2_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1453" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:96  %add_ln87_1 = add i16 1, %add_ln87

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="1454" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="16">
<![CDATA[
hls_label_1:97  %zext_ln92_4 = zext i16 %add_ln87_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln92_4"/></StgValue>
</operation>

<operation id="1455" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:98  %l1_stripes_0_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_0, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_addr_9"/></StgValue>
</operation>

<operation id="1456" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:99  %l1_stripes_0_0_load_1 = load i8* %l1_stripes_0_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1457" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:100  %l1_stripes_0_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_1, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_addr_9"/></StgValue>
</operation>

<operation id="1458" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:101  %l1_stripes_0_1_load_1 = load i8* %l1_stripes_0_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1459" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:102  %l1_stripes_0_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_2, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_addr_9"/></StgValue>
</operation>

<operation id="1460" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:103  %l1_stripes_0_2_load_1 = load i8* %l1_stripes_0_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:104  %l1_stripes_0_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_3, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_addr_9"/></StgValue>
</operation>

<operation id="1462" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:105  %l1_stripes_0_3_load_1 = load i8* %l1_stripes_0_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1463" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:106  %l1_stripes_0_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_4, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_addr_9"/></StgValue>
</operation>

<operation id="1464" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:107  %l1_stripes_0_4_load_1 = load i8* %l1_stripes_0_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:108  %l1_stripes_0_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_0_5, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_addr_9"/></StgValue>
</operation>

<operation id="1466" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:109  %l1_stripes_0_5_load_1 = load i8* %l1_stripes_0_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:131  %l1_stripes_1_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_0, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_addr_9"/></StgValue>
</operation>

<operation id="1468" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:132  %l1_stripes_1_0_load_1 = load i8* %l1_stripes_1_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:133  %l1_stripes_1_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_1, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_addr_9"/></StgValue>
</operation>

<operation id="1470" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:134  %l1_stripes_1_1_load_1 = load i8* %l1_stripes_1_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:135  %l1_stripes_1_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_2, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_addr_9"/></StgValue>
</operation>

<operation id="1472" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:136  %l1_stripes_1_2_load_1 = load i8* %l1_stripes_1_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:137  %l1_stripes_1_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_3, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_addr_9"/></StgValue>
</operation>

<operation id="1474" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:138  %l1_stripes_1_3_load_1 = load i8* %l1_stripes_1_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1475" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:139  %l1_stripes_1_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_4, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_addr_9"/></StgValue>
</operation>

<operation id="1476" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:140  %l1_stripes_1_4_load_1 = load i8* %l1_stripes_1_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:141  %l1_stripes_1_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_1_5, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_addr_9"/></StgValue>
</operation>

<operation id="1478" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:142  %l1_stripes_1_5_load_1 = load i8* %l1_stripes_1_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:160  %l1_stripes_2_0_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_0, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_addr_9"/></StgValue>
</operation>

<operation id="1480" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:161  %l1_stripes_2_0_load_1 = load i8* %l1_stripes_2_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1481" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:162  %l1_stripes_2_1_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_1, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_addr_9"/></StgValue>
</operation>

<operation id="1482" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:163  %l1_stripes_2_1_load_1 = load i8* %l1_stripes_2_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:164  %l1_stripes_2_2_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_2, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_addr_9"/></StgValue>
</operation>

<operation id="1484" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:165  %l1_stripes_2_2_load_1 = load i8* %l1_stripes_2_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:166  %l1_stripes_2_3_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_3, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_addr_9"/></StgValue>
</operation>

<operation id="1486" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:167  %l1_stripes_2_3_load_1 = load i8* %l1_stripes_2_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1487" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:168  %l1_stripes_2_4_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_4, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_addr_9"/></StgValue>
</operation>

<operation id="1488" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:169  %l1_stripes_2_4_load_1 = load i8* %l1_stripes_2_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:170  %l1_stripes_2_5_addr_9 = getelementptr [514 x i8]* @l1_stripes_2_5, i64 0, i64 %zext_ln92_4

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_addr_9"/></StgValue>
</operation>

<operation id="1490" st_id="17" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="8" op_0_bw="10" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
hls_label_1:171  %l1_stripes_2_5_load_1 = load i8* %l1_stripes_2_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="l1_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1491" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:7  %add_ln134 = add i16 %l1_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="1492" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:8  %icmp_ln135 = icmp eq i16 %add_ln134, 512

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="1493" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:13  %select_ln135 = select i1 %icmp_ln135, i16 0, i16 %add_ln134

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="1494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader63.02803306733313595_ifconv:14  store i16 %select_ln135, i16* @l1_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:279  %sext_ln92_27 = sext i14 %sub_ln92_26 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_27"/></StgValue>
</operation>

<operation id="1496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="14" op_0_bw="12">
<![CDATA[
hls_label_1:348  %sext_ln92_36 = sext i12 %sub_ln92_34 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_36"/></StgValue>
</operation>

<operation id="1497" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1:461  %mul_ln92_7 = mul i13 13, %zext_ln92_99

]]></Node>
<StgValue><ssdm name="mul_ln92_7"/></StgValue>
</operation>

<operation id="1498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:462  %zext_ln92_103 = zext i13 %mul_ln92_7 to i14

]]></Node>
<StgValue><ssdm name="zext_ln92_103"/></StgValue>
</operation>

<operation id="1499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:566  %sext_ln92_77 = sext i14 %add_ln92_41 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_77"/></StgValue>
</operation>

<operation id="1500" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:567  %add_ln92_42 = add i15 %sext_ln92_27, %sext_ln92_77

]]></Node>
<StgValue><ssdm name="add_ln92_42"/></StgValue>
</operation>

<operation id="1501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="14" op_0_bw="13">
<![CDATA[
hls_label_1:569  %sext_ln92_78 = sext i13 %add_ln92_43 to i14

]]></Node>
<StgValue><ssdm name="sext_ln92_78"/></StgValue>
</operation>

<operation id="1502" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:570  %add_ln92_44 = add i14 %zext_ln92_103, %sext_ln92_78

]]></Node>
<StgValue><ssdm name="add_ln92_44"/></StgValue>
</operation>

<operation id="1503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="15" op_0_bw="14">
<![CDATA[
hls_label_1:571  %sext_ln92_79 = sext i14 %add_ln92_44 to i15

]]></Node>
<StgValue><ssdm name="sext_ln92_79"/></StgValue>
</operation>

<operation id="1504" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:572  %add_ln92_45 = add i15 %add_ln92_42, %sext_ln92_79

]]></Node>
<StgValue><ssdm name="add_ln92_45"/></StgValue>
</operation>

<operation id="1505" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:649  %add_ln104_19 = add i14 %sext_ln92_44, %sub_ln92_27

]]></Node>
<StgValue><ssdm name="add_ln104_19"/></StgValue>
</operation>

<operation id="1506" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_1:650  %add_ln104_20 = add i14 %sext_ln92_36, %add_ln104_19

]]></Node>
<StgValue><ssdm name="add_ln104_20"/></StgValue>
</operation>

<operation id="1507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="14">
<![CDATA[
hls_label_1:651  %sext_ln104_7 = sext i14 %add_ln104_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_7"/></StgValue>
</operation>

<operation id="1508" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:657  %add_ln104_24 = add i16 %sext_ln104_7, %add_ln104_23

]]></Node>
<StgValue><ssdm name="add_ln104_24"/></StgValue>
</operation>

<operation id="1509" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:658  %add_ln104_5 = add i16 %add_ln104_18, %add_ln104_24

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="1510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1:682  %l1_maxes_0_load = load i16* @l1_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_0_load"/></StgValue>
</operation>

<operation id="1511" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:683  %icmp_ln112 = icmp sgt i16 %add_ln104_4, %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="1512" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:684  %select_ln112 = select i1 %icmp_ln112, i16 %add_ln104_4, i16 %l1_maxes_0_load

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="1513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader63.0:0  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln112, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1514" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:4  %l2_stripes_0_0_addr = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr"/></StgValue>
</operation>

<operation id="1515" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:5  %l2_stripes_0_1_addr = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr"/></StgValue>
</operation>

<operation id="1516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:6  %l2_stripes_0_2_addr = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr"/></StgValue>
</operation>

<operation id="1517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:7  %l2_stripes_0_3_addr = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr"/></StgValue>
</operation>

<operation id="1518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:8  %l2_stripes_0_4_addr = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr"/></StgValue>
</operation>

<operation id="1519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:9  %l2_stripes_0_5_addr = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr"/></StgValue>
</operation>

<operation id="1520" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482808:0  store i8 %trunc_ln4, i8* %l2_stripes_0_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1521" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472807:0  store i8 %trunc_ln4, i8* %l2_stripes_0_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1522" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462806:0  store i8 %trunc_ln4, i8* %l2_stripes_0_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1523" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452805:0  store i8 %trunc_ln4, i8* %l2_stripes_0_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1524" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442804:0  store i8 %trunc_ln4, i8* %l2_stripes_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1525" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="!0"/>
<literal name="trunc_ln119" val="!1"/>
<literal name="trunc_ln119" val="!2"/>
<literal name="trunc_ln119" val="!3"/>
<literal name="trunc_ln119" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492809:0  store i8 %trunc_ln4, i8* %l2_stripes_0_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge91:4  %l2_iteration_load = load i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="l2_iteration_load"/></StgValue>
</operation>

<operation id="1527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="3" op_0_bw="32">
<![CDATA[
._crit_edge91:5  %trunc_ln147 = trunc i32 %l2_iteration_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="1528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge91:6  %trunc_ln147_1 = trunc i32 %l2_iteration_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln147_1"/></StgValue>
</operation>

<operation id="1529" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge91:7  %icmp_ln147 = icmp ugt i32 %l2_iteration_load, 6143

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="1530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge91:8  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1531" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge91:9  %xor_ln147 = xor i1 %tmp_94, true

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="1532" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge91:10  %and_ln147 = and i1 %icmp_ln147, %xor_ln147

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="1533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge91:12  br i1 %and_ln147, label %.preheader62.preheader.0.0_ifconv, label %._crit_edge95

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="1534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:0  %l2_read_col_offset_l = load i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="l2_read_col_offset_l"/></StgValue>
</operation>

<operation id="1535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:2  %zext_ln152 = zext i1 %tmp_95 to i16

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="1537" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:3  %local_col_index = add i16 %zext_ln152, %l2_read_col_offset_l

]]></Node>
<StgValue><ssdm name="local_col_index"/></StgValue>
</operation>

<operation id="1538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader62.preheader.0.0_ifconv:4  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %l2_iteration_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1539" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="17" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:5  %zext_ln156 = zext i16 %local_col_index to i17

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="1540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:14  %zext_ln167 = zext i16 %local_col_index to i64

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="1541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:15  %l2_stripes_2_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_1"/></StgValue>
</operation>

<operation id="1542" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:16  %l2_stripes_2_0_load = load i8* %l2_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:17  %l2_stripes_2_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_1"/></StgValue>
</operation>

<operation id="1544" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:18  %l2_stripes_2_1_load = load i8* %l2_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:19  %l2_stripes_2_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_1"/></StgValue>
</operation>

<operation id="1546" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:20  %l2_stripes_2_2_load = load i8* %l2_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:21  %l2_stripes_2_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_1"/></StgValue>
</operation>

<operation id="1548" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:22  %l2_stripes_2_3_load = load i8* %l2_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:23  %l2_stripes_2_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_1"/></StgValue>
</operation>

<operation id="1550" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:24  %l2_stripes_2_4_load = load i8* %l2_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:25  %l2_stripes_2_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_1"/></StgValue>
</operation>

<operation id="1552" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:26  %l2_stripes_2_5_load = load i8* %l2_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1553" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader.0.0_ifconv:149  %add_ln167 = add i17 1, %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="1554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="17">
<![CDATA[
.preheader62.preheader.0.0_ifconv:150  %zext_ln167_18 = zext i17 %add_ln167 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_18"/></StgValue>
</operation>

<operation id="1555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:151  %l2_stripes_2_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_2"/></StgValue>
</operation>

<operation id="1556" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:152  %l2_stripes_2_0_load_1 = load i8* %l2_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:153  %l2_stripes_2_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_2"/></StgValue>
</operation>

<operation id="1558" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:154  %l2_stripes_2_1_load_1 = load i8* %l2_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:155  %l2_stripes_2_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_2"/></StgValue>
</operation>

<operation id="1560" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:156  %l2_stripes_2_2_load_1 = load i8* %l2_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:157  %l2_stripes_2_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_2"/></StgValue>
</operation>

<operation id="1562" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:158  %l2_stripes_2_3_load_1 = load i8* %l2_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:159  %l2_stripes_2_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_2"/></StgValue>
</operation>

<operation id="1564" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:160  %l2_stripes_2_4_load_1 = load i8* %l2_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:161  %l2_stripes_2_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_2"/></StgValue>
</operation>

<operation id="1566" st_id="18" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:162  %l2_stripes_2_5_load_1 = load i8* %l2_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1567" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3092" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1344  %icmp_ln182 = icmp eq i3 %trunc_ln147, -1

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="1568" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %tmp_last_V = icmp ugt i32 %l2_iteration_load, 263160

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="1569" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:3  %add_ln198 = add i16 %l2_read_col_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="1570" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %icmp_ln199 = icmp eq i16 %add_ln198, 256

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="1571" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:8  %select_ln199 = select i1 %icmp_ln199, i16 0, i16 %add_ln198

]]></Node>
<StgValue><ssdm name="select_ln199"/></StgValue>
</operation>

<operation id="1572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:9  store i16 %select_ln199, i16* @l2_read_col_offset, align 2

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="1573" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge95:10  %add_ln219 = add i32 %l2_iteration_load, 1

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="1574" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge95:11  %icmp_ln220 = icmp eq i32 %add_ln219, 264192

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="1575" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge98.new5:1  %select_ln220 = select i1 %icmp_ln220, i32 2048, i32 %add_ln219

]]></Node>
<StgValue><ssdm name="select_ln220"/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge99.new19:0  store i32 %select_ln220, i32* @l2_iteration, align 4

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1577" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:535  %sext_ln92_73 = sext i15 %sub_ln92_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln92_73"/></StgValue>
</operation>

<operation id="1578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="15" op_0_bw="10">
<![CDATA[
hls_label_1:606  %zext_ln92_144 = zext i10 %shl_ln92_67 to i15

]]></Node>
<StgValue><ssdm name="zext_ln92_144"/></StgValue>
</operation>

<operation id="1579" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:617  %sub_ln92_71 = sub i15 %add_ln92_45, %zext_ln92_144

]]></Node>
<StgValue><ssdm name="sub_ln92_71"/></StgValue>
</operation>

<operation id="1580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:676  %sext_ln104_16 = sext i15 %add_ln104_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_16"/></StgValue>
</operation>

<operation id="1581" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1:677  %add_ln104_35 = add i15 %zext_ln92_138, %sub_ln92_71

]]></Node>
<StgValue><ssdm name="add_ln104_35"/></StgValue>
</operation>

<operation id="1582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="16" op_0_bw="15">
<![CDATA[
hls_label_1:678  %sext_ln104_17 = sext i15 %add_ln104_35 to i16

]]></Node>
<StgValue><ssdm name="sext_ln104_17"/></StgValue>
</operation>

<operation id="1583" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:679  %add_ln104_36 = add i16 %sext_ln92_73, %sext_ln104_17

]]></Node>
<StgValue><ssdm name="add_ln104_36"/></StgValue>
</operation>

<operation id="1584" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:680  %add_ln104_7 = add i16 %sext_ln104_16, %add_ln104_36

]]></Node>
<StgValue><ssdm name="add_ln104_7"/></StgValue>
</operation>

<operation id="1585" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:681  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1586" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1:685  %l1_maxes_1_load = load i16* @l1_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_1_load"/></StgValue>
</operation>

<operation id="1587" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:686  %icmp_ln112_1 = icmp sgt i16 %add_ln104_5, %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="1588" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:687  %select_ln112_1 = select i1 %icmp_ln112_1, i16 %add_ln104_5, i16 %l1_maxes_1_load

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="1589" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader63.0:10  %trunc_ln119_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln112_1, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln119_1"/></StgValue>
</operation>

<operation id="1590" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:11  %l2_stripes_1_0_addr = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr"/></StgValue>
</operation>

<operation id="1591" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:12  %l2_stripes_1_1_addr = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr"/></StgValue>
</operation>

<operation id="1592" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:13  %l2_stripes_1_2_addr = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr"/></StgValue>
</operation>

<operation id="1593" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:14  %l2_stripes_1_3_addr = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr"/></StgValue>
</operation>

<operation id="1594" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:15  %l2_stripes_1_4_addr = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr"/></StgValue>
</operation>

<operation id="1595" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:16  %l2_stripes_1_5_addr = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr"/></StgValue>
</operation>

<operation id="1596" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:25  %l2_stripes_3_0_addr = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr"/></StgValue>
</operation>

<operation id="1597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:26  %l2_stripes_3_1_addr = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr"/></StgValue>
</operation>

<operation id="1598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:27  %l2_stripes_3_2_addr = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr"/></StgValue>
</operation>

<operation id="1599" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:28  %l2_stripes_3_3_addr = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr"/></StgValue>
</operation>

<operation id="1600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:29  %l2_stripes_3_4_addr = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr"/></StgValue>
</operation>

<operation id="1601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader63.0:30  %l2_stripes_3_5_addr = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr"/></StgValue>
</operation>

<operation id="1602" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482808:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1603" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472807:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1604" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462806:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1605" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452805:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1606" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442804:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1607" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="!0"/>
<literal name="trunc_ln119" val="!1"/>
<literal name="trunc_ln119" val="!2"/>
<literal name="trunc_ln119" val="!3"/>
<literal name="trunc_ln119" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492809:1  store i8 %trunc_ln119_1, i8* %l2_stripes_1_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1608" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:16  %l2_stripes_2_0_load = load i8* %l2_stripes_2_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load"/></StgValue>
</operation>

<operation id="1609" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:18  %l2_stripes_2_1_load = load i8* %l2_stripes_2_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load"/></StgValue>
</operation>

<operation id="1610" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:20  %l2_stripes_2_2_load = load i8* %l2_stripes_2_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load"/></StgValue>
</operation>

<operation id="1611" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:22  %l2_stripes_2_3_load = load i8* %l2_stripes_2_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load"/></StgValue>
</operation>

<operation id="1612" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:24  %l2_stripes_2_4_load = load i8* %l2_stripes_2_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load"/></StgValue>
</operation>

<operation id="1613" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:26  %l2_stripes_2_5_load = load i8* %l2_stripes_2_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load"/></StgValue>
</operation>

<operation id="1614" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:28  %l2_stripes_0_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_1"/></StgValue>
</operation>

<operation id="1615" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:29  %l2_stripes_0_0_load = load i8* %l2_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:30  %l2_stripes_0_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_1"/></StgValue>
</operation>

<operation id="1617" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:31  %l2_stripes_0_1_load = load i8* %l2_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:32  %l2_stripes_0_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_1"/></StgValue>
</operation>

<operation id="1619" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:33  %l2_stripes_0_2_load = load i8* %l2_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1620" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:34  %l2_stripes_0_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_1"/></StgValue>
</operation>

<operation id="1621" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:35  %l2_stripes_0_3_load = load i8* %l2_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1622" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:36  %l2_stripes_0_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_1"/></StgValue>
</operation>

<operation id="1623" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:37  %l2_stripes_0_4_load = load i8* %l2_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:38  %l2_stripes_0_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_1"/></StgValue>
</operation>

<operation id="1625" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:39  %l2_stripes_0_5_load = load i8* %l2_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1626" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:152  %l2_stripes_2_0_load_1 = load i8* %l2_stripes_2_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_1"/></StgValue>
</operation>

<operation id="1627" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:154  %l2_stripes_2_1_load_1 = load i8* %l2_stripes_2_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_1"/></StgValue>
</operation>

<operation id="1628" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:156  %l2_stripes_2_2_load_1 = load i8* %l2_stripes_2_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_1"/></StgValue>
</operation>

<operation id="1629" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:158  %l2_stripes_2_3_load_1 = load i8* %l2_stripes_2_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_1"/></StgValue>
</operation>

<operation id="1630" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:160  %l2_stripes_2_4_load_1 = load i8* %l2_stripes_2_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_1"/></StgValue>
</operation>

<operation id="1631" st_id="19" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:162  %l2_stripes_2_5_load_1 = load i8* %l2_stripes_2_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_1"/></StgValue>
</operation>

<operation id="1632" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:164  %l2_stripes_0_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_2"/></StgValue>
</operation>

<operation id="1633" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:165  %l2_stripes_0_0_load_1 = load i8* %l2_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1634" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:166  %l2_stripes_0_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_2"/></StgValue>
</operation>

<operation id="1635" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:167  %l2_stripes_0_1_load_1 = load i8* %l2_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:168  %l2_stripes_0_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_2"/></StgValue>
</operation>

<operation id="1637" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:169  %l2_stripes_0_2_load_1 = load i8* %l2_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1638" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:170  %l2_stripes_0_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_2"/></StgValue>
</operation>

<operation id="1639" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:171  %l2_stripes_0_3_load_1 = load i8* %l2_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1640" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:172  %l2_stripes_0_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_2"/></StgValue>
</operation>

<operation id="1641" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:173  %l2_stripes_0_4_load_1 = load i8* %l2_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1642" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:174  %l2_stripes_0_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_2"/></StgValue>
</operation>

<operation id="1643" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:175  %l2_stripes_0_5_load_1 = load i8* %l2_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1644" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader62.preheader.0.0_ifconv:292  %add_ln167_4 = add i17 2, %zext_ln156

]]></Node>
<StgValue><ssdm name="add_ln167_4"/></StgValue>
</operation>

<operation id="1645" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="17">
<![CDATA[
.preheader62.preheader.0.0_ifconv:293  %zext_ln167_35 = zext i17 %add_ln167_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln167_35"/></StgValue>
</operation>

<operation id="1646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:294  %l2_stripes_2_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_0, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_addr_3"/></StgValue>
</operation>

<operation id="1647" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:295  %l2_stripes_2_0_load_2 = load i8* %l2_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="1648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:296  %l2_stripes_2_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_1, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_addr_3"/></StgValue>
</operation>

<operation id="1649" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:297  %l2_stripes_2_1_load_2 = load i8* %l2_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="1650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:298  %l2_stripes_2_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_2, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_addr_3"/></StgValue>
</operation>

<operation id="1651" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:299  %l2_stripes_2_2_load_2 = load i8* %l2_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="1652" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:300  %l2_stripes_2_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_3, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_addr_3"/></StgValue>
</operation>

<operation id="1653" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:301  %l2_stripes_2_3_load_2 = load i8* %l2_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="1654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:302  %l2_stripes_2_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_4, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_addr_3"/></StgValue>
</operation>

<operation id="1655" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:303  %l2_stripes_2_4_load_2 = load i8* %l2_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="1656" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:304  %l2_stripes_2_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_2_5, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_addr_3"/></StgValue>
</operation>

<operation id="1657" st_id="19" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:305  %l2_stripes_2_5_load_2 = load i8* %l2_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1658" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="16">
<![CDATA[
hls_label_1:691  %l1_maxes_3_load = load i16* @l1_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="l1_maxes_3_load"/></StgValue>
</operation>

<operation id="1659" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_1:692  %icmp_ln112_3 = icmp sgt i16 %add_ln104_7, %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="icmp_ln112_3"/></StgValue>
</operation>

<operation id="1660" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_1:693  %select_ln112_3 = select i1 %icmp_ln112_3, i16 %add_ln104_7, i16 %l1_maxes_3_load

]]></Node>
<StgValue><ssdm name="select_ln112_3"/></StgValue>
</operation>

<operation id="1661" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1:695  br i1 %icmp_ln115, label %.preheader63.0, label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="1662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader63.0:24  %trunc_ln119_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %select_ln112_3, i32 5, i32 12)

]]></Node>
<StgValue><ssdm name="trunc_ln119_3"/></StgValue>
</operation>

<operation id="1663" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1482808:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_4_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1664" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1472807:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1665" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1462806:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1666" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1452805:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1667" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1442804:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1668" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="trunc_ln119" val="!0"/>
<literal name="trunc_ln119" val="!1"/>
<literal name="trunc_ln119" val="!2"/>
<literal name="trunc_ln119" val="!3"/>
<literal name="trunc_ln119" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1492809:3  store i8 %trunc_ln119_3, i8* %l2_stripes_3_5_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="1669" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:2  %add_ln127 = add i8 %l2_write_row_offset_2, 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="1670" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:3  %icmp_ln128 = icmp eq i8 %add_ln127, 6

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="1671" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:4  %select_ln128 = select i1 %icmp_ln128, i8 0, i8 %add_ln127

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="1672" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:6  %select_ln124_1 = select i1 %icmp_ln124, i8 %select_ln128, i8 %l2_write_row_offset_2

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="1673" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:10  %add_ln138 = add i8 %l1_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="1674" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:11  %icmp_ln139 = icmp eq i8 %add_ln138, 6

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="1675" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader63.02803306733313595_ifconv:12  %select_ln139 = select i1 %icmp_ln139, i8 0, i8 %add_ln138

]]></Node>
<StgValue><ssdm name="select_ln139"/></StgValue>
</operation>

<operation id="1676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="0" op_0_bw="0">
<![CDATA[
.preheader63.02803306733313595_ifconv:15  br label %mergeST11

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="1677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge91:11  %l2_read_row_offset_l = load i8* @l2_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="l2_read_row_offset_l"/></StgValue>
</operation>

<operation id="1678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="8" op_0_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:6  %zext_ln156_1 = zext i1 %tmp_96 to i8

]]></Node>
<StgValue><ssdm name="zext_ln156_1"/></StgValue>
</operation>

<operation id="1679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="3" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:7  %trunc_ln156 = trunc i8 %l2_read_row_offset_l to i3

]]></Node>
<StgValue><ssdm name="trunc_ln156"/></StgValue>
</operation>

<operation id="1680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="3" op_0_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:8  %zext_ln156_2 = zext i1 %tmp_96 to i3

]]></Node>
<StgValue><ssdm name="zext_ln156_2"/></StgValue>
</operation>

<operation id="1681" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:9  %add_ln156 = add i8 %zext_ln156_1, %l2_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="1682" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:10  %icmp_ln157 = icmp ugt i8 %add_ln156, 5

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="1683" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:11  %add_ln159 = add i3 %trunc_ln156, %zext_ln156_2

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="1684" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:12  %add_ln157 = add i3 2, %add_ln159

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="1685" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:13  %select_ln157 = select i1 %icmp_ln157, i3 %add_ln157, i3 %add_ln159

]]></Node>
<StgValue><ssdm name="select_ln157"/></StgValue>
</operation>

<operation id="1686" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:27  %tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1687" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:29  %l2_stripes_0_0_load = load i8* %l2_stripes_0_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load"/></StgValue>
</operation>

<operation id="1688" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:31  %l2_stripes_0_1_load = load i8* %l2_stripes_0_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load"/></StgValue>
</operation>

<operation id="1689" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:33  %l2_stripes_0_2_load = load i8* %l2_stripes_0_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load"/></StgValue>
</operation>

<operation id="1690" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:35  %l2_stripes_0_3_load = load i8* %l2_stripes_0_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:37  %l2_stripes_0_4_load = load i8* %l2_stripes_0_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:39  %l2_stripes_0_5_load = load i8* %l2_stripes_0_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:40  %tmp_31 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:41  %select_ln149 = select i1 %trunc_ln147_1, i8 %tmp_30, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="select_ln149"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:96  %l2_stripes_1_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_1"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:97  %l2_stripes_1_0_load = load i8* %l2_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:98  %l2_stripes_1_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_1"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:99  %l2_stripes_1_1_load = load i8* %l2_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:100  %l2_stripes_1_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_1"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:101  %l2_stripes_1_2_load = load i8* %l2_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:102  %l2_stripes_1_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_1"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:103  %l2_stripes_1_3_load = load i8* %l2_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:104  %l2_stripes_1_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_1"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:105  %l2_stripes_1_4_load = load i8* %l2_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:106  %l2_stripes_1_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_1"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:107  %l2_stripes_1_5_load = load i8* %l2_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:165  %l2_stripes_0_0_load_1 = load i8* %l2_stripes_0_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_1"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:167  %l2_stripes_0_1_load_1 = load i8* %l2_stripes_0_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_1"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:169  %l2_stripes_0_2_load_1 = load i8* %l2_stripes_0_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_1"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:171  %l2_stripes_0_3_load_1 = load i8* %l2_stripes_0_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_1"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:173  %l2_stripes_0_4_load_1 = load i8* %l2_stripes_0_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_1"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:175  %l2_stripes_0_5_load_1 = load i8* %l2_stripes_0_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_1"/></StgValue>
</operation>

<operation id="1713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:236  %l2_stripes_1_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_2"/></StgValue>
</operation>

<operation id="1714" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:237  %l2_stripes_1_0_load_1 = load i8* %l2_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1715" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:238  %l2_stripes_1_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_2"/></StgValue>
</operation>

<operation id="1716" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:239  %l2_stripes_1_1_load_1 = load i8* %l2_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1717" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:240  %l2_stripes_1_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_2"/></StgValue>
</operation>

<operation id="1718" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:241  %l2_stripes_1_2_load_1 = load i8* %l2_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1719" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:242  %l2_stripes_1_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_2"/></StgValue>
</operation>

<operation id="1720" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:243  %l2_stripes_1_3_load_1 = load i8* %l2_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1721" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:244  %l2_stripes_1_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_2"/></StgValue>
</operation>

<operation id="1722" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:245  %l2_stripes_1_4_load_1 = load i8* %l2_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1723" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:246  %l2_stripes_1_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_2"/></StgValue>
</operation>

<operation id="1724" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:247  %l2_stripes_1_5_load_1 = load i8* %l2_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1725" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:295  %l2_stripes_2_0_load_2 = load i8* %l2_stripes_2_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_0_load_2"/></StgValue>
</operation>

<operation id="1726" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:297  %l2_stripes_2_1_load_2 = load i8* %l2_stripes_2_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_1_load_2"/></StgValue>
</operation>

<operation id="1727" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:299  %l2_stripes_2_2_load_2 = load i8* %l2_stripes_2_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_2_load_2"/></StgValue>
</operation>

<operation id="1728" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:301  %l2_stripes_2_3_load_2 = load i8* %l2_stripes_2_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_3_load_2"/></StgValue>
</operation>

<operation id="1729" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:303  %l2_stripes_2_4_load_2 = load i8* %l2_stripes_2_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_4_load_2"/></StgValue>
</operation>

<operation id="1730" st_id="20" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:305  %l2_stripes_2_5_load_2 = load i8* %l2_stripes_2_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_2_5_load_2"/></StgValue>
</operation>

<operation id="1731" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:307  %l2_stripes_0_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_0, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_addr_3"/></StgValue>
</operation>

<operation id="1732" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:308  %l2_stripes_0_0_load_2 = load i8* %l2_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="1733" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:309  %l2_stripes_0_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_1, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_addr_3"/></StgValue>
</operation>

<operation id="1734" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:310  %l2_stripes_0_1_load_2 = load i8* %l2_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="1735" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:311  %l2_stripes_0_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_2, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_addr_3"/></StgValue>
</operation>

<operation id="1736" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:312  %l2_stripes_0_2_load_2 = load i8* %l2_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="1737" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:313  %l2_stripes_0_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_3, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_addr_3"/></StgValue>
</operation>

<operation id="1738" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:314  %l2_stripes_0_3_load_2 = load i8* %l2_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="1739" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:315  %l2_stripes_0_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_4, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_addr_3"/></StgValue>
</operation>

<operation id="1740" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:316  %l2_stripes_0_4_load_2 = load i8* %l2_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="1741" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:317  %l2_stripes_0_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_0_5, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_addr_3"/></StgValue>
</operation>

<operation id="1742" st_id="20" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:318  %l2_stripes_0_5_load_2 = load i8* %l2_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1743" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:433  %select_ln156 = select i1 %tmp_96, i8 2, i8 1

]]></Node>
<StgValue><ssdm name="select_ln156"/></StgValue>
</operation>

<operation id="1744" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:434  %add_ln156_1 = add i8 %l2_read_row_offset_l, %select_ln156

]]></Node>
<StgValue><ssdm name="add_ln156_1"/></StgValue>
</operation>

<operation id="1745" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:435  %icmp_ln157_1 = icmp ugt i8 %add_ln156_1, 5

]]></Node>
<StgValue><ssdm name="icmp_ln157_1"/></StgValue>
</operation>

<operation id="1746" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:436  %add_ln159_3 = add i3 1, %trunc_ln156

]]></Node>
<StgValue><ssdm name="add_ln159_3"/></StgValue>
</operation>

<operation id="1747" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:437  %add_ln159_1 = add i3 %zext_ln156_2, %add_ln159_3

]]></Node>
<StgValue><ssdm name="add_ln159_1"/></StgValue>
</operation>

<operation id="1748" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:438  %add_ln157_1 = add i3 2, %add_ln159_1

]]></Node>
<StgValue><ssdm name="add_ln157_1"/></StgValue>
</operation>

<operation id="1749" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:439  %select_ln157_1 = select i1 %icmp_ln157_1, i3 %add_ln157_1, i3 %add_ln159_1

]]></Node>
<StgValue><ssdm name="select_ln157_1"/></StgValue>
</operation>

<operation id="1750" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:440  %tmp_42 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1751" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:441  %tmp_43 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1752" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:705  %or_ln1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %tmp_96)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="1753" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="8" op_0_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:706  %zext_ln156_3 = zext i2 %or_ln1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln156_3"/></StgValue>
</operation>

<operation id="1754" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="3" op_0_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:707  %zext_ln156_4 = zext i2 %or_ln1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln156_4"/></StgValue>
</operation>

<operation id="1755" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:708  %add_ln156_2 = add i8 %zext_ln156_3, %l2_read_row_offset_l

]]></Node>
<StgValue><ssdm name="add_ln156_2"/></StgValue>
</operation>

<operation id="1756" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:709  %icmp_ln157_2 = icmp ugt i8 %add_ln156_2, 5

]]></Node>
<StgValue><ssdm name="icmp_ln157_2"/></StgValue>
</operation>

<operation id="1757" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:710  %add_ln159_2 = add i3 %trunc_ln156, %zext_ln156_4

]]></Node>
<StgValue><ssdm name="add_ln159_2"/></StgValue>
</operation>

<operation id="1758" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:711  %add_ln157_2 = add i3 2, %add_ln159_2

]]></Node>
<StgValue><ssdm name="add_ln157_2"/></StgValue>
</operation>

<operation id="1759" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:712  %select_ln157_2 = select i1 %icmp_ln157_2, i3 %add_ln157_2, i3 %add_ln159_2

]]></Node>
<StgValue><ssdm name="select_ln157_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1760" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:0  %l1_read_row_offset_f_1 = phi i1 [ %icmp_ln135, %.preheader63.02803306733313595_ifconv ], [ false, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f_1"/></StgValue>
</operation>

<operation id="1761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:1  %l1_read_row_offset_n_1 = phi i8 [ %select_ln139, %.preheader63.02803306733313595_ifconv ], [ undef, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_n_1"/></StgValue>
</operation>

<operation id="1762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:2  %l1_maxes_0_new_0 = phi i16 [ 0, %.preheader63.02803306733313595_ifconv ], [ %select_ln112, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_0_new_0"/></StgValue>
</operation>

<operation id="1763" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:3  %l1_maxes_1_new_0 = phi i16 [ 0, %.preheader63.02803306733313595_ifconv ], [ %select_ln112_1, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_1_new_0"/></StgValue>
</operation>

<operation id="1764" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:4  %l1_maxes_2_new_0 = phi i16 [ 0, %.preheader63.02803306733313595_ifconv ], [ %select_ln112_2, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_2_new_0"/></StgValue>
</operation>

<operation id="1765" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
mergeST11:5  %l1_maxes_3_new_0 = phi i16 [ 0, %.preheader63.02803306733313595_ifconv ], [ %select_ln112_3, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l1_maxes_3_new_0"/></StgValue>
</operation>

<operation id="1766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST11:6  %l2_write_row_offset_3 = phi i1 [ %icmp_ln124, %.preheader63.02803306733313595_ifconv ], [ false, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_3"/></StgValue>
</operation>

<operation id="1767" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
mergeST11:7  %l2_write_row_offset_4 = phi i8 [ %select_ln124_1, %.preheader63.02803306733313595_ifconv ], [ %l2_write_row_offset_2, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_4"/></StgValue>
</operation>

<operation id="1768" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:8  store i16 %l1_maxes_3_new_0, i16* @l1_maxes_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:9  store i16 %l1_maxes_2_new_0, i16* @l1_maxes_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:10  store i16 %l1_maxes_1_new_0, i16* @l1_maxes_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1771" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
mergeST11:11  store i16 %l1_maxes_0_new_0, i16* @l1_maxes_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="1772" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0">
<![CDATA[
mergeST11:12  br label %._crit_edge91

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="1773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:42  %zext_ln167_1 = zext i8 %select_ln149 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="1774" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:47  %mul_ln167 = mul i13 11, %zext_ln167_1

]]></Node>
<StgValue><ssdm name="mul_ln167"/></StgValue>
</operation>

<operation id="1775" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:79  %select_ln167_6 = select i1 %trunc_ln147_1, i13 -5, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_6"/></StgValue>
</operation>

<operation id="1776" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:80  %mul_ln167_2 = mul i13 %zext_ln167_1, %select_ln167_6

]]></Node>
<StgValue><ssdm name="mul_ln167_2"/></StgValue>
</operation>

<operation id="1777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:83  %l2_stripes_3_0_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_1"/></StgValue>
</operation>

<operation id="1778" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:84  %l2_stripes_3_0_load = load i8* %l2_stripes_3_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="1779" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:85  %l2_stripes_3_1_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_1"/></StgValue>
</operation>

<operation id="1780" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:86  %l2_stripes_3_1_load = load i8* %l2_stripes_3_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="1781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:87  %l2_stripes_3_2_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_1"/></StgValue>
</operation>

<operation id="1782" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:88  %l2_stripes_3_2_load = load i8* %l2_stripes_3_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="1783" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:89  %l2_stripes_3_3_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_1"/></StgValue>
</operation>

<operation id="1784" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:90  %l2_stripes_3_3_load = load i8* %l2_stripes_3_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="1785" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:91  %l2_stripes_3_4_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_1"/></StgValue>
</operation>

<operation id="1786" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:92  %l2_stripes_3_4_load = load i8* %l2_stripes_3_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="1787" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:93  %l2_stripes_3_5_addr_1 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_1"/></StgValue>
</operation>

<operation id="1788" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:94  %l2_stripes_3_5_load = load i8* %l2_stripes_3_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="1789" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:97  %l2_stripes_1_0_load = load i8* %l2_stripes_1_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load"/></StgValue>
</operation>

<operation id="1790" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:99  %l2_stripes_1_1_load = load i8* %l2_stripes_1_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load"/></StgValue>
</operation>

<operation id="1791" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:101  %l2_stripes_1_2_load = load i8* %l2_stripes_1_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load"/></StgValue>
</operation>

<operation id="1792" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:103  %l2_stripes_1_3_load = load i8* %l2_stripes_1_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load"/></StgValue>
</operation>

<operation id="1793" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:105  %l2_stripes_1_4_load = load i8* %l2_stripes_1_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load"/></StgValue>
</operation>

<operation id="1794" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:107  %l2_stripes_1_5_load = load i8* %l2_stripes_1_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load"/></StgValue>
</operation>

<operation id="1795" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:163  %tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1796" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:176  %tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1797" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:177  %select_ln149_2 = select i1 %trunc_ln147_1, i8 %tmp_34, i8 %tmp_35

]]></Node>
<StgValue><ssdm name="select_ln149_2"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:223  %l2_stripes_3_0_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_2"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:224  %l2_stripes_3_0_load_1 = load i8* %l2_stripes_3_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:225  %l2_stripes_3_1_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_2"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:226  %l2_stripes_3_1_load_1 = load i8* %l2_stripes_3_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:227  %l2_stripes_3_2_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_2"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:228  %l2_stripes_3_2_load_1 = load i8* %l2_stripes_3_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:229  %l2_stripes_3_3_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_2"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:230  %l2_stripes_3_3_load_1 = load i8* %l2_stripes_3_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:231  %l2_stripes_3_4_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_2"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:232  %l2_stripes_3_4_load_1 = load i8* %l2_stripes_3_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:233  %l2_stripes_3_5_addr_2 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln167_18

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_2"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:234  %l2_stripes_3_5_load_1 = load i8* %l2_stripes_3_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="1810" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:237  %l2_stripes_1_0_load_1 = load i8* %l2_stripes_1_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_1"/></StgValue>
</operation>

<operation id="1811" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:239  %l2_stripes_1_1_load_1 = load i8* %l2_stripes_1_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_1"/></StgValue>
</operation>

<operation id="1812" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:241  %l2_stripes_1_2_load_1 = load i8* %l2_stripes_1_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_1"/></StgValue>
</operation>

<operation id="1813" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:243  %l2_stripes_1_3_load_1 = load i8* %l2_stripes_1_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_1"/></StgValue>
</operation>

<operation id="1814" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:245  %l2_stripes_1_4_load_1 = load i8* %l2_stripes_1_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_1"/></StgValue>
</operation>

<operation id="1815" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:247  %l2_stripes_1_5_load_1 = load i8* %l2_stripes_1_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_1"/></StgValue>
</operation>

<operation id="1816" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:306  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1817" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:308  %l2_stripes_0_0_load_2 = load i8* %l2_stripes_0_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_0_load_2"/></StgValue>
</operation>

<operation id="1818" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:310  %l2_stripes_0_1_load_2 = load i8* %l2_stripes_0_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_1_load_2"/></StgValue>
</operation>

<operation id="1819" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:312  %l2_stripes_0_2_load_2 = load i8* %l2_stripes_0_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_2_load_2"/></StgValue>
</operation>

<operation id="1820" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:314  %l2_stripes_0_3_load_2 = load i8* %l2_stripes_0_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_3_load_2"/></StgValue>
</operation>

<operation id="1821" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:316  %l2_stripes_0_4_load_2 = load i8* %l2_stripes_0_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_4_load_2"/></StgValue>
</operation>

<operation id="1822" st_id="21" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:318  %l2_stripes_0_5_load_2 = load i8* %l2_stripes_0_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_0_5_load_2"/></StgValue>
</operation>

<operation id="1823" st_id="21" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:319  %tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1824" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:320  %select_ln149_4 = select i1 %trunc_ln147_1, i8 %tmp_38, i8 %tmp_39

]]></Node>
<StgValue><ssdm name="select_ln149_4"/></StgValue>
</operation>

<operation id="1825" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:372  %l2_stripes_1_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_0, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_addr_3"/></StgValue>
</operation>

<operation id="1826" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:373  %l2_stripes_1_0_load_2 = load i8* %l2_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1827" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:374  %l2_stripes_1_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_1, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_addr_3"/></StgValue>
</operation>

<operation id="1828" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:375  %l2_stripes_1_1_load_2 = load i8* %l2_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1829" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:376  %l2_stripes_1_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_2, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_addr_3"/></StgValue>
</operation>

<operation id="1830" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:377  %l2_stripes_1_2_load_2 = load i8* %l2_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:378  %l2_stripes_1_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_3, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_addr_3"/></StgValue>
</operation>

<operation id="1832" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:379  %l2_stripes_1_3_load_2 = load i8* %l2_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:380  %l2_stripes_1_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_4, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_addr_3"/></StgValue>
</operation>

<operation id="1834" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:381  %l2_stripes_1_4_load_2 = load i8* %l2_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:382  %l2_stripes_1_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_1_5, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_addr_3"/></StgValue>
</operation>

<operation id="1836" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:383  %l2_stripes_1_5_load_2 = load i8* %l2_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1837" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:442  %select_ln149_6 = select i1 %trunc_ln147_1, i8 %tmp_42, i8 %tmp_43

]]></Node>
<StgValue><ssdm name="select_ln149_6"/></StgValue>
</operation>

<operation id="1838" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:456  %select_ln167_53 = select i1 %trunc_ln147_1, i13 -13, i13 -15

]]></Node>
<StgValue><ssdm name="select_ln167_53"/></StgValue>
</operation>

<operation id="1839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:457  %zext_ln167_72 = zext i8 %select_ln149_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_72"/></StgValue>
</operation>

<operation id="1840" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:458  %mul_ln167_14 = mul i13 %zext_ln167_72, %select_ln167_53

]]></Node>
<StgValue><ssdm name="mul_ln167_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1841" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge91:0  %l1_read_row_offset_f = phi i1 [ %l1_read_row_offset_f_1, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_f"/></StgValue>
</operation>

<operation id="1842" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge91:1  %l1_read_row_offset_n = phi i8 [ %l1_read_row_offset_n_1, %mergeST11 ], [ undef, %.new ]

]]></Node>
<StgValue><ssdm name="l1_read_row_offset_n"/></StgValue>
</operation>

<operation id="1843" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge91:2  %l2_write_row_offset_s = phi i1 [ %l2_write_row_offset_3, %mergeST11 ], [ false, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_s"/></StgValue>
</operation>

<operation id="1844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge91:3  %l2_write_row_offset_1 = phi i8 [ %l2_write_row_offset_4, %mergeST11 ], [ %l2_write_row_offset_2, %.new ]

]]></Node>
<StgValue><ssdm name="l2_write_row_offset_1"/></StgValue>
</operation>

<operation id="1845" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:84  %l2_stripes_3_0_load = load i8* %l2_stripes_3_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load"/></StgValue>
</operation>

<operation id="1846" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:86  %l2_stripes_3_1_load = load i8* %l2_stripes_3_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load"/></StgValue>
</operation>

<operation id="1847" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:88  %l2_stripes_3_2_load = load i8* %l2_stripes_3_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load"/></StgValue>
</operation>

<operation id="1848" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:90  %l2_stripes_3_3_load = load i8* %l2_stripes_3_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load"/></StgValue>
</operation>

<operation id="1849" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:92  %l2_stripes_3_4_load = load i8* %l2_stripes_3_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load"/></StgValue>
</operation>

<operation id="1850" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:94  %l2_stripes_3_5_load = load i8* %l2_stripes_3_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load"/></StgValue>
</operation>

<operation id="1851" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:95  %tmp_32 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1852" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:108  %tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1853" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:109  %select_ln149_1 = select i1 %trunc_ln147_1, i8 %tmp_32, i8 %tmp_33

]]></Node>
<StgValue><ssdm name="select_ln149_1"/></StgValue>
</operation>

<operation id="1854" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:201  %select_ln167_22 = select i1 %trunc_ln147_1, i13 -11, i13 -15

]]></Node>
<StgValue><ssdm name="select_ln167_22"/></StgValue>
</operation>

<operation id="1855" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:202  %zext_ln167_28 = zext i8 %select_ln149_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_28"/></StgValue>
</operation>

<operation id="1856" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:203  %mul_ln167_6 = mul i13 %zext_ln167_28, %select_ln167_22

]]></Node>
<StgValue><ssdm name="mul_ln167_6"/></StgValue>
</operation>

<operation id="1857" st_id="22" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:220  %mul_ln167_7 = mul i13 -11, %zext_ln167_28

]]></Node>
<StgValue><ssdm name="mul_ln167_7"/></StgValue>
</operation>

<operation id="1858" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:221  %select_ln167_21 = select i1 %trunc_ln147_1, i13 %mul_ln167_7, i13 0

]]></Node>
<StgValue><ssdm name="select_ln167_21"/></StgValue>
</operation>

<operation id="1859" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:224  %l2_stripes_3_0_load_1 = load i8* %l2_stripes_3_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_1"/></StgValue>
</operation>

<operation id="1860" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:226  %l2_stripes_3_1_load_1 = load i8* %l2_stripes_3_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_1"/></StgValue>
</operation>

<operation id="1861" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:228  %l2_stripes_3_2_load_1 = load i8* %l2_stripes_3_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_1"/></StgValue>
</operation>

<operation id="1862" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:230  %l2_stripes_3_3_load_1 = load i8* %l2_stripes_3_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_1"/></StgValue>
</operation>

<operation id="1863" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:232  %l2_stripes_3_4_load_1 = load i8* %l2_stripes_3_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_1"/></StgValue>
</operation>

<operation id="1864" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:234  %l2_stripes_3_5_load_1 = load i8* %l2_stripes_3_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_1"/></StgValue>
</operation>

<operation id="1865" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:321  %zext_ln167_46 = zext i8 %select_ln149_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_46"/></StgValue>
</operation>

<operation id="1866" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:345  %select_ln167_35 = select i1 %trunc_ln147_1, i13 -13, i13 14

]]></Node>
<StgValue><ssdm name="select_ln167_35"/></StgValue>
</operation>

<operation id="1867" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:346  %mul_ln167_10 = mul i13 %zext_ln167_46, %select_ln167_35

]]></Node>
<StgValue><ssdm name="mul_ln167_10"/></StgValue>
</operation>

<operation id="1868" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:359  %l2_stripes_3_0_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_0, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_addr_3"/></StgValue>
</operation>

<operation id="1869" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:360  %l2_stripes_3_0_load_2 = load i8* %l2_stripes_3_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="1870" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:361  %l2_stripes_3_1_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_1, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_addr_3"/></StgValue>
</operation>

<operation id="1871" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:362  %l2_stripes_3_1_load_2 = load i8* %l2_stripes_3_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="1872" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:363  %l2_stripes_3_2_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_2, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_addr_3"/></StgValue>
</operation>

<operation id="1873" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:364  %l2_stripes_3_2_load_2 = load i8* %l2_stripes_3_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="1874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:365  %l2_stripes_3_3_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_3, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_addr_3"/></StgValue>
</operation>

<operation id="1875" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:366  %l2_stripes_3_3_load_2 = load i8* %l2_stripes_3_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="1876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:367  %l2_stripes_3_4_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_4, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_addr_3"/></StgValue>
</operation>

<operation id="1877" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:368  %l2_stripes_3_4_load_2 = load i8* %l2_stripes_3_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="1878" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62.preheader.0.0_ifconv:369  %l2_stripes_3_5_addr_3 = getelementptr [258 x i8]* @l2_stripes_3_5, i64 0, i64 %zext_ln167_35

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_addr_3"/></StgValue>
</operation>

<operation id="1879" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:370  %l2_stripes_3_5_load_2 = load i8* %l2_stripes_3_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="1880" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:373  %l2_stripes_1_0_load_2 = load i8* %l2_stripes_1_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_0_load_2"/></StgValue>
</operation>

<operation id="1881" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:375  %l2_stripes_1_1_load_2 = load i8* %l2_stripes_1_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_1_load_2"/></StgValue>
</operation>

<operation id="1882" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:377  %l2_stripes_1_2_load_2 = load i8* %l2_stripes_1_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_2_load_2"/></StgValue>
</operation>

<operation id="1883" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:379  %l2_stripes_1_3_load_2 = load i8* %l2_stripes_1_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_3_load_2"/></StgValue>
</operation>

<operation id="1884" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:381  %l2_stripes_1_4_load_2 = load i8* %l2_stripes_1_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_4_load_2"/></StgValue>
</operation>

<operation id="1885" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:383  %l2_stripes_1_5_load_2 = load i8* %l2_stripes_1_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_1_5_load_2"/></StgValue>
</operation>

<operation id="1886" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge95:4  %add_ln216 = add i8 %l2_write_row_offset_1, -1

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="1887" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge95:6  %or_ln212 = or i1 %icmp_ln212, %l1_read_row_offset_f

]]></Node>
<StgValue><ssdm name="or_ln212"/></StgValue>
</operation>

<operation id="1888" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge95:7  %select_ln212_1 = select i1 %icmp_ln212, i8 2, i8 %l1_read_row_offset_n

]]></Node>
<StgValue><ssdm name="select_ln212_1"/></StgValue>
</operation>

<operation id="1889" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge95:8  %or_ln212_1 = or i1 %icmp_ln212, %l2_write_row_offset_s

]]></Node>
<StgValue><ssdm name="or_ln212_1"/></StgValue>
</operation>

<operation id="1890" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge95:9  %select_ln212_2 = select i1 %icmp_ln212, i8 %add_ln216, i8 %l2_write_row_offset_1

]]></Node>
<StgValue><ssdm name="select_ln212_2"/></StgValue>
</operation>

<operation id="1891" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge95:12  br i1 %or_ln212_1, label %mergeST14, label %._crit_edge98.new15

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="1892" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST14:0  store i8 %select_ln212_2, i8* @l2_write_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="1893" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln212_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="0" op_0_bw="0">
<![CDATA[
mergeST14:1  br label %._crit_edge98.new15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1894" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
mergeST4:0  store i8 %select_ln212_1, i8* @l1_read_row_offset, align 1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="1895" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="0" op_0_bw="0">
<![CDATA[
mergeST4:1  br label %._crit_edge98.new5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1896" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:82  %select_ln167_7 = select i1 %trunc_ln147_1, i12 11, i12 10

]]></Node>
<StgValue><ssdm name="select_ln167_7"/></StgValue>
</operation>

<operation id="1897" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:111  %zext_ln167_10 = zext i8 %select_ln149_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_10"/></StgValue>
</operation>

<operation id="1898" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:112  %mul_ln167_3 = mul i12 %zext_ln167_10, %select_ln167_7

]]></Node>
<StgValue><ssdm name="mul_ln167_3"/></StgValue>
</operation>

<operation id="1899" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:348  %select_ln167_45 = select i1 %trunc_ln147_1, i13 13, i13 -7

]]></Node>
<StgValue><ssdm name="select_ln167_45"/></StgValue>
</operation>

<operation id="1900" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:349  %mul_ln167_11 = mul i13 %zext_ln167_46, %select_ln167_45

]]></Node>
<StgValue><ssdm name="mul_ln167_11"/></StgValue>
</operation>

<operation id="1901" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:360  %l2_stripes_3_0_load_2 = load i8* %l2_stripes_3_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_0_load_2"/></StgValue>
</operation>

<operation id="1902" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:362  %l2_stripes_3_1_load_2 = load i8* %l2_stripes_3_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_1_load_2"/></StgValue>
</operation>

<operation id="1903" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:364  %l2_stripes_3_2_load_2 = load i8* %l2_stripes_3_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_2_load_2"/></StgValue>
</operation>

<operation id="1904" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:366  %l2_stripes_3_3_load_2 = load i8* %l2_stripes_3_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_3_load_2"/></StgValue>
</operation>

<operation id="1905" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:368  %l2_stripes_3_4_load_2 = load i8* %l2_stripes_3_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_4_load_2"/></StgValue>
</operation>

<operation id="1906" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader62.preheader.0.0_ifconv:370  %l2_stripes_3_5_load_2 = load i8* %l2_stripes_3_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="l2_stripes_3_5_load_2"/></StgValue>
</operation>

<operation id="1907" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:487  %tmp_44 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1908" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:488  %tmp_45 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1909" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:489  %select_ln149_7 = select i1 %trunc_ln147_1, i8 %tmp_44, i8 %tmp_45

]]></Node>
<StgValue><ssdm name="select_ln149_7"/></StgValue>
</operation>

<operation id="1910" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:713  %tmp_54 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1911" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:714  %tmp_55 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1912" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:715  %select_ln149_12 = select i1 %trunc_ln147_1, i8 %tmp_54, i8 %tmp_55

]]></Node>
<StgValue><ssdm name="select_ln149_12"/></StgValue>
</operation>

<operation id="1913" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:716  %zext_ln167_135 = zext i8 %select_ln149_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_135"/></StgValue>
</operation>

<operation id="1914" st_id="23" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:717  %mul_ln167_30 = mul i13 -13, %zext_ln167_135

]]></Node>
<StgValue><ssdm name="mul_ln167_30"/></StgValue>
</operation>

<operation id="1915" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:718  %select_ln167_92 = select i1 %trunc_ln147_1, i13 %zext_ln167_135, i13 %mul_ln167_30

]]></Node>
<StgValue><ssdm name="select_ln167_92"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1916" st_id="24" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:43  %mul_ln167_1 = mul i13 -13, %zext_ln167_1

]]></Node>
<StgValue><ssdm name="mul_ln167_1"/></StgValue>
</operation>

<operation id="1917" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:490  %zext_ln167_79 = zext i8 %select_ln149_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_79"/></StgValue>
</operation>

<operation id="1918" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:491  %zext_ln167_80 = zext i8 %select_ln149_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_80"/></StgValue>
</operation>

<operation id="1919" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:509  %select_ln167_59 = select i1 %trunc_ln147_1, i13 3, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_59"/></StgValue>
</operation>

<operation id="1920" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:510  %mul_ln167_15 = mul i13 %zext_ln167_79, %select_ln167_59

]]></Node>
<StgValue><ssdm name="mul_ln167_15"/></StgValue>
</operation>

<operation id="1921" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:522  %select_ln167_72 = select i1 %trunc_ln147_1, i12 7, i12 13

]]></Node>
<StgValue><ssdm name="select_ln167_72"/></StgValue>
</operation>

<operation id="1922" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:523  %mul_ln167_17 = mul i12 %zext_ln167_80, %select_ln167_72

]]></Node>
<StgValue><ssdm name="mul_ln167_17"/></StgValue>
</operation>

<operation id="1923" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:576  %tmp_48 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1924" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:577  %tmp_49 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1925" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:578  %select_ln149_9 = select i1 %trunc_ln147_1, i8 %tmp_48, i8 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln149_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1926" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:110  %zext_ln167_9 = zext i8 %select_ln149_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_9"/></StgValue>
</operation>

<operation id="1927" st_id="25" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:134  %mul_ln167_4 = mul i13 -11, %zext_ln167_9

]]></Node>
<StgValue><ssdm name="mul_ln167_4"/></StgValue>
</operation>

<operation id="1928" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:606  %select_ln167_81 = select i1 %trunc_ln147_1, i13 13, i13 -14

]]></Node>
<StgValue><ssdm name="select_ln167_81"/></StgValue>
</operation>

<operation id="1929" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:607  %zext_ln167_112 = zext i8 %select_ln149_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_112"/></StgValue>
</operation>

<operation id="1930" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:608  %mul_ln167_20 = mul i13 %zext_ln167_112, %select_ln167_81

]]></Node>
<StgValue><ssdm name="mul_ln167_20"/></StgValue>
</operation>

<operation id="1931" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:610  %select_ln167_83 = select i1 %trunc_ln147_1, i13 -9, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_83"/></StgValue>
</operation>

<operation id="1932" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:611  %mul_ln167_21 = mul i13 %zext_ln167_112, %select_ln167_83

]]></Node>
<StgValue><ssdm name="mul_ln167_21"/></StgValue>
</operation>

<operation id="1933" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:620  %tmp_50 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1934" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:621  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1935" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:622  %select_ln149_10 = select i1 %trunc_ln147_1, i8 %tmp_50, i8 %tmp_51

]]></Node>
<StgValue><ssdm name="select_ln149_10"/></StgValue>
</operation>

<operation id="1936" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:664  %tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1937" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:665  %tmp_53 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1938" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:666  %select_ln149_11 = select i1 %trunc_ln147_1, i8 %tmp_52, i8 %tmp_53

]]></Node>
<StgValue><ssdm name="select_ln149_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1939" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:139  %mul_ln167_5 = mul i13 11, %zext_ln167_9

]]></Node>
<StgValue><ssdm name="mul_ln167_5"/></StgValue>
</operation>

<operation id="1940" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:623  %zext_ln167_113 = zext i8 %select_ln149_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_113"/></StgValue>
</operation>

<operation id="1941" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:660  %select_ln167_91 = select i1 %trunc_ln147_1, i12 10, i12 11

]]></Node>
<StgValue><ssdm name="select_ln167_91"/></StgValue>
</operation>

<operation id="1942" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:661  %mul_ln167_26 = mul i12 %zext_ln167_113, %select_ln167_91

]]></Node>
<StgValue><ssdm name="mul_ln167_26"/></StgValue>
</operation>

<operation id="1943" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:668  %zext_ln167_126 = zext i8 %select_ln149_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_126"/></StgValue>
</operation>

<operation id="1944" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:692  %select_ln167_100 = select i1 %trunc_ln147_1, i12 5, i12 13

]]></Node>
<StgValue><ssdm name="select_ln167_100"/></StgValue>
</operation>

<operation id="1945" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:693  %mul_ln167_28 = mul i12 %zext_ln167_126, %select_ln167_100

]]></Node>
<StgValue><ssdm name="mul_ln167_28"/></StgValue>
</operation>

<operation id="1946" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:719  %tmp_56 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load, i8 %l2_stripes_2_1_load, i8 %l2_stripes_2_2_load, i8 %l2_stripes_2_3_load, i8 %l2_stripes_2_4_load, i8 %l2_stripes_2_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1947" st_id="26" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:755  %tmp_58 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1948" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:322  %mul_ln167_9 = mul i13 -11, %zext_ln167_46

]]></Node>
<StgValue><ssdm name="mul_ln167_9"/></StgValue>
</operation>

<operation id="1949" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:662  %zext_ln167_124 = zext i12 %mul_ln167_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_124"/></StgValue>
</operation>

<operation id="1950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:667  %zext_ln167_125 = zext i8 %select_ln149_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_125"/></StgValue>
</operation>

<operation id="1951" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:702  %select_ln167_115 = select i1 %trunc_ln147_1, i13 -13, i13 -7

]]></Node>
<StgValue><ssdm name="select_ln167_115"/></StgValue>
</operation>

<operation id="1952" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:703  %mul_ln167_29 = mul i13 %zext_ln167_125, %select_ln167_115

]]></Node>
<StgValue><ssdm name="mul_ln167_29"/></StgValue>
</operation>

<operation id="1953" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:756  %select_ln149_14 = select i1 %trunc_ln147_1, i8 %tmp_56, i8 %tmp_58

]]></Node>
<StgValue><ssdm name="select_ln149_14"/></StgValue>
</operation>

<operation id="1954" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:757  %zext_ln167_139 = zext i8 %select_ln149_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_139"/></StgValue>
</operation>

<operation id="1955" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:785  %select_ln167_123 = select i1 %trunc_ln147_1, i13 -7, i13 11

]]></Node>
<StgValue><ssdm name="select_ln167_123"/></StgValue>
</operation>

<operation id="1956" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:786  %mul_ln167_31 = mul i13 %zext_ln167_139, %select_ln167_123

]]></Node>
<StgValue><ssdm name="mul_ln167_31"/></StgValue>
</operation>

<operation id="1957" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:887  %tmp_68 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1958" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:888  %tmp_69 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1959" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:889  %select_ln149_21 = select i1 %trunc_ln147_1, i8 %tmp_68, i8 %tmp_69

]]></Node>
<StgValue><ssdm name="select_ln149_21"/></StgValue>
</operation>

<operation id="1960" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1054  %tmp_79 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1961" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1055  %tmp_80 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1962" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1056  %select_ln149_28 = select i1 %trunc_ln147_1, i8 %tmp_79, i8 %tmp_80

]]></Node>
<StgValue><ssdm name="select_ln149_28"/></StgValue>
</operation>

<operation id="1963" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1295  %add_ln167_155 = add i13 %mul_ln167_2, %zext_ln167_124

]]></Node>
<StgValue><ssdm name="add_ln167_155"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1964" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:371  %tmp_40 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1965" st_id="28" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:384  %tmp_41 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1966" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:385  %select_ln149_5 = select i1 %trunc_ln147_1, i8 %tmp_40, i8 %tmp_41

]]></Node>
<StgValue><ssdm name="select_ln149_5"/></StgValue>
</operation>

<operation id="1967" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:400  %zext_ln167_61 = zext i8 %select_ln149_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_61"/></StgValue>
</operation>

<operation id="1968" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:411  %mul_ln167_12 = mul i13 11, %zext_ln167_61

]]></Node>
<StgValue><ssdm name="mul_ln167_12"/></StgValue>
</operation>

<operation id="1969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:910  %zext_ln167_180 = zext i8 %select_ln149_21 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_180"/></StgValue>
</operation>

<operation id="1970" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:917  %select_ln167_134 = select i1 %trunc_ln147_1, i13 -10, i13 13

]]></Node>
<StgValue><ssdm name="select_ln167_134"/></StgValue>
</operation>

<operation id="1971" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:918  %mul_ln167_33 = mul i13 %zext_ln167_180, %select_ln167_134

]]></Node>
<StgValue><ssdm name="mul_ln167_33"/></StgValue>
</operation>

<operation id="1972" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1053  %select_ln167_138 = select i1 %trunc_ln147_1, i13 10, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_138"/></StgValue>
</operation>

<operation id="1973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1057  %zext_ln167_220 = zext i8 %select_ln149_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_220"/></StgValue>
</operation>

<operation id="1974" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1058  %mul_ln167_36 = mul i13 %zext_ln167_220, %select_ln167_138

]]></Node>
<StgValue><ssdm name="mul_ln167_36"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1975" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:430  %select_ln167_47 = select i1 %trunc_ln147_1, i13 -12, i13 13

]]></Node>
<StgValue><ssdm name="select_ln167_47"/></StgValue>
</operation>

<operation id="1976" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:431  %mul_ln167_13 = mul i13 %zext_ln167_61, %select_ln167_47

]]></Node>
<StgValue><ssdm name="mul_ln167_13"/></StgValue>
</operation>

<operation id="1977" st_id="29" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:518  %mul_ln167_16 = mul i13 -11, %zext_ln167_79

]]></Node>
<StgValue><ssdm name="mul_ln167_16"/></StgValue>
</operation>

<operation id="1978" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:617  %select_ln167_84 = select i1 %trunc_ln147_1, i13 -9, i13 -13

]]></Node>
<StgValue><ssdm name="select_ln167_84"/></StgValue>
</operation>

<operation id="1979" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:618  %mul_ln167_22 = mul i13 %zext_ln167_112, %select_ln167_84

]]></Node>
<StgValue><ssdm name="mul_ln167_22"/></StgValue>
</operation>

<operation id="1980" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:704  %sext_ln167_97 = sext i13 %mul_ln167_29 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_97"/></StgValue>
</operation>

<operation id="1981" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:919  %sext_ln167_135 = sext i13 %mul_ln167_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_135"/></StgValue>
</operation>

<operation id="1982" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:921  %tmp_71 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1983" st_id="29" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:947  %tmp_72 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1984" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1275  %add_ln167_142 = add i14 %sext_ln167_97, %sext_ln167_135

]]></Node>
<StgValue><ssdm name="add_ln167_142"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1985" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:235  %tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1986" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:248  %tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln157)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1987" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:249  %select_ln149_3 = select i1 %trunc_ln147_1, i8 %tmp_36, i8 %tmp_37

]]></Node>
<StgValue><ssdm name="select_ln149_3"/></StgValue>
</operation>

<operation id="1988" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:432  %sext_ln167_49 = sext i13 %mul_ln167_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_49"/></StgValue>
</operation>

<operation id="1989" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:532  %tmp_46 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1990" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:533  %tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln157_1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1991" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:534  %select_ln149_8 = select i1 %trunc_ln147_1, i8 %tmp_46, i8 %tmp_47

]]></Node>
<StgValue><ssdm name="select_ln149_8"/></StgValue>
</operation>

<operation id="1992" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:535  %zext_ln167_93 = zext i8 %select_ln149_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_93"/></StgValue>
</operation>

<operation id="1993" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:556  %mul_ln167_18 = mul i12 11, %zext_ln167_93

]]></Node>
<StgValue><ssdm name="mul_ln167_18"/></StgValue>
</operation>

<operation id="1994" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:619  %sext_ln167_84 = sext i13 %mul_ln167_22 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_84"/></StgValue>
</operation>

<operation id="1995" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:651  %select_ln167_89 = select i1 %trunc_ln147_1, i13 -13, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_89"/></StgValue>
</operation>

<operation id="1996" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:652  %zext_ln167_121 = zext i8 %select_ln149_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_121"/></StgValue>
</operation>

<operation id="1997" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:653  %mul_ln167_24 = mul i13 %zext_ln167_121, %select_ln167_89

]]></Node>
<StgValue><ssdm name="mul_ln167_24"/></StgValue>
</operation>

<operation id="1998" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:663  %select_ln167_97 = select i1 %trunc_ln147_1, i13 7, i13 -11

]]></Node>
<StgValue><ssdm name="select_ln167_97"/></StgValue>
</operation>

<operation id="1999" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:759  %shl_ln167_37 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_14, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_37"/></StgValue>
</operation>

<operation id="2000" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:760  %zext_ln167_141 = zext i10 %shl_ln167_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_141"/></StgValue>
</operation>

<operation id="2001" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:761  %sub_ln167_82 = sub i11 0, %zext_ln167_141

]]></Node>
<StgValue><ssdm name="sub_ln167_82"/></StgValue>
</operation>

<operation id="2002" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:798  %tmp_59 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2003" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:799  %tmp_60 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2004" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:810  %tmp_62 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2005" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:811  %tmp_63 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2006" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:812  %select_ln149_17 = select i1 %trunc_ln147_1, i8 %tmp_62, i8 %tmp_63

]]></Node>
<StgValue><ssdm name="select_ln149_17"/></StgValue>
</operation>

<operation id="2007" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:822  %tmp_64 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load, i8 %l2_stripes_1_1_load, i8 %l2_stripes_1_2_load, i8 %l2_stripes_1_3_load, i8 %l2_stripes_1_4_load, i8 %l2_stripes_1_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2008" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:823  %select_ln149_18 = select i1 %trunc_ln147_1, i8 %tmp_62, i8 %tmp_64

]]></Node>
<StgValue><ssdm name="select_ln149_18"/></StgValue>
</operation>

<operation id="2009" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:948  %select_ln149_23 = select i1 %trunc_ln147_1, i8 %tmp_72, i8 %tmp_71

]]></Node>
<StgValue><ssdm name="select_ln149_23"/></StgValue>
</operation>

<operation id="2010" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:949  %zext_ln167_190 = zext i8 %select_ln149_23 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_190"/></StgValue>
</operation>

<operation id="2011" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:950  %mul_ln167_34 = mul i13 %zext_ln167_190, %select_ln167_53

]]></Node>
<StgValue><ssdm name="mul_ln167_34"/></StgValue>
</operation>

<operation id="2012" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:952  %tmp_73 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_1, i8 %l2_stripes_1_1_load_1, i8 %l2_stripes_1_2_load_1, i8 %l2_stripes_1_3_load_1, i8 %l2_stripes_1_4_load_1, i8 %l2_stripes_1_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2013" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:953  %select_ln149_24 = select i1 %trunc_ln147_1, i8 %tmp_72, i8 %tmp_73

]]></Node>
<StgValue><ssdm name="select_ln149_24"/></StgValue>
</operation>

<operation id="2014" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:987  %tmp_74 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2015" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:988  %tmp_75 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2016" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:989  %select_ln149_25 = select i1 %trunc_ln147_1, i8 %tmp_74, i8 %tmp_75

]]></Node>
<StgValue><ssdm name="select_ln149_25"/></StgValue>
</operation>

<operation id="2017" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1019  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_2, i8 %l2_stripes_2_1_load_2, i8 %l2_stripes_2_2_load_2, i8 %l2_stripes_2_3_load_2, i8 %l2_stripes_2_4_load_2, i8 %l2_stripes_2_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2018" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1030  %tmp_78 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2019" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1230  %tmp_81 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_2, i8 %l2_stripes_3_1_load_2, i8 %l2_stripes_3_2_load_2, i8 %l2_stripes_3_3_load_2, i8 %l2_stripes_3_4_load_2, i8 %l2_stripes_3_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2020" st_id="30" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2979" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1231  %tmp_82 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2021" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1280  %add_ln167_146 = add i14 %sext_ln167_49, %sext_ln167_84

]]></Node>
<StgValue><ssdm name="add_ln167_146"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2022" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:44  %select_ln167 = select i1 %trunc_ln147_1, i13 0, i13 %mul_ln167_1

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="2023" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:45  %sext_ln167 = sext i13 %select_ln167 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167"/></StgValue>
</operation>

<operation id="2024" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:48  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="2025" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:49  %zext_ln167_2 = zext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="2026" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:50  %sub_ln167 = sub i10 0, %zext_ln167_2

]]></Node>
<StgValue><ssdm name="sub_ln167"/></StgValue>
</operation>

<operation id="2027" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:51  %sext_ln167_1 = sext i10 %sub_ln167 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_1"/></StgValue>
</operation>

<operation id="2028" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:52  %select_ln167_1 = select i1 %trunc_ln147_1, i13 %sext_ln167_1, i13 %mul_ln167

]]></Node>
<StgValue><ssdm name="select_ln167_1"/></StgValue>
</operation>

<operation id="2029" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:54  %zext_ln167_3 = zext i8 %select_ln149 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_3"/></StgValue>
</operation>

<operation id="2030" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:55  %shl_ln167_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_1"/></StgValue>
</operation>

<operation id="2031" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:56  %zext_ln167_4 = zext i10 %shl_ln167_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_4"/></StgValue>
</operation>

<operation id="2032" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:57  %sub_ln167_1 = sub i11 0, %zext_ln167_4

]]></Node>
<StgValue><ssdm name="sub_ln167_1"/></StgValue>
</operation>

<operation id="2033" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:58  %select_ln167_2 = select i1 %trunc_ln147_1, i11 %zext_ln167_4, i11 %sub_ln167_1

]]></Node>
<StgValue><ssdm name="select_ln167_2"/></StgValue>
</operation>

<operation id="2034" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:59  %sext_ln167_2 = sext i11 %select_ln167_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_2"/></StgValue>
</operation>

<operation id="2035" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:60  %sub_ln167_2 = sub i12 %sext_ln167_2, %zext_ln167_3

]]></Node>
<StgValue><ssdm name="sub_ln167_2"/></StgValue>
</operation>

<operation id="2036" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:62  %select_ln167_3 = select i1 %trunc_ln147_1, i10 %sub_ln167, i10 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="select_ln167_3"/></StgValue>
</operation>

<operation id="2037" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:63  %sext_ln167_3 = sext i10 %select_ln167_3 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_3"/></StgValue>
</operation>

<operation id="2038" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:64  %l2_kernel_sums_3_loa = load i16* @l2_kernel_sums_3, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_3_loa"/></StgValue>
</operation>

<operation id="2039" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="14" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:65  %zext_ln167_5 = zext i8 %select_ln149 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_5"/></StgValue>
</operation>

<operation id="2040" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:66  %l2_kernel_sums_4_loa = load i16* @l2_kernel_sums_4, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_4_loa"/></StgValue>
</operation>

<operation id="2041" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:67  %shl_ln167_3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_3"/></StgValue>
</operation>

<operation id="2042" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:68  %zext_ln167_6 = zext i12 %shl_ln167_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_6"/></StgValue>
</operation>

<operation id="2043" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:69  %zext_ln167_7 = zext i9 %shl_ln1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_7"/></StgValue>
</operation>

<operation id="2044" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:70  %sub_ln167_3 = sub i13 %zext_ln167_6, %zext_ln167_7

]]></Node>
<StgValue><ssdm name="sub_ln167_3"/></StgValue>
</operation>

<operation id="2045" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:71  %sext_ln167_4 = sext i11 %sub_ln167_1 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_4"/></StgValue>
</operation>

<operation id="2046" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:72  %select_ln167_4 = select i1 %trunc_ln147_1, i13 %sext_ln167_4, i13 %sub_ln167_3

]]></Node>
<StgValue><ssdm name="select_ln167_4"/></StgValue>
</operation>

<operation id="2047" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:73  %sext_ln167_5 = sext i13 %select_ln167_4 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_5"/></StgValue>
</operation>

<operation id="2048" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:74  %l2_kernel_sums_5_loa = load i16* @l2_kernel_sums_5, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_5_loa"/></StgValue>
</operation>

<operation id="2049" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:75  %select_ln167_5 = select i1 %trunc_ln147_1, i10 %zext_ln167_2, i10 %shl_ln167_1

]]></Node>
<StgValue><ssdm name="select_ln167_5"/></StgValue>
</operation>

<operation id="2050" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:76  %zext_ln167_8 = zext i10 %select_ln167_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln167_8"/></StgValue>
</operation>

<operation id="2051" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:77  %l2_kernel_sums_6_loa = load i16* @l2_kernel_sums_6, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_6_loa"/></StgValue>
</operation>

<operation id="2052" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:78  %sub_ln167_4 = sub i16 %l2_kernel_sums_6_loa, %zext_ln167_8

]]></Node>
<StgValue><ssdm name="sub_ln167_4"/></StgValue>
</operation>

<operation id="2053" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:81  %l2_kernel_sums_7_loa = load i16* @l2_kernel_sums_7, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_7_loa"/></StgValue>
</operation>

<operation id="2054" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:113  %zext_ln167_11 = zext i12 %mul_ln167_3 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_11"/></StgValue>
</operation>

<operation id="2055" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:114  %zext_ln167_12 = zext i8 %select_ln149_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_12"/></StgValue>
</operation>

<operation id="2056" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:115  %shl_ln167_7 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_7"/></StgValue>
</operation>

<operation id="2057" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:116  %zext_ln167_13 = zext i11 %shl_ln167_7 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_13"/></StgValue>
</operation>

<operation id="2058" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:117  %sub_ln167_5 = sub i12 0, %zext_ln167_13

]]></Node>
<StgValue><ssdm name="sub_ln167_5"/></StgValue>
</operation>

<operation id="2059" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:118  %sext_ln167_6 = sext i12 %sub_ln167_5 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_6"/></StgValue>
</operation>

<operation id="2060" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:119  %shl_ln167_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_8"/></StgValue>
</operation>

<operation id="2061" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:120  %zext_ln167_14 = zext i9 %shl_ln167_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_14"/></StgValue>
</operation>

<operation id="2062" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:121  %sub_ln167_6 = sub i13 %sext_ln167_6, %zext_ln167_14

]]></Node>
<StgValue><ssdm name="sub_ln167_6"/></StgValue>
</operation>

<operation id="2063" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:122  %sub_ln167_7 = sub i12 %zext_ln167_10, %zext_ln167_13

]]></Node>
<StgValue><ssdm name="sub_ln167_7"/></StgValue>
</operation>

<operation id="2064" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:123  %sext_ln167_7 = sext i12 %sub_ln167_7 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_7"/></StgValue>
</operation>

<operation id="2065" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:124  %select_ln167_8 = select i1 %trunc_ln147_1, i13 %sext_ln167_7, i13 %sub_ln167_6

]]></Node>
<StgValue><ssdm name="select_ln167_8"/></StgValue>
</operation>

<operation id="2066" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:125  %sf2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_1, i4 0)

]]></Node>
<StgValue><ssdm name="sf2"/></StgValue>
</operation>

<operation id="2067" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:126  %select_ln167_9 = select i1 %trunc_ln147_1, i12 %zext_ln167_13, i12 %sf2

]]></Node>
<StgValue><ssdm name="select_ln167_9"/></StgValue>
</operation>

<operation id="2068" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:127  %zext_ln167_15 = zext i12 %select_ln167_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_15"/></StgValue>
</operation>

<operation id="2069" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:128  %sub_ln167_8 = sub i13 %zext_ln167_15, %zext_ln167_14

]]></Node>
<StgValue><ssdm name="sub_ln167_8"/></StgValue>
</operation>

<operation id="2070" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:129  %sext_ln167_8 = sext i13 %sub_ln167_8 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_8"/></StgValue>
</operation>

<operation id="2071" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:130  %sub_ln167_9 = sub i9 0, %zext_ln167_12

]]></Node>
<StgValue><ssdm name="sub_ln167_9"/></StgValue>
</operation>

<operation id="2072" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:131  %sext_ln167_9 = sext i9 %sub_ln167_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_9"/></StgValue>
</operation>

<operation id="2073" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:132  %select_ln167_10 = select i1 %trunc_ln147_1, i12 %zext_ln167_13, i12 %sext_ln167_9

]]></Node>
<StgValue><ssdm name="select_ln167_10"/></StgValue>
</operation>

<operation id="2074" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:133  %sext_ln167_10 = sext i12 %select_ln167_10 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_10"/></StgValue>
</operation>

<operation id="2075" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:135  %shl_ln167_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_s"/></StgValue>
</operation>

<operation id="2076" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:136  %zext_ln167_16 = zext i10 %shl_ln167_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_16"/></StgValue>
</operation>

<operation id="2077" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:137  %select_ln167_11 = select i1 %trunc_ln147_1, i13 %zext_ln167_16, i13 %mul_ln167_4

]]></Node>
<StgValue><ssdm name="select_ln167_11"/></StgValue>
</operation>

<operation id="2078" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:138  %sext_ln167_11 = sext i13 %select_ln167_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_11"/></StgValue>
</operation>

<operation id="2079" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:140  %select_ln167_12 = select i1 %trunc_ln147_1, i13 %mul_ln167_5, i13 %sext_ln167_6

]]></Node>
<StgValue><ssdm name="select_ln167_12"/></StgValue>
</operation>

<operation id="2080" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:141  %sext_ln167_12 = sext i13 %select_ln167_12 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_12"/></StgValue>
</operation>

<operation id="2081" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:142  %select_ln167_13 = select i1 %trunc_ln147_1, i13 %mul_ln167_4, i13 %zext_ln167_14

]]></Node>
<StgValue><ssdm name="select_ln167_13"/></StgValue>
</operation>

<operation id="2082" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:143  %sext_ln167_13 = sext i13 %select_ln167_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_13"/></StgValue>
</operation>

<operation id="2083" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:144  %zext_ln167_17 = zext i12 %sf2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_17"/></StgValue>
</operation>

<operation id="2084" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:145  %select_ln167_14 = select i1 %trunc_ln147_1, i9 %shl_ln167_8, i9 0

]]></Node>
<StgValue><ssdm name="select_ln167_14"/></StgValue>
</operation>

<operation id="2085" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:146  %zext_ln167_19 = zext i9 %select_ln167_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_19"/></StgValue>
</operation>

<operation id="2086" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:147  %sub_ln167_10 = sub i13 %zext_ln167_19, %zext_ln167_17

]]></Node>
<StgValue><ssdm name="sub_ln167_10"/></StgValue>
</operation>

<operation id="2087" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:178  %zext_ln167_20 = zext i8 %select_ln149_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_20"/></StgValue>
</operation>

<operation id="2088" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:179  %zext_ln167_21 = zext i8 %select_ln149_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_21"/></StgValue>
</operation>

<operation id="2089" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:180  %shl_ln167_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_2, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_4"/></StgValue>
</operation>

<operation id="2090" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:181  %zext_ln167_22 = zext i9 %shl_ln167_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_22"/></StgValue>
</operation>

<operation id="2091" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:182  %tmp_97 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2092" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:183  %zext_ln167_23 = zext i11 %tmp_97 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_23"/></StgValue>
</operation>

<operation id="2093" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:184  %sf3 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_2, i4 0)

]]></Node>
<StgValue><ssdm name="sf3"/></StgValue>
</operation>

<operation id="2094" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:185  %select_ln167_17 = select i1 %trunc_ln147_1, i12 %zext_ln167_23, i12 %sf3

]]></Node>
<StgValue><ssdm name="select_ln167_17"/></StgValue>
</operation>

<operation id="2095" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:186  %zext_ln167_24 = zext i12 %select_ln167_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_24"/></StgValue>
</operation>

<operation id="2096" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:187  %sub_ln167_11 = sub i13 %zext_ln167_22, %zext_ln167_24

]]></Node>
<StgValue><ssdm name="sub_ln167_11"/></StgValue>
</operation>

<operation id="2097" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:188  %sext_ln167_15 = sext i13 %sub_ln167_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_15"/></StgValue>
</operation>

<operation id="2098" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:189  %zext_ln167_25 = zext i8 %select_ln149_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_25"/></StgValue>
</operation>

<operation id="2099" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:190  %tmp_98 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2100" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:191  %zext_ln167_26 = zext i10 %tmp_98 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_26"/></StgValue>
</operation>

<operation id="2101" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:192  %sub_ln167_12 = sub i11 %zext_ln167_25, %zext_ln167_26

]]></Node>
<StgValue><ssdm name="sub_ln167_12"/></StgValue>
</operation>

<operation id="2102" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:193  %select_ln167_15 = select i1 %trunc_ln147_1, i11 0, i11 %sub_ln167_12

]]></Node>
<StgValue><ssdm name="select_ln167_15"/></StgValue>
</operation>

<operation id="2103" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:194  %sext_ln167_16 = sext i11 %select_ln167_15 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_16"/></StgValue>
</operation>

<operation id="2104" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:195  %add_ln167_1 = add i12 %zext_ln167_20, %zext_ln167_23

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="2105" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:196  %zext_ln167_27 = zext i12 %add_ln167_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_27"/></StgValue>
</operation>

<operation id="2106" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:197  %sub_ln167_13 = sub i12 %zext_ln167_23, %zext_ln167_20

]]></Node>
<StgValue><ssdm name="sub_ln167_13"/></StgValue>
</operation>

<operation id="2107" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:198  %sext_ln167_17 = sext i12 %sub_ln167_13 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_17"/></StgValue>
</operation>

<operation id="2108" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:199  %select_ln167_16 = select i1 %trunc_ln147_1, i13 %sext_ln167_17, i13 %zext_ln167_27

]]></Node>
<StgValue><ssdm name="select_ln167_16"/></StgValue>
</operation>

<operation id="2109" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:204  %sext_ln167_19 = sext i13 %mul_ln167_6 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_19"/></StgValue>
</operation>

<operation id="2110" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:205  %zext_ln167_29 = zext i12 %sf3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_29"/></StgValue>
</operation>

<operation id="2111" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:206  %sub_ln167_14 = sub i13 %zext_ln167_29, %zext_ln167_22

]]></Node>
<StgValue><ssdm name="sub_ln167_14"/></StgValue>
</operation>

<operation id="2112" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:207  %zext_ln167_30 = zext i10 %tmp_98 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_30"/></StgValue>
</operation>

<operation id="2113" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:208  %select_ln167_18 = select i1 %trunc_ln147_1, i13 %zext_ln167_30, i13 %sub_ln167_14

]]></Node>
<StgValue><ssdm name="select_ln167_18"/></StgValue>
</operation>

<operation id="2114" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:209  %sext_ln167_20 = sext i13 %select_ln167_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_20"/></StgValue>
</operation>

<operation id="2115" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:210  %sub_ln167_15 = sub i13 %zext_ln167_28, %zext_ln167_29

]]></Node>
<StgValue><ssdm name="sub_ln167_15"/></StgValue>
</operation>

<operation id="2116" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:211  %zext_ln167_31 = zext i9 %shl_ln167_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_31"/></StgValue>
</operation>

<operation id="2117" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:212  %sub_ln167_16 = sub i12 %zext_ln167_31, %zext_ln167_23

]]></Node>
<StgValue><ssdm name="sub_ln167_16"/></StgValue>
</operation>

<operation id="2118" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:213  %sext_ln167_21 = sext i12 %sub_ln167_16 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_21"/></StgValue>
</operation>

<operation id="2119" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:214  %select_ln167_19 = select i1 %trunc_ln147_1, i13 %sext_ln167_21, i13 %sub_ln167_15

]]></Node>
<StgValue><ssdm name="select_ln167_19"/></StgValue>
</operation>

<operation id="2120" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:215  %sext_ln167_22 = sext i13 %select_ln167_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_22"/></StgValue>
</operation>

<operation id="2121" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:216  %sub_ln167_17 = sub i9 0, %zext_ln167_21

]]></Node>
<StgValue><ssdm name="sub_ln167_17"/></StgValue>
</operation>

<operation id="2122" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:217  %sext_ln167_23 = sext i9 %sub_ln167_17 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_23"/></StgValue>
</operation>

<operation id="2123" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:218  %select_ln167_20 = select i1 %trunc_ln147_1, i12 %sub_ln167_16, i12 %sext_ln167_23

]]></Node>
<StgValue><ssdm name="select_ln167_20"/></StgValue>
</operation>

<operation id="2124" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:219  %sext_ln167_24 = sext i12 %select_ln167_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_24"/></StgValue>
</operation>

<operation id="2125" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:222  %select_ln167_33 = select i1 %trunc_ln147_1, i12 10, i12 13

]]></Node>
<StgValue><ssdm name="select_ln167_33"/></StgValue>
</operation>

<operation id="2126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:250  %zext_ln167_32 = zext i8 %select_ln149_3 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_32"/></StgValue>
</operation>

<operation id="2127" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:252  %zext_ln167_33 = zext i8 %select_ln149_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_33"/></StgValue>
</operation>

<operation id="2128" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="10" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:253  %zext_ln167_34 = zext i8 %select_ln149_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_34"/></StgValue>
</operation>

<operation id="2129" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:254  %shl_ln167_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_3, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_2"/></StgValue>
</operation>

<operation id="2130" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:255  %zext_ln167_36 = zext i10 %shl_ln167_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_36"/></StgValue>
</operation>

<operation id="2131" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:256  %sub_ln167_18 = sub i11 0, %zext_ln167_36

]]></Node>
<StgValue><ssdm name="sub_ln167_18"/></StgValue>
</operation>

<operation id="2132" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:257  %sext_ln167_25 = sext i11 %sub_ln167_18 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_25"/></StgValue>
</operation>

<operation id="2133" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:258  %sub_ln167_19 = sub i12 %sext_ln167_25, %zext_ln167_32

]]></Node>
<StgValue><ssdm name="sub_ln167_19"/></StgValue>
</operation>

<operation id="2134" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:259  %shl_ln167_5 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_5"/></StgValue>
</operation>

<operation id="2135" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:260  %zext_ln167_37 = zext i11 %shl_ln167_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_37"/></StgValue>
</operation>

<operation id="2136" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:261  %shl_ln167_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_6"/></StgValue>
</operation>

<operation id="2137" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:262  %zext_ln167_38 = zext i9 %shl_ln167_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_38"/></StgValue>
</operation>

<operation id="2138" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:263  %sub_ln167_20 = sub i12 %zext_ln167_37, %zext_ln167_38

]]></Node>
<StgValue><ssdm name="sub_ln167_20"/></StgValue>
</operation>

<operation id="2139" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:264  %select_ln167_23 = select i1 %trunc_ln147_1, i12 %sub_ln167_20, i12 %sub_ln167_19

]]></Node>
<StgValue><ssdm name="select_ln167_23"/></StgValue>
</operation>

<operation id="2140" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:265  %shl_ln167_9 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_3, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_9"/></StgValue>
</operation>

<operation id="2141" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:266  %zext_ln167_39 = zext i12 %shl_ln167_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_39"/></StgValue>
</operation>

<operation id="2142" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:267  %sub_ln167_21 = sub i13 0, %zext_ln167_39

]]></Node>
<StgValue><ssdm name="sub_ln167_21"/></StgValue>
</operation>

<operation id="2143" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:268  %sext_ln167_26 = sext i12 %sub_ln167_20 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_26"/></StgValue>
</operation>

<operation id="2144" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:269  %select_ln167_24 = select i1 %trunc_ln147_1, i13 %sext_ln167_26, i13 %sub_ln167_21

]]></Node>
<StgValue><ssdm name="select_ln167_24"/></StgValue>
</operation>

<operation id="2145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:270  %sext_ln167_27 = sext i13 %select_ln167_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_27"/></StgValue>
</operation>

<operation id="2146" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:271  %zext_ln167_40 = zext i9 %shl_ln167_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_40"/></StgValue>
</operation>

<operation id="2147" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:272  %sub_ln167_22 = sub i10 0, %zext_ln167_40

]]></Node>
<StgValue><ssdm name="sub_ln167_22"/></StgValue>
</operation>

<operation id="2148" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:273  %select_ln167_25 = select i1 %trunc_ln147_1, i10 %sub_ln167_22, i10 %zext_ln167_34

]]></Node>
<StgValue><ssdm name="select_ln167_25"/></StgValue>
</operation>

<operation id="2149" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:274  %sext_ln167_28 = sext i10 %select_ln167_25 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_28"/></StgValue>
</operation>

<operation id="2150" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:275  %zext_ln167_41 = zext i10 %shl_ln167_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_41"/></StgValue>
</operation>

<operation id="2151" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:276  %sub_ln167_23 = sub i13 %zext_ln167_41, %zext_ln167_39

]]></Node>
<StgValue><ssdm name="sub_ln167_23"/></StgValue>
</operation>

<operation id="2152" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:277  %select_ln167_26 = select i1 %trunc_ln147_1, i13 %sub_ln167_23, i13 %sext_ln167_26

]]></Node>
<StgValue><ssdm name="select_ln167_26"/></StgValue>
</operation>

<operation id="2153" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:278  %sext_ln167_29 = sext i13 %select_ln167_26 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_29"/></StgValue>
</operation>

<operation id="2154" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:279  %zext_ln167_42 = zext i8 %select_ln149_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_42"/></StgValue>
</operation>

<operation id="2155" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:280  %sub_ln167_24 = sub i13 %zext_ln167_42, %zext_ln167_39

]]></Node>
<StgValue><ssdm name="sub_ln167_24"/></StgValue>
</operation>

<operation id="2156" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:281  %add_ln167_2 = add i12 %zext_ln167_38, %zext_ln167_37

]]></Node>
<StgValue><ssdm name="add_ln167_2"/></StgValue>
</operation>

<operation id="2157" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:282  %zext_ln167_43 = zext i12 %add_ln167_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_43"/></StgValue>
</operation>

<operation id="2158" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:283  %select_ln167_27 = select i1 %trunc_ln147_1, i13 %zext_ln167_43, i13 %sub_ln167_24

]]></Node>
<StgValue><ssdm name="select_ln167_27"/></StgValue>
</operation>

<operation id="2159" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:284  %sext_ln167_30 = sext i13 %select_ln167_27 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_30"/></StgValue>
</operation>

<operation id="2160" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="11" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:285  %zext_ln167_44 = zext i9 %shl_ln167_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_44"/></StgValue>
</operation>

<operation id="2161" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:286  %sub_ln167_25 = sub i11 %zext_ln167_33, %zext_ln167_36

]]></Node>
<StgValue><ssdm name="sub_ln167_25"/></StgValue>
</operation>

<operation id="2162" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:287  %select_ln167_28 = select i1 %trunc_ln147_1, i11 %sub_ln167_25, i11 %zext_ln167_44

]]></Node>
<StgValue><ssdm name="select_ln167_28"/></StgValue>
</operation>

<operation id="2163" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:288  %sext_ln167_31 = sext i11 %select_ln167_28 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_31"/></StgValue>
</operation>

<operation id="2164" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:323  %shl_ln167_10 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_4, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_10"/></StgValue>
</operation>

<operation id="2165" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:324  %zext_ln167_47 = zext i11 %shl_ln167_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_47"/></StgValue>
</operation>

<operation id="2166" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:325  %select_ln167_30 = select i1 %trunc_ln147_1, i13 %zext_ln167_47, i13 %mul_ln167_9

]]></Node>
<StgValue><ssdm name="select_ln167_30"/></StgValue>
</operation>

<operation id="2167" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:326  %sext_ln167_32 = sext i13 %select_ln167_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_32"/></StgValue>
</operation>

<operation id="2168" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:327  %shl_ln167_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_11"/></StgValue>
</operation>

<operation id="2169" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:328  %zext_ln167_48 = zext i9 %shl_ln167_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_48"/></StgValue>
</operation>

<operation id="2170" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:329  %zext_ln167_49 = zext i11 %shl_ln167_10 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_49"/></StgValue>
</operation>

<operation id="2171" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:330  %sub_ln167_26 = sub i12 %zext_ln167_49, %zext_ln167_48

]]></Node>
<StgValue><ssdm name="sub_ln167_26"/></StgValue>
</operation>

<operation id="2172" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:331  %select_ln167_31 = select i1 %trunc_ln147_1, i12 %sub_ln167_26, i12 %zext_ln167_48

]]></Node>
<StgValue><ssdm name="select_ln167_31"/></StgValue>
</operation>

<operation id="2173" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:332  %sext_ln167_33 = sext i12 %select_ln167_31 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_33"/></StgValue>
</operation>

<operation id="2174" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:333  %zext_ln167_50 = zext i8 %select_ln149_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_50"/></StgValue>
</operation>

<operation id="2175" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:334  %add_ln167_5 = add i12 %zext_ln167_50, %zext_ln167_49

]]></Node>
<StgValue><ssdm name="add_ln167_5"/></StgValue>
</operation>

<operation id="2176" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:335  %zext_ln167_51 = zext i12 %add_ln167_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_51"/></StgValue>
</operation>

<operation id="2177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:336  %sext_ln167_34 = sext i12 %sub_ln167_26 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_34"/></StgValue>
</operation>

<operation id="2178" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:337  %select_ln167_32 = select i1 %trunc_ln147_1, i13 %sext_ln167_34, i13 %zext_ln167_51

]]></Node>
<StgValue><ssdm name="select_ln167_32"/></StgValue>
</operation>

<operation id="2179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:338  %sext_ln167_35 = sext i13 %select_ln167_32 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_35"/></StgValue>
</operation>

<operation id="2180" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:339  %tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2181" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="12" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:340  %zext_ln167_52 = zext i10 %tmp_99 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_52"/></StgValue>
</operation>

<operation id="2182" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:341  %tmp_100 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_4, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2183" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:342  %select_ln167_34 = select i1 %trunc_ln147_1, i12 %zext_ln167_52, i12 %tmp_100

]]></Node>
<StgValue><ssdm name="select_ln167_34"/></StgValue>
</operation>

<operation id="2184" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:343  %zext_ln167_53 = zext i12 %select_ln167_34 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_53"/></StgValue>
</operation>

<operation id="2185" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:344  %sub_ln167_27 = sub i13 %zext_ln167_46, %zext_ln167_53

]]></Node>
<StgValue><ssdm name="sub_ln167_27"/></StgValue>
</operation>

<operation id="2186" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:347  %sext_ln167_36 = sext i13 %mul_ln167_10 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_36"/></StgValue>
</operation>

<operation id="2187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:350  %sext_ln167_37 = sext i13 %mul_ln167_11 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_37"/></StgValue>
</operation>

<operation id="2188" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:351  %sub_ln167_28 = sub i12 0, %zext_ln167_49

]]></Node>
<StgValue><ssdm name="sub_ln167_28"/></StgValue>
</operation>

<operation id="2189" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:352  %sext_ln167_38 = sext i12 %sub_ln167_28 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_38"/></StgValue>
</operation>

<operation id="2190" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:353  %zext_ln167_54 = zext i9 %shl_ln167_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_54"/></StgValue>
</operation>

<operation id="2191" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:354  %sub_ln167_29 = sub i13 %sext_ln167_38, %zext_ln167_54

]]></Node>
<StgValue><ssdm name="sub_ln167_29"/></StgValue>
</operation>

<operation id="2192" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:355  %select_ln167_36 = select i1 %trunc_ln147_1, i13 %sub_ln167_29, i13 %zext_ln167_51

]]></Node>
<StgValue><ssdm name="select_ln167_36"/></StgValue>
</operation>

<operation id="2193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:356  %sext_ln167_39 = sext i13 %select_ln167_36 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_39"/></StgValue>
</operation>

<operation id="2194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:386  %zext_ln167_56 = zext i8 %select_ln149_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_56"/></StgValue>
</operation>

<operation id="2195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:387  %shl_ln167_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_5, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_12"/></StgValue>
</operation>

<operation id="2196" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:388  %select_ln167_38 = select i1 %trunc_ln147_1, i9 %shl_ln167_12, i9 %zext_ln167_56

]]></Node>
<StgValue><ssdm name="select_ln167_38"/></StgValue>
</operation>

<operation id="2197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:390  %zext_ln167_58 = zext i8 %select_ln149_5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_58"/></StgValue>
</operation>

<operation id="2198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:391  %tmp_101 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:392  %zext_ln167_59 = zext i11 %tmp_101 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_59"/></StgValue>
</operation>

<operation id="2200" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:393  %sub_ln167_30 = sub i12 %zext_ln167_58, %zext_ln167_59

]]></Node>
<StgValue><ssdm name="sub_ln167_30"/></StgValue>
</operation>

<operation id="2201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:394  %shl_ln167_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_5, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_13"/></StgValue>
</operation>

<operation id="2202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:395  %zext_ln167_60 = zext i10 %shl_ln167_13 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_60"/></StgValue>
</operation>

<operation id="2203" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:396  %sub_ln167_31 = sub i11 0, %zext_ln167_60

]]></Node>
<StgValue><ssdm name="sub_ln167_31"/></StgValue>
</operation>

<operation id="2204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:397  %sext_ln167_40 = sext i11 %sub_ln167_31 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_40"/></StgValue>
</operation>

<operation id="2205" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:398  %select_ln167_39 = select i1 %trunc_ln147_1, i12 %sext_ln167_40, i12 %sub_ln167_30

]]></Node>
<StgValue><ssdm name="select_ln167_39"/></StgValue>
</operation>

<operation id="2206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:399  %sext_ln167_41 = sext i12 %select_ln167_39 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_41"/></StgValue>
</operation>

<operation id="2207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:401  %shl_ln167_14 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_14"/></StgValue>
</operation>

<operation id="2208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:402  %zext_ln167_62 = zext i12 %shl_ln167_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_62"/></StgValue>
</operation>

<operation id="2209" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:403  %sub_ln167_32 = sub i13 %zext_ln167_62, %zext_ln167_61

]]></Node>
<StgValue><ssdm name="sub_ln167_32"/></StgValue>
</operation>

<operation id="2210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:404  %zext_ln167_63 = zext i9 %shl_ln167_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_63"/></StgValue>
</operation>

<operation id="2211" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:405  %sub_ln167_33 = sub i13 %zext_ln167_63, %zext_ln167_62

]]></Node>
<StgValue><ssdm name="sub_ln167_33"/></StgValue>
</operation>

<operation id="2212" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:406  %select_ln167_40 = select i1 %trunc_ln147_1, i13 %sub_ln167_33, i13 %sub_ln167_32

]]></Node>
<StgValue><ssdm name="select_ln167_40"/></StgValue>
</operation>

<operation id="2213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:407  %sext_ln167_42 = sext i13 %select_ln167_40 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_42"/></StgValue>
</operation>

<operation id="2214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:408  %zext_ln167_64 = zext i9 %shl_ln167_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_64"/></StgValue>
</operation>

<operation id="2215" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:409  %sub_ln167_34 = sub i10 0, %zext_ln167_64

]]></Node>
<StgValue><ssdm name="sub_ln167_34"/></StgValue>
</operation>

<operation id="2216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:410  %sext_ln167_43 = sext i10 %sub_ln167_34 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_43"/></StgValue>
</operation>

<operation id="2217" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:412  %select_ln167_41 = select i1 %trunc_ln147_1, i13 %mul_ln167_12, i13 %sext_ln167_43

]]></Node>
<StgValue><ssdm name="select_ln167_41"/></StgValue>
</operation>

<operation id="2218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:413  %zext_ln167_65 = zext i10 %shl_ln167_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_65"/></StgValue>
</operation>

<operation id="2219" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:414  %sub_ln167_35 = sub i13 %zext_ln167_65, %zext_ln167_62

]]></Node>
<StgValue><ssdm name="sub_ln167_35"/></StgValue>
</operation>

<operation id="2220" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:415  %zext_ln167_66 = zext i9 %shl_ln167_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_66"/></StgValue>
</operation>

<operation id="2221" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:416  %sub_ln167_36 = sub i12 %zext_ln167_66, %zext_ln167_59

]]></Node>
<StgValue><ssdm name="sub_ln167_36"/></StgValue>
</operation>

<operation id="2222" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:417  %sext_ln167_44 = sext i12 %sub_ln167_36 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_44"/></StgValue>
</operation>

<operation id="2223" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:418  %select_ln167_42 = select i1 %trunc_ln147_1, i13 %sext_ln167_44, i13 %sub_ln167_35

]]></Node>
<StgValue><ssdm name="select_ln167_42"/></StgValue>
</operation>

<operation id="2224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:419  %sext_ln167_45 = sext i13 %select_ln167_42 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_45"/></StgValue>
</operation>

<operation id="2225" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:420  %sub_ln167_37 = sub i13 %zext_ln167_62, %zext_ln167_65

]]></Node>
<StgValue><ssdm name="sub_ln167_37"/></StgValue>
</operation>

<operation id="2226" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:421  %sub_ln167_46 = sub i13 %zext_ln167_61, %zext_ln167_62

]]></Node>
<StgValue><ssdm name="sub_ln167_46"/></StgValue>
</operation>

<operation id="2227" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:422  %select_ln167_43 = select i1 %trunc_ln147_1, i13 %sub_ln167_46, i13 %sub_ln167_37

]]></Node>
<StgValue><ssdm name="select_ln167_43"/></StgValue>
</operation>

<operation id="2228" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:423  %sext_ln167_46 = sext i13 %select_ln167_43 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_46"/></StgValue>
</operation>

<operation id="2229" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:424  %sub_ln167_38 = sub i13 %zext_ln167_62, %zext_ln167_63

]]></Node>
<StgValue><ssdm name="sub_ln167_38"/></StgValue>
</operation>

<operation id="2230" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:425  %sub_ln167_39 = sub i12 0, %zext_ln167_59

]]></Node>
<StgValue><ssdm name="sub_ln167_39"/></StgValue>
</operation>

<operation id="2231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:426  %sext_ln167_47 = sext i12 %sub_ln167_39 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_47"/></StgValue>
</operation>

<operation id="2232" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:427  %sub_ln167_40 = sub i13 %sext_ln167_47, %zext_ln167_61

]]></Node>
<StgValue><ssdm name="sub_ln167_40"/></StgValue>
</operation>

<operation id="2233" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:428  %select_ln167_44 = select i1 %trunc_ln147_1, i13 %sub_ln167_40, i13 %sub_ln167_38

]]></Node>
<StgValue><ssdm name="select_ln167_44"/></StgValue>
</operation>

<operation id="2234" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:429  %sext_ln167_48 = sext i13 %select_ln167_44 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_48"/></StgValue>
</operation>

<operation id="2235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:444  %zext_ln167_68 = zext i8 %select_ln149_6 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_68"/></StgValue>
</operation>

<operation id="2236" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:445  %shl_ln167_15 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_6, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_15"/></StgValue>
</operation>

<operation id="2237" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:446  %zext_ln167_69 = zext i12 %shl_ln167_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_69"/></StgValue>
</operation>

<operation id="2238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:447  %shl_ln167_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_6, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_16"/></StgValue>
</operation>

<operation id="2239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:448  %zext_ln167_70 = zext i9 %shl_ln167_16 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_70"/></StgValue>
</operation>

<operation id="2240" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:449  %sub_ln167_41 = sub i13 %zext_ln167_69, %zext_ln167_70

]]></Node>
<StgValue><ssdm name="sub_ln167_41"/></StgValue>
</operation>

<operation id="2241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:450  %tmp_102 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_6, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:451  %zext_ln167_71 = zext i11 %tmp_102 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_71"/></StgValue>
</operation>

<operation id="2243" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:452  %sub_ln167_52 = sub i12 %zext_ln167_68, %zext_ln167_71

]]></Node>
<StgValue><ssdm name="sub_ln167_52"/></StgValue>
</operation>

<operation id="2244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:453  %sext_ln167_50 = sext i12 %sub_ln167_52 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_50"/></StgValue>
</operation>

<operation id="2245" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:454  %select_ln167_46 = select i1 %trunc_ln147_1, i13 %sext_ln167_50, i13 %sub_ln167_41

]]></Node>
<StgValue><ssdm name="select_ln167_46"/></StgValue>
</operation>

<operation id="2246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:455  %sext_ln167_51 = sext i13 %select_ln167_46 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_51"/></StgValue>
</operation>

<operation id="2247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:459  %sext_ln167_52 = sext i13 %mul_ln167_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_52"/></StgValue>
</operation>

<operation id="2248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:460  %zext_ln167_73 = zext i8 %select_ln149_6 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_73"/></StgValue>
</operation>

<operation id="2249" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:461  %zext_ln167_74 = zext i9 %shl_ln167_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_74"/></StgValue>
</operation>

<operation id="2250" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:462  %sub_ln167_42 = sub i12 %zext_ln167_74, %zext_ln167_71

]]></Node>
<StgValue><ssdm name="sub_ln167_42"/></StgValue>
</operation>

<operation id="2251" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:463  %select_ln167_48 = select i1 %trunc_ln147_1, i12 %zext_ln167_71, i12 %sub_ln167_42

]]></Node>
<StgValue><ssdm name="select_ln167_48"/></StgValue>
</operation>

<operation id="2252" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:468  %sub_ln167_44 = sub i12 0, %zext_ln167_71

]]></Node>
<StgValue><ssdm name="sub_ln167_44"/></StgValue>
</operation>

<operation id="2253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:469  %sext_ln167_55 = sext i12 %sub_ln167_44 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_55"/></StgValue>
</operation>

<operation id="2254" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:470  %sub_ln167_45 = sub i13 %zext_ln167_69, %zext_ln167_72

]]></Node>
<StgValue><ssdm name="sub_ln167_45"/></StgValue>
</operation>

<operation id="2255" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:471  %select_ln167_50 = select i1 %trunc_ln147_1, i13 %sub_ln167_45, i13 %sext_ln167_55

]]></Node>
<StgValue><ssdm name="select_ln167_50"/></StgValue>
</operation>

<operation id="2256" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:472  %sext_ln167_56 = sext i13 %select_ln167_50 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_56"/></StgValue>
</operation>

<operation id="2257" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:473  %shl_ln167_17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_6, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_17"/></StgValue>
</operation>

<operation id="2258" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:474  %zext_ln167_75 = zext i10 %shl_ln167_17 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_75"/></StgValue>
</operation>

<operation id="2259" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:475  %add_ln167_6 = add i11 %zext_ln167_73, %zext_ln167_75

]]></Node>
<StgValue><ssdm name="add_ln167_6"/></StgValue>
</operation>

<operation id="2260" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:476  %zext_ln167_76 = zext i11 %add_ln167_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_76"/></StgValue>
</operation>

<operation id="2261" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:477  %select_ln167_51 = select i1 %trunc_ln147_1, i13 %zext_ln167_76, i13 %sub_ln167_41

]]></Node>
<StgValue><ssdm name="select_ln167_51"/></StgValue>
</operation>

<operation id="2262" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:478  %sext_ln167_57 = sext i13 %select_ln167_51 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_57"/></StgValue>
</operation>

<operation id="2263" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:479  %sub_ln167_47 = sub i12 %zext_ln167_71, %zext_ln167_74

]]></Node>
<StgValue><ssdm name="sub_ln167_47"/></StgValue>
</operation>

<operation id="2264" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:480  %select_ln167_52 = select i1 %trunc_ln147_1, i12 %zext_ln167_74, i12 %sub_ln167_47

]]></Node>
<StgValue><ssdm name="select_ln167_52"/></StgValue>
</operation>

<operation id="2265" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:481  %sext_ln167_58 = sext i12 %select_ln167_52 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_58"/></StgValue>
</operation>

<operation id="2266" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:482  %zext_ln167_77 = zext i10 %shl_ln167_17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_77"/></StgValue>
</operation>

<operation id="2267" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:483  %select_ln167_56 = select i1 %trunc_ln147_1, i12 %shl_ln167_15, i12 %zext_ln167_77

]]></Node>
<StgValue><ssdm name="select_ln167_56"/></StgValue>
</operation>

<operation id="2268" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:484  %zext_ln167_78 = zext i12 %select_ln167_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_78"/></StgValue>
</operation>

<operation id="2269" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:485  %sub_ln167_59 = sub i13 %zext_ln167_72, %zext_ln167_78

]]></Node>
<StgValue><ssdm name="sub_ln167_59"/></StgValue>
</operation>

<operation id="2270" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:492  %zext_ln167_81 = zext i8 %select_ln149_7 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_81"/></StgValue>
</operation>

<operation id="2271" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:493  %shl_ln167_18 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_18"/></StgValue>
</operation>

<operation id="2272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:494  %zext_ln167_82 = zext i11 %shl_ln167_18 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_82"/></StgValue>
</operation>

<operation id="2273" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:495  %shl_ln167_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_19"/></StgValue>
</operation>

<operation id="2274" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:496  %zext_ln167_83 = zext i9 %shl_ln167_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_83"/></StgValue>
</operation>

<operation id="2275" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:497  %sub_ln167_48 = sub i12 %zext_ln167_83, %zext_ln167_82

]]></Node>
<StgValue><ssdm name="sub_ln167_48"/></StgValue>
</operation>

<operation id="2276" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:498  %sext_ln167_60 = sext i12 %sub_ln167_48 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_60"/></StgValue>
</operation>

<operation id="2277" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:499  %tmp_103 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2278" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:500  %zext_ln167_84 = zext i12 %tmp_103 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_84"/></StgValue>
</operation>

<operation id="2279" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:501  %sub_ln167_61 = sub i13 %zext_ln167_79, %zext_ln167_84

]]></Node>
<StgValue><ssdm name="sub_ln167_61"/></StgValue>
</operation>

<operation id="2280" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:502  %select_ln167_54 = select i1 %trunc_ln147_1, i13 %sub_ln167_61, i13 %sext_ln167_60

]]></Node>
<StgValue><ssdm name="select_ln167_54"/></StgValue>
</operation>

<operation id="2281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="10" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:504  %zext_ln167_85 = zext i8 %select_ln149_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_85"/></StgValue>
</operation>

<operation id="2282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:505  %zext_ln167_86 = zext i9 %shl_ln167_19 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_86"/></StgValue>
</operation>

<operation id="2283" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:506  %sub_ln167_49 = sub i10 0, %zext_ln167_86

]]></Node>
<StgValue><ssdm name="sub_ln167_49"/></StgValue>
</operation>

<operation id="2284" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:507  %select_ln167_55 = select i1 %trunc_ln147_1, i10 %zext_ln167_85, i10 %sub_ln167_49

]]></Node>
<StgValue><ssdm name="select_ln167_55"/></StgValue>
</operation>

<operation id="2285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:508  %sext_ln167_62 = sext i10 %select_ln167_55 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_62"/></StgValue>
</operation>

<operation id="2286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:513  %shl_ln167_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_7, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_20"/></StgValue>
</operation>

<operation id="2287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:514  %zext_ln167_88 = zext i10 %shl_ln167_20 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_88"/></StgValue>
</operation>

<operation id="2288" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:515  %add_ln167_7 = add i11 %zext_ln167_81, %zext_ln167_88

]]></Node>
<StgValue><ssdm name="add_ln167_7"/></StgValue>
</operation>

<operation id="2289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:519  %zext_ln167_90 = zext i11 %shl_ln167_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_90"/></StgValue>
</operation>

<operation id="2290" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:520  %select_ln167_58 = select i1 %trunc_ln147_1, i13 %zext_ln167_90, i13 %mul_ln167_16

]]></Node>
<StgValue><ssdm name="select_ln167_58"/></StgValue>
</operation>

<operation id="2291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:521  %sext_ln167_64 = sext i13 %select_ln167_58 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_64"/></StgValue>
</operation>

<operation id="2292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:524  %zext_ln167_91 = zext i12 %mul_ln167_17 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_91"/></StgValue>
</operation>

<operation id="2293" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:525  %sub_ln167_50 = sub i11 %zext_ln167_88, %zext_ln167_81

]]></Node>
<StgValue><ssdm name="sub_ln167_50"/></StgValue>
</operation>

<operation id="2294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:526  %sext_ln167_65 = sext i11 %sub_ln167_50 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_65"/></StgValue>
</operation>

<operation id="2295" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:527  %select_ln167_60 = select i1 %trunc_ln147_1, i13 %sub_ln167_61, i13 %sext_ln167_65

]]></Node>
<StgValue><ssdm name="select_ln167_60"/></StgValue>
</operation>

<operation id="2296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:528  %sext_ln167_66 = sext i13 %select_ln167_60 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_66"/></StgValue>
</operation>

<operation id="2297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:529  %zext_ln167_92 = zext i9 %shl_ln167_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_92"/></StgValue>
</operation>

<operation id="2298" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:530  %sub_ln167_51 = sub i13 %zext_ln167_92, %zext_ln167_84

]]></Node>
<StgValue><ssdm name="sub_ln167_51"/></StgValue>
</operation>

<operation id="2299" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:531  %select_ln167_61 = select i1 %trunc_ln147_1, i13 %sext_ln167_65, i13 %sub_ln167_51

]]></Node>
<StgValue><ssdm name="select_ln167_61"/></StgValue>
</operation>

<operation id="2300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:536  %zext_ln167_94 = zext i8 %select_ln149_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_94"/></StgValue>
</operation>

<operation id="2301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:537  %shl_ln167_21 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_8, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_21"/></StgValue>
</operation>

<operation id="2302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:538  %zext_ln167_95 = zext i11 %shl_ln167_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_95"/></StgValue>
</operation>

<operation id="2303" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:539  %add_ln167_8 = add i12 %zext_ln167_93, %zext_ln167_95

]]></Node>
<StgValue><ssdm name="add_ln167_8"/></StgValue>
</operation>

<operation id="2304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:540  %zext_ln167_96 = zext i12 %add_ln167_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_96"/></StgValue>
</operation>

<operation id="2305" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:541  %sub_ln167_53 = sub i9 0, %zext_ln167_94

]]></Node>
<StgValue><ssdm name="sub_ln167_53"/></StgValue>
</operation>

<operation id="2306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:542  %sext_ln167_67 = sext i9 %sub_ln167_53 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_67"/></StgValue>
</operation>

<operation id="2307" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:543  %select_ln167_62 = select i1 %trunc_ln147_1, i13 %sext_ln167_67, i13 %zext_ln167_96

]]></Node>
<StgValue><ssdm name="select_ln167_62"/></StgValue>
</operation>

<operation id="2308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:544  %zext_ln167_97 = zext i8 %select_ln149_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_97"/></StgValue>
</operation>

<operation id="2309" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:545  %sub_ln167_54 = sub i12 0, %zext_ln167_95

]]></Node>
<StgValue><ssdm name="sub_ln167_54"/></StgValue>
</operation>

<operation id="2310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:546  %sext_ln167_68 = sext i12 %sub_ln167_54 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_68"/></StgValue>
</operation>

<operation id="2311" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:547  %sub_ln167_55 = sub i13 %sext_ln167_68, %zext_ln167_97

]]></Node>
<StgValue><ssdm name="sub_ln167_55"/></StgValue>
</operation>

<operation id="2312" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:548  %select_ln167_63 = select i1 %trunc_ln147_1, i13 %sub_ln167_55, i13 %zext_ln167_96

]]></Node>
<StgValue><ssdm name="select_ln167_63"/></StgValue>
</operation>

<operation id="2313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:549  %shl_ln167_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_22"/></StgValue>
</operation>

<operation id="2314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:550  %zext_ln167_98 = zext i9 %shl_ln167_22 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_98"/></StgValue>
</operation>

<operation id="2315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:551  %sf4 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_8, i4 0)

]]></Node>
<StgValue><ssdm name="sf4"/></StgValue>
</operation>

<operation id="2316" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:552  %select_ln167_73 = select i1 %trunc_ln147_1, i12 %zext_ln167_95, i12 %sf4

]]></Node>
<StgValue><ssdm name="select_ln167_73"/></StgValue>
</operation>

<operation id="2317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:553  %zext_ln167_99 = zext i12 %select_ln167_73 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_99"/></StgValue>
</operation>

<operation id="2318" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:554  %sub_ln167_56 = sub i13 %zext_ln167_98, %zext_ln167_99

]]></Node>
<StgValue><ssdm name="sub_ln167_56"/></StgValue>
</operation>

<operation id="2319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:555  %sext_ln167_69 = sext i13 %sub_ln167_56 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_69"/></StgValue>
</operation>

<operation id="2320" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:557  %select_ln167_64 = select i1 %trunc_ln147_1, i12 %zext_ln167_93, i12 %mul_ln167_18

]]></Node>
<StgValue><ssdm name="select_ln167_64"/></StgValue>
</operation>

<operation id="2321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:558  %zext_ln167_100 = zext i12 %select_ln167_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_100"/></StgValue>
</operation>

<operation id="2322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:559  %shl_ln167_23 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_23"/></StgValue>
</operation>

<operation id="2323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:560  %zext_ln167_101 = zext i10 %shl_ln167_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_101"/></StgValue>
</operation>

<operation id="2324" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:561  %sub_ln167_57 = sub i11 0, %zext_ln167_101

]]></Node>
<StgValue><ssdm name="sub_ln167_57"/></StgValue>
</operation>

<operation id="2325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:562  %sext_ln167_70 = sext i11 %sub_ln167_57 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_70"/></StgValue>
</operation>

<operation id="2326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:563  %zext_ln167_102 = zext i9 %shl_ln167_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_102"/></StgValue>
</operation>

<operation id="2327" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:564  %sub_ln167_58 = sub i12 %zext_ln167_95, %zext_ln167_102

]]></Node>
<StgValue><ssdm name="sub_ln167_58"/></StgValue>
</operation>

<operation id="2328" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:565  %select_ln167_65 = select i1 %trunc_ln147_1, i12 %sub_ln167_58, i12 %sext_ln167_70

]]></Node>
<StgValue><ssdm name="select_ln167_65"/></StgValue>
</operation>

<operation id="2329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:566  %sext_ln167_71 = sext i12 %select_ln167_65 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_71"/></StgValue>
</operation>

<operation id="2330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:567  %zext_ln167_103 = zext i12 %sf4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_103"/></StgValue>
</operation>

<operation id="2331" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:568  %sub_ln167_60 = sub i13 %zext_ln167_98, %zext_ln167_103

]]></Node>
<StgValue><ssdm name="sub_ln167_60"/></StgValue>
</operation>

<operation id="2332" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:569  %select_ln167_66 = select i1 %trunc_ln147_1, i13 %sub_ln167_60, i13 %sext_ln167_67

]]></Node>
<StgValue><ssdm name="select_ln167_66"/></StgValue>
</operation>

<operation id="2333" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:570  %select_ln167_75 = select i1 %trunc_ln147_1, i9 %shl_ln167_22, i9 %zext_ln167_94

]]></Node>
<StgValue><ssdm name="select_ln167_75"/></StgValue>
</operation>

<operation id="2334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:571  %zext_ln167_104 = zext i9 %select_ln167_75 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_104"/></StgValue>
</operation>

<operation id="2335" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:572  %sub_ln167_67 = sub i12 %zext_ln167_104, %zext_ln167_95

]]></Node>
<StgValue><ssdm name="sub_ln167_67"/></StgValue>
</operation>

<operation id="2336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:579  %zext_ln167_105 = zext i8 %select_ln149_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_105"/></StgValue>
</operation>

<operation id="2337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:580  %shl_ln167_24 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_9, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_24"/></StgValue>
</operation>

<operation id="2338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:581  %zext_ln167_106 = zext i12 %shl_ln167_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_106"/></StgValue>
</operation>

<operation id="2339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:582  %shl_ln167_25 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_9, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_25"/></StgValue>
</operation>

<operation id="2340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:583  %zext_ln167_107 = zext i10 %shl_ln167_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_107"/></StgValue>
</operation>

<operation id="2341" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:584  %sub_ln167_62 = sub i13 %zext_ln167_107, %zext_ln167_106

]]></Node>
<StgValue><ssdm name="sub_ln167_62"/></StgValue>
</operation>

<operation id="2342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:585  %shl_ln167_26 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_9, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_26"/></StgValue>
</operation>

<operation id="2343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:586  %zext_ln167_108 = zext i11 %shl_ln167_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_108"/></StgValue>
</operation>

<operation id="2344" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:587  %select_ln167_68 = select i1 %trunc_ln147_1, i13 %zext_ln167_108, i13 %sub_ln167_62

]]></Node>
<StgValue><ssdm name="select_ln167_68"/></StgValue>
</operation>

<operation id="2345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:588  %sext_ln167_74 = sext i13 %select_ln167_68 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_74"/></StgValue>
</operation>

<operation id="2346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:589  %zext_ln167_109 = zext i11 %shl_ln167_26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_109"/></StgValue>
</operation>

<operation id="2347" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:590  %sub_ln167_75 = sub i12 %zext_ln167_105, %zext_ln167_109

]]></Node>
<StgValue><ssdm name="sub_ln167_75"/></StgValue>
</operation>

<operation id="2348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:591  %sext_ln167_75 = sext i12 %sub_ln167_75 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_75"/></StgValue>
</operation>

<operation id="2349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:592  %shl_ln167_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_9, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_27"/></StgValue>
</operation>

<operation id="2350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:593  %zext_ln167_110 = zext i9 %shl_ln167_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_110"/></StgValue>
</operation>

<operation id="2351" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:594  %sub_ln167_63 = sub i13 %zext_ln167_106, %zext_ln167_110

]]></Node>
<StgValue><ssdm name="sub_ln167_63"/></StgValue>
</operation>

<operation id="2352" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:595  %select_ln167_69 = select i1 %trunc_ln147_1, i13 %sub_ln167_63, i13 %sext_ln167_75

]]></Node>
<StgValue><ssdm name="select_ln167_69"/></StgValue>
</operation>

<operation id="2353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:596  %sext_ln167_76 = sext i13 %select_ln167_69 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_76"/></StgValue>
</operation>

<operation id="2354" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:597  %sub_ln167_64 = sub i12 %zext_ln167_109, %zext_ln167_105

]]></Node>
<StgValue><ssdm name="sub_ln167_64"/></StgValue>
</operation>

<operation id="2355" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:598  %select_ln167_70 = select i1 %trunc_ln147_1, i12 %sub_ln167_64, i12 0

]]></Node>
<StgValue><ssdm name="select_ln167_70"/></StgValue>
</operation>

<operation id="2356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="15" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:599  %sext_ln167_77 = sext i12 %select_ln167_70 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_77"/></StgValue>
</operation>

<operation id="2357" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:600  %sub_ln167_65 = sub i13 %zext_ln167_106, %zext_ln167_107

]]></Node>
<StgValue><ssdm name="sub_ln167_65"/></StgValue>
</operation>

<operation id="2358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:601  %zext_ln167_111 = zext i9 %shl_ln167_27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_111"/></StgValue>
</operation>

<operation id="2359" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:602  %sub_ln167_66 = sub i12 %zext_ln167_111, %zext_ln167_109

]]></Node>
<StgValue><ssdm name="sub_ln167_66"/></StgValue>
</operation>

<operation id="2360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:603  %sext_ln167_78 = sext i12 %sub_ln167_66 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_78"/></StgValue>
</operation>

<operation id="2361" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:604  %select_ln167_71 = select i1 %trunc_ln147_1, i13 %sext_ln167_78, i13 %sub_ln167_65

]]></Node>
<StgValue><ssdm name="select_ln167_71"/></StgValue>
</operation>

<operation id="2362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:605  %sext_ln167_79 = sext i13 %select_ln167_71 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_79"/></StgValue>
</operation>

<operation id="2363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:609  %sext_ln167_80 = sext i13 %mul_ln167_20 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_80"/></StgValue>
</operation>

<operation id="2364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:612  %sext_ln167_81 = sext i13 %mul_ln167_21 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_81"/></StgValue>
</operation>

<operation id="2365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:613  %sext_ln167_82 = sext i12 %sub_ln167_64 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_82"/></StgValue>
</operation>

<operation id="2366" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:614  %sub_ln167_68 = sub i13 0, %zext_ln167_106

]]></Node>
<StgValue><ssdm name="sub_ln167_68"/></StgValue>
</operation>

<operation id="2367" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:615  %select_ln167_74 = select i1 %trunc_ln147_1, i13 %sub_ln167_68, i13 %sext_ln167_82

]]></Node>
<StgValue><ssdm name="select_ln167_74"/></StgValue>
</operation>

<operation id="2368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:616  %sext_ln167_83 = sext i13 %select_ln167_74 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_83"/></StgValue>
</operation>

<operation id="2369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:624  %zext_ln167_114 = zext i8 %select_ln149_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_114"/></StgValue>
</operation>

<operation id="2370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:625  %shl_ln167_28 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_28"/></StgValue>
</operation>

<operation id="2371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:626  %zext_ln167_115 = zext i11 %shl_ln167_28 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_115"/></StgValue>
</operation>

<operation id="2372" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:627  %add_ln167_9 = add i12 %zext_ln167_113, %zext_ln167_115

]]></Node>
<StgValue><ssdm name="add_ln167_9"/></StgValue>
</operation>

<operation id="2373" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:628  %zext_ln167_116 = zext i12 %add_ln167_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_116"/></StgValue>
</operation>

<operation id="2374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:629  %shl_ln167_29 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_29"/></StgValue>
</operation>

<operation id="2375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:630  %zext_ln167_117 = zext i12 %shl_ln167_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_117"/></StgValue>
</operation>

<operation id="2376" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:631  %shl_ln167_30 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_30"/></StgValue>
</operation>

<operation id="2377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:632  %zext_ln167_118 = zext i10 %shl_ln167_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_118"/></StgValue>
</operation>

<operation id="2378" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:633  %sub_ln167_69 = sub i13 %zext_ln167_118, %zext_ln167_117

]]></Node>
<StgValue><ssdm name="sub_ln167_69"/></StgValue>
</operation>

<operation id="2379" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:634  %select_ln167_76 = select i1 %trunc_ln147_1, i13 %sub_ln167_69, i13 %zext_ln167_116

]]></Node>
<StgValue><ssdm name="select_ln167_76"/></StgValue>
</operation>

<operation id="2380" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:635  %sext_ln167_85 = sext i13 %select_ln167_76 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_85"/></StgValue>
</operation>

<operation id="2381" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:636  %sub_ln167_70 = sub i13 0, %zext_ln167_117

]]></Node>
<StgValue><ssdm name="sub_ln167_70"/></StgValue>
</operation>

<operation id="2382" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:637  %sub_ln167_76 = sub i12 %zext_ln167_113, %zext_ln167_115

]]></Node>
<StgValue><ssdm name="sub_ln167_76"/></StgValue>
</operation>

<operation id="2383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:638  %sext_ln167_86 = sext i12 %sub_ln167_76 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_86"/></StgValue>
</operation>

<operation id="2384" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:639  %select_ln167_77 = select i1 %trunc_ln147_1, i13 %sext_ln167_86, i13 %sub_ln167_70

]]></Node>
<StgValue><ssdm name="select_ln167_77"/></StgValue>
</operation>

<operation id="2385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:640  %sext_ln167_87 = sext i13 %select_ln167_77 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_87"/></StgValue>
</operation>

<operation id="2386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:641  %zext_ln167_119 = zext i10 %shl_ln167_30 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_119"/></StgValue>
</operation>

<operation id="2387" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:642  %sub_ln167_88 = sub i11 %zext_ln167_114, %zext_ln167_119

]]></Node>
<StgValue><ssdm name="sub_ln167_88"/></StgValue>
</operation>

<operation id="2388" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:643  %select_ln167_78 = select i1 %trunc_ln147_1, i11 %sub_ln167_88, i11 %zext_ln167_119

]]></Node>
<StgValue><ssdm name="select_ln167_78"/></StgValue>
</operation>

<operation id="2389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:644  %sext_ln167_88 = sext i11 %select_ln167_78 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_88"/></StgValue>
</operation>

<operation id="2390" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:645  %sub_ln167_71 = sub i12 %zext_ln167_115, %zext_ln167_113

]]></Node>
<StgValue><ssdm name="sub_ln167_71"/></StgValue>
</operation>

<operation id="2391" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:646  %select_ln167_79 = select i1 %trunc_ln147_1, i12 %sub_ln167_71, i12 %zext_ln167_113

]]></Node>
<StgValue><ssdm name="select_ln167_79"/></StgValue>
</operation>

<operation id="2392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:647  %sext_ln167_89 = sext i12 %select_ln167_79 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_89"/></StgValue>
</operation>

<operation id="2393" st_id="31" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:648  %mul_ln167_23 = mul i12 13, %zext_ln167_113

]]></Node>
<StgValue><ssdm name="mul_ln167_23"/></StgValue>
</operation>

<operation id="2394" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:649  %select_ln167_80 = select i1 %trunc_ln147_1, i12 %mul_ln167_23, i12 %zext_ln167_113

]]></Node>
<StgValue><ssdm name="select_ln167_80"/></StgValue>
</operation>

<operation id="2395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:650  %zext_ln167_120 = zext i12 %select_ln167_80 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_120"/></StgValue>
</operation>

<operation id="2396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:654  %sext_ln167_90 = sext i13 %mul_ln167_24 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_90"/></StgValue>
</operation>

<operation id="2397" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:669  %mul_ln167_27 = mul i13 %zext_ln167_125, %select_ln167_97

]]></Node>
<StgValue><ssdm name="mul_ln167_27"/></StgValue>
</operation>

<operation id="2398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:670  %shl_ln167_32 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_11, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_32"/></StgValue>
</operation>

<operation id="2399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:671  %zext_ln167_127 = zext i12 %shl_ln167_32 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_127"/></StgValue>
</operation>

<operation id="2400" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:672  %sub_ln167_72 = sub i13 %zext_ln167_127, %zext_ln167_125

]]></Node>
<StgValue><ssdm name="sub_ln167_72"/></StgValue>
</operation>

<operation id="2401" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:673  %select_ln167_85 = select i1 %trunc_ln147_1, i13 %sub_ln167_72, i13 0

]]></Node>
<StgValue><ssdm name="select_ln167_85"/></StgValue>
</operation>

<operation id="2402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:674  %shl_ln167_33 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_11, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_33"/></StgValue>
</operation>

<operation id="2403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:675  %zext_ln167_128 = zext i10 %shl_ln167_33 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_128"/></StgValue>
</operation>

<operation id="2404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:676  %zext_ln167_129 = zext i10 %shl_ln167_33 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_129"/></StgValue>
</operation>

<operation id="2405" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:677  %sub_ln167_73 = sub i11 0, %zext_ln167_129

]]></Node>
<StgValue><ssdm name="sub_ln167_73"/></StgValue>
</operation>

<operation id="2406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:678  %sext_ln167_91 = sext i11 %sub_ln167_73 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_91"/></StgValue>
</operation>

<operation id="2407" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:679  %sub_ln167_74 = sub i13 %zext_ln167_128, %zext_ln167_127

]]></Node>
<StgValue><ssdm name="sub_ln167_74"/></StgValue>
</operation>

<operation id="2408" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:680  %select_ln167_86 = select i1 %trunc_ln147_1, i13 %sub_ln167_74, i13 %sext_ln167_91

]]></Node>
<StgValue><ssdm name="select_ln167_86"/></StgValue>
</operation>

<operation id="2409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:681  %sext_ln167_92 = sext i13 %select_ln167_86 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_92"/></StgValue>
</operation>

<operation id="2410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:682  %tmp_104 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_11, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:683  %zext_ln167_130 = zext i11 %tmp_104 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_130"/></StgValue>
</operation>

<operation id="2412" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:684  %sub_ln167_89 = sub i12 %zext_ln167_126, %zext_ln167_130

]]></Node>
<StgValue><ssdm name="sub_ln167_89"/></StgValue>
</operation>

<operation id="2413" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:685  %select_ln167_87 = select i1 %trunc_ln147_1, i12 %zext_ln167_126, i12 %sub_ln167_89

]]></Node>
<StgValue><ssdm name="select_ln167_87"/></StgValue>
</operation>

<operation id="2414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:686  %sext_ln167_93 = sext i12 %select_ln167_87 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_93"/></StgValue>
</operation>

<operation id="2415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:687  %zext_ln167_131 = zext i8 %select_ln149_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_131"/></StgValue>
</operation>

<operation id="2416" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:688  %add_ln167_10 = add i11 %zext_ln167_131, %zext_ln167_129

]]></Node>
<StgValue><ssdm name="add_ln167_10"/></StgValue>
</operation>

<operation id="2417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:689  %zext_ln167_132 = zext i11 %add_ln167_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_132"/></StgValue>
</operation>

<operation id="2418" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:690  %select_ln167_88 = select i1 %trunc_ln147_1, i13 %zext_ln167_132, i13 %sub_ln167_72

]]></Node>
<StgValue><ssdm name="select_ln167_88"/></StgValue>
</operation>

<operation id="2419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:691  %sext_ln167_94 = sext i13 %select_ln167_88 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_94"/></StgValue>
</operation>

<operation id="2420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:694  %zext_ln167_133 = zext i12 %mul_ln167_28 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_133"/></StgValue>
</operation>

<operation id="2421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:695  %sext_ln167_95 = sext i11 %sub_ln167_73 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_95"/></StgValue>
</operation>

<operation id="2422" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:696  %sub_ln167_77 = sub i12 %sext_ln167_95, %zext_ln167_126

]]></Node>
<StgValue><ssdm name="sub_ln167_77"/></StgValue>
</operation>

<operation id="2423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:697  %shl_ln167_34 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_11, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_34"/></StgValue>
</operation>

<operation id="2424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:698  %zext_ln167_134 = zext i9 %shl_ln167_34 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_134"/></StgValue>
</operation>

<operation id="2425" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:699  %sub_ln167_78 = sub i12 %zext_ln167_130, %zext_ln167_134

]]></Node>
<StgValue><ssdm name="sub_ln167_78"/></StgValue>
</operation>

<operation id="2426" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:700  %select_ln167_90 = select i1 %trunc_ln147_1, i12 %sub_ln167_78, i12 %sub_ln167_77

]]></Node>
<StgValue><ssdm name="select_ln167_90"/></StgValue>
</operation>

<operation id="2427" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:720  %tmp_57 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load, i8 %l2_stripes_0_1_load, i8 %l2_stripes_0_2_load, i8 %l2_stripes_0_3_load, i8 %l2_stripes_0_4_load, i8 %l2_stripes_0_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2428" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:721  %select_ln149_13 = select i1 %trunc_ln147_1, i8 %tmp_56, i8 %tmp_57

]]></Node>
<StgValue><ssdm name="select_ln149_13"/></StgValue>
</operation>

<operation id="2429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:722  %zext_ln167_136 = zext i8 %select_ln149_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_136"/></StgValue>
</operation>

<operation id="2430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:723  %shl_ln167_35 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_13, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_35"/></StgValue>
</operation>

<operation id="2431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:724  %zext_ln167_137 = zext i11 %shl_ln167_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_137"/></StgValue>
</operation>

<operation id="2432" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:725  %sub_ln167_79 = sub i12 0, %zext_ln167_137

]]></Node>
<StgValue><ssdm name="sub_ln167_79"/></StgValue>
</operation>

<operation id="2433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:726  %sext_ln167_98 = sext i12 %sub_ln167_79 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_98"/></StgValue>
</operation>

<operation id="2434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:727  %shl_ln167_36 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_13, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_36"/></StgValue>
</operation>

<operation id="2435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:728  %zext_ln167_138 = zext i9 %shl_ln167_36 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_138"/></StgValue>
</operation>

<operation id="2436" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:729  %sub_ln167_80 = sub i13 %sext_ln167_98, %zext_ln167_138

]]></Node>
<StgValue><ssdm name="sub_ln167_80"/></StgValue>
</operation>

<operation id="2437" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:730  %sub_ln167_81 = sub i9 0, %zext_ln167_136

]]></Node>
<StgValue><ssdm name="sub_ln167_81"/></StgValue>
</operation>

<operation id="2438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:731  %sext_ln167_99 = sext i9 %sub_ln167_81 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_99"/></StgValue>
</operation>

<operation id="2439" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:732  %select_ln167_93 = select i1 %trunc_ln147_1, i13 %sext_ln167_99, i13 %sub_ln167_80

]]></Node>
<StgValue><ssdm name="select_ln167_93"/></StgValue>
</operation>

<operation id="2440" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:733  %add_ln167_11 = add i13 %select_ln167_8, %select_ln167_1

]]></Node>
<StgValue><ssdm name="add_ln167_11"/></StgValue>
</operation>

<operation id="2441" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:736  %add_ln167_13 = add i12 %select_ln167_23, %sext_ln167_16

]]></Node>
<StgValue><ssdm name="add_ln167_13"/></StgValue>
</operation>

<operation id="2442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:737  %sext_ln167_101 = sext i12 %add_ln167_13 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_101"/></StgValue>
</operation>

<operation id="2443" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:738  %add_ln167_14 = add i13 %sext_ln167_41, %sext_ln167_33

]]></Node>
<StgValue><ssdm name="add_ln167_14"/></StgValue>
</operation>

<operation id="2444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:739  %sext_ln167_102 = sext i13 %add_ln167_14 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_102"/></StgValue>
</operation>

<operation id="2445" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:740  %add_ln167_15 = add i14 %sext_ln167_101, %sext_ln167_102

]]></Node>
<StgValue><ssdm name="add_ln167_15"/></StgValue>
</operation>

<operation id="2446" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:743  %add_ln167_17 = add i13 %select_ln167_63, %sext_ln167_62

]]></Node>
<StgValue><ssdm name="add_ln167_17"/></StgValue>
</operation>

<operation id="2447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:744  %sext_ln167_104 = sext i13 %add_ln167_17 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_104"/></StgValue>
</operation>

<operation id="2448" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:745  %add_ln167_18 = add i14 %sext_ln167_52, %sext_ln167_104

]]></Node>
<StgValue><ssdm name="add_ln167_18"/></StgValue>
</operation>

<operation id="2449" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:747  %add_ln167_19 = add i14 %sext_ln167_87, %sext_ln167_76

]]></Node>
<StgValue><ssdm name="add_ln167_19"/></StgValue>
</operation>

<operation id="2450" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:749  %add_ln167_20 = add i13 %select_ln167_93, %select_ln167_85

]]></Node>
<StgValue><ssdm name="add_ln167_20"/></StgValue>
</operation>

<operation id="2451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:758  %zext_ln167_140 = zext i8 %select_ln149_14 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_140"/></StgValue>
</operation>

<operation id="2452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:762  %sext_ln167_109 = sext i11 %sub_ln167_82 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_109"/></StgValue>
</operation>

<operation id="2453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:763  %shl_ln167_38 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_14, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_38"/></StgValue>
</operation>

<operation id="2454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:764  %zext_ln167_142 = zext i12 %shl_ln167_38 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_142"/></StgValue>
</operation>

<operation id="2455" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:765  %select_ln167_94 = select i1 %trunc_ln147_1, i13 %zext_ln167_142, i13 %sext_ln167_109

]]></Node>
<StgValue><ssdm name="select_ln167_94"/></StgValue>
</operation>

<operation id="2456" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:766  %sub_ln167_83 = sub i13 %select_ln167_94, %zext_ln167_139

]]></Node>
<StgValue><ssdm name="sub_ln167_83"/></StgValue>
</operation>

<operation id="2457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:767  %sext_ln167_110 = sext i13 %sub_ln167_83 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_110"/></StgValue>
</operation>

<operation id="2458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:768  %zext_ln167_143 = zext i8 %select_ln149_14 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_143"/></StgValue>
</operation>

<operation id="2459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:769  %shl_ln167_39 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_14, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_39"/></StgValue>
</operation>

<operation id="2460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:770  %zext_ln167_144 = zext i11 %shl_ln167_39 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_144"/></StgValue>
</operation>

<operation id="2461" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:771  %add_ln167_24 = add i12 %zext_ln167_140, %zext_ln167_144

]]></Node>
<StgValue><ssdm name="add_ln167_24"/></StgValue>
</operation>

<operation id="2462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:772  %zext_ln167_145 = zext i12 %add_ln167_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_145"/></StgValue>
</operation>

<operation id="2463" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:773  %sub_ln167_84 = sub i12 0, %zext_ln167_144

]]></Node>
<StgValue><ssdm name="sub_ln167_84"/></StgValue>
</operation>

<operation id="2464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:774  %sext_ln167_111 = sext i12 %sub_ln167_84 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_111"/></StgValue>
</operation>

<operation id="2465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:775  %shl_ln167_40 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_14, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_40"/></StgValue>
</operation>

<operation id="2466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:776  %zext_ln167_146 = zext i9 %shl_ln167_40 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_146"/></StgValue>
</operation>

<operation id="2467" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:777  %sub_ln167_85 = sub i13 %sext_ln167_111, %zext_ln167_146

]]></Node>
<StgValue><ssdm name="sub_ln167_85"/></StgValue>
</operation>

<operation id="2468" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:778  %select_ln167_95 = select i1 %trunc_ln147_1, i13 %sub_ln167_85, i13 %zext_ln167_145

]]></Node>
<StgValue><ssdm name="select_ln167_95"/></StgValue>
</operation>

<operation id="2469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:779  %zext_ln167_147 = zext i9 %shl_ln167_40 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_147"/></StgValue>
</operation>

<operation id="2470" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:780  %sub_ln167_86 = sub i12 %zext_ln167_147, %zext_ln167_144

]]></Node>
<StgValue><ssdm name="sub_ln167_86"/></StgValue>
</operation>

<operation id="2471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:781  %sext_ln167_112 = sext i12 %sub_ln167_86 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_112"/></StgValue>
</operation>

<operation id="2472" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:782  %sub_ln167_87 = sub i13 0, %zext_ln167_142

]]></Node>
<StgValue><ssdm name="sub_ln167_87"/></StgValue>
</operation>

<operation id="2473" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:783  %select_ln167_96 = select i1 %trunc_ln147_1, i13 %sub_ln167_87, i13 %sext_ln167_112

]]></Node>
<StgValue><ssdm name="select_ln167_96"/></StgValue>
</operation>

<operation id="2474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:784  %sext_ln167_113 = sext i13 %select_ln167_96 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_113"/></StgValue>
</operation>

<operation id="2475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:787  %sext_ln167_114 = sext i13 %mul_ln167_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_114"/></StgValue>
</operation>

<operation id="2476" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:788  %sub_ln167_117 = sub i13 %zext_ln167_139, %zext_ln167_142

]]></Node>
<StgValue><ssdm name="sub_ln167_117"/></StgValue>
</operation>

<operation id="2477" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:789  %select_ln167_98 = select i1 %trunc_ln147_1, i13 %sub_ln167_85, i13 %sub_ln167_117

]]></Node>
<StgValue><ssdm name="select_ln167_98"/></StgValue>
</operation>

<operation id="2478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:790  %sext_ln167_115 = sext i13 %select_ln167_98 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_115"/></StgValue>
</operation>

<operation id="2479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:791  %zext_ln167_148 = zext i9 %shl_ln167_40 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_148"/></StgValue>
</operation>

<operation id="2480" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:792  %sub_ln167_90 = sub i10 0, %zext_ln167_148

]]></Node>
<StgValue><ssdm name="sub_ln167_90"/></StgValue>
</operation>

<operation id="2481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:793  %sext_ln167_116 = sext i10 %sub_ln167_90 to i11

]]></Node>
<StgValue><ssdm name="sext_ln167_116"/></StgValue>
</operation>

<operation id="2482" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:794  %sub_ln167_91 = sub i11 %zext_ln167_141, %zext_ln167_143

]]></Node>
<StgValue><ssdm name="sub_ln167_91"/></StgValue>
</operation>

<operation id="2483" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:795  %select_ln167_99 = select i1 %trunc_ln147_1, i11 %sub_ln167_91, i11 %sext_ln167_116

]]></Node>
<StgValue><ssdm name="select_ln167_99"/></StgValue>
</operation>

<operation id="2484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:796  %sext_ln167_117 = sext i11 %select_ln167_99 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_117"/></StgValue>
</operation>

<operation id="2485" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:797  %select_ln167_131 = select i1 %trunc_ln147_1, i13 -3, i13 11

]]></Node>
<StgValue><ssdm name="select_ln167_131"/></StgValue>
</operation>

<operation id="2486" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:800  %select_ln149_15 = select i1 %trunc_ln147_1, i8 %tmp_59, i8 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln149_15"/></StgValue>
</operation>

<operation id="2487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:801  %zext_ln167_149 = zext i8 %select_ln149_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_149"/></StgValue>
</operation>

<operation id="2488" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:802  %mul_ln167_32 = mul i13 %zext_ln167_149, %select_ln167_131

]]></Node>
<StgValue><ssdm name="mul_ln167_32"/></StgValue>
</operation>

<operation id="2489" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:803  %tmp_61 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load, i8 %l2_stripes_3_1_load, i8 %l2_stripes_3_2_load, i8 %l2_stripes_3_3_load, i8 %l2_stripes_3_4_load, i8 %l2_stripes_3_5_load, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2490" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:804  %select_ln149_16 = select i1 %trunc_ln147_1, i8 %tmp_61, i8 %tmp_60

]]></Node>
<StgValue><ssdm name="select_ln149_16"/></StgValue>
</operation>

<operation id="2491" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:813  %zext_ln167_152 = zext i8 %select_ln149_17 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_152"/></StgValue>
</operation>

<operation id="2492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:814  %shl_ln167_42 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_17, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_42"/></StgValue>
</operation>

<operation id="2493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:815  %zext_ln167_153 = zext i12 %shl_ln167_42 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_153"/></StgValue>
</operation>

<operation id="2494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:816  %shl_ln167_43 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_17, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_43"/></StgValue>
</operation>

<operation id="2495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:817  %zext_ln167_154 = zext i9 %shl_ln167_43 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_154"/></StgValue>
</operation>

<operation id="2496" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:818  %sub_ln167_93 = sub i13 %zext_ln167_153, %zext_ln167_154

]]></Node>
<StgValue><ssdm name="sub_ln167_93"/></StgValue>
</operation>

<operation id="2497" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:819  %sub_ln167_125 = sub i13 %zext_ln167_152, %zext_ln167_153

]]></Node>
<StgValue><ssdm name="sub_ln167_125"/></StgValue>
</operation>

<operation id="2498" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:820  %select_ln167_102 = select i1 %trunc_ln147_1, i13 %sub_ln167_125, i13 %sub_ln167_93

]]></Node>
<StgValue><ssdm name="select_ln167_102"/></StgValue>
</operation>

<operation id="2499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:821  %sext_ln167_118 = sext i13 %select_ln167_102 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_118"/></StgValue>
</operation>

<operation id="2500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:824  %zext_ln167_155 = zext i8 %select_ln149_18 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_155"/></StgValue>
</operation>

<operation id="2501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:825  %shl_ln167_44 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_18, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_44"/></StgValue>
</operation>

<operation id="2502" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:826  %zext_ln167_156 = zext i10 %shl_ln167_44 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_156"/></StgValue>
</operation>

<operation id="2503" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:827  %sub_ln167_94 = sub i11 0, %zext_ln167_156

]]></Node>
<StgValue><ssdm name="sub_ln167_94"/></StgValue>
</operation>

<operation id="2504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:828  %sext_ln167_119 = sext i11 %sub_ln167_94 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_119"/></StgValue>
</operation>

<operation id="2505" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:829  %sub_ln167_95 = sub i12 %sext_ln167_119, %zext_ln167_155

]]></Node>
<StgValue><ssdm name="sub_ln167_95"/></StgValue>
</operation>

<operation id="2506" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:830  %select_ln167_103 = select i1 %trunc_ln147_1, i12 %sub_ln167_95, i12 %zext_ln167_155

]]></Node>
<StgValue><ssdm name="select_ln167_103"/></StgValue>
</operation>

<operation id="2507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:831  %sext_ln167_120 = sext i12 %select_ln167_103 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_120"/></StgValue>
</operation>

<operation id="2508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:832  %zext_ln167_157 = zext i8 %select_ln149_18 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_157"/></StgValue>
</operation>

<operation id="2509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:833  %shl_ln167_45 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_18, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_45"/></StgValue>
</operation>

<operation id="2510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:834  %zext_ln167_158 = zext i12 %shl_ln167_45 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_158"/></StgValue>
</operation>

<operation id="2511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:835  %shl_ln167_46 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_18, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_46"/></StgValue>
</operation>

<operation id="2512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:836  %zext_ln167_159 = zext i9 %shl_ln167_46 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_159"/></StgValue>
</operation>

<operation id="2513" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:837  %sub_ln167_96 = sub i13 %zext_ln167_159, %zext_ln167_158

]]></Node>
<StgValue><ssdm name="sub_ln167_96"/></StgValue>
</operation>

<operation id="2514" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:838  %select_ln167_104 = select i1 %trunc_ln147_1, i13 0, i13 %sub_ln167_96

]]></Node>
<StgValue><ssdm name="select_ln167_104"/></StgValue>
</operation>

<operation id="2515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:839  %zext_ln167_160 = zext i8 %select_ln149_18 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_160"/></StgValue>
</operation>

<operation id="2516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:840  %zext_ln167_161 = zext i10 %shl_ln167_44 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_161"/></StgValue>
</operation>

<operation id="2517" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:841  %sub_ln167_97 = sub i13 %zext_ln167_161, %zext_ln167_158

]]></Node>
<StgValue><ssdm name="sub_ln167_97"/></StgValue>
</operation>

<operation id="2518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:842  %select_ln167_105 = select i1 %trunc_ln147_1, i13 %sub_ln167_97, i13 %zext_ln167_160

]]></Node>
<StgValue><ssdm name="select_ln167_105"/></StgValue>
</operation>

<operation id="2519" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:843  %sext_ln167_121 = sext i13 %select_ln167_105 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_121"/></StgValue>
</operation>

<operation id="2520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:844  %shl_ln167_47 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_18, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_47"/></StgValue>
</operation>

<operation id="2521" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:845  %zext_ln167_162 = zext i11 %shl_ln167_47 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_162"/></StgValue>
</operation>

<operation id="2522" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:846  %sub_ln167_98 = sub i12 0, %zext_ln167_162

]]></Node>
<StgValue><ssdm name="sub_ln167_98"/></StgValue>
</operation>

<operation id="2523" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:847  %select_ln167_106 = select i1 %trunc_ln147_1, i12 %sub_ln167_98, i12 %zext_ln167_162

]]></Node>
<StgValue><ssdm name="select_ln167_106"/></StgValue>
</operation>

<operation id="2524" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:848  %sext_ln167_122 = sext i12 %select_ln167_106 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_122"/></StgValue>
</operation>

<operation id="2525" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:849  %sub_ln167_99 = sub i13 %sext_ln167_122, %zext_ln167_160

]]></Node>
<StgValue><ssdm name="sub_ln167_99"/></StgValue>
</operation>

<operation id="2526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:850  %sext_ln167_123 = sext i13 %sub_ln167_99 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_123"/></StgValue>
</operation>

<operation id="2527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:851  %zext_ln167_163 = zext i11 %shl_ln167_47 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_163"/></StgValue>
</operation>

<operation id="2528" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:852  %select_ln167_107 = select i1 %trunc_ln147_1, i9 %shl_ln167_46, i9 %zext_ln167_157

]]></Node>
<StgValue><ssdm name="select_ln167_107"/></StgValue>
</operation>

<operation id="2529" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:853  %zext_ln167_164 = zext i9 %select_ln167_107 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_164"/></StgValue>
</operation>

<operation id="2530" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:854  %tmp_65 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2531" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:855  %tmp_66 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_1, i8 %l2_stripes_0_1_load_1, i8 %l2_stripes_0_2_load_1, i8 %l2_stripes_0_3_load_1, i8 %l2_stripes_0_4_load_1, i8 %l2_stripes_0_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2532" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:856  %select_ln149_19 = select i1 %trunc_ln147_1, i8 %tmp_65, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln149_19"/></StgValue>
</operation>

<operation id="2533" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:873  %tmp_67 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_2_0_load_1, i8 %l2_stripes_2_1_load_1, i8 %l2_stripes_2_2_load_1, i8 %l2_stripes_2_3_load_1, i8 %l2_stripes_2_4_load_1, i8 %l2_stripes_2_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2534" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:874  %select_ln149_20 = select i1 %trunc_ln147_1, i8 %tmp_67, i8 %tmp_66

]]></Node>
<StgValue><ssdm name="select_ln149_20"/></StgValue>
</operation>

<operation id="2535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:875  %zext_ln167_171 = zext i8 %select_ln149_20 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_171"/></StgValue>
</operation>

<operation id="2536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:876  %shl_ln167_50 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_50"/></StgValue>
</operation>

<operation id="2537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:877  %zext_ln167_172 = zext i11 %shl_ln167_50 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_172"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:878  %shl_ln167_51 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_20, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_51"/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:879  %zext_ln167_173 = zext i9 %shl_ln167_51 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_173"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:880  %sub_ln167_101 = sub i12 %zext_ln167_173, %zext_ln167_172

]]></Node>
<StgValue><ssdm name="sub_ln167_101"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:881  %sext_ln167_126 = sext i12 %sub_ln167_101 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_126"/></StgValue>
</operation>

<operation id="2542" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:882  %sub_ln167_102 = sub i12 0, %zext_ln167_172

]]></Node>
<StgValue><ssdm name="sub_ln167_102"/></StgValue>
</operation>

<operation id="2543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:883  %sext_ln167_127 = sext i12 %sub_ln167_102 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_127"/></StgValue>
</operation>

<operation id="2544" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:884  %sub_ln167_103 = sub i13 %sext_ln167_127, %zext_ln167_171

]]></Node>
<StgValue><ssdm name="sub_ln167_103"/></StgValue>
</operation>

<operation id="2545" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:885  %select_ln167_110 = select i1 %trunc_ln147_1, i13 %sub_ln167_103, i13 %sext_ln167_126

]]></Node>
<StgValue><ssdm name="select_ln167_110"/></StgValue>
</operation>

<operation id="2546" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:886  %sext_ln167_128 = sext i13 %select_ln167_110 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_128"/></StgValue>
</operation>

<operation id="2547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:890  %zext_ln167_174 = zext i8 %select_ln149_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_174"/></StgValue>
</operation>

<operation id="2548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:891  %zext_ln167_175 = zext i8 %select_ln149_21 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_175"/></StgValue>
</operation>

<operation id="2549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:892  %shl_ln167_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_21, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_52"/></StgValue>
</operation>

<operation id="2550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:893  %zext_ln167_176 = zext i9 %shl_ln167_52 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_176"/></StgValue>
</operation>

<operation id="2551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:894  %shl_ln167_53 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_21, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_53"/></StgValue>
</operation>

<operation id="2552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:895  %zext_ln167_177 = zext i12 %shl_ln167_53 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_177"/></StgValue>
</operation>

<operation id="2553" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:896  %sub_ln167_104 = sub i13 %zext_ln167_177, %zext_ln167_176

]]></Node>
<StgValue><ssdm name="sub_ln167_104"/></StgValue>
</operation>

<operation id="2554" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:897  %select_ln167_111 = select i1 %trunc_ln147_1, i13 %sub_ln167_104, i13 %zext_ln167_176

]]></Node>
<StgValue><ssdm name="select_ln167_111"/></StgValue>
</operation>

<operation id="2555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:898  %sext_ln167_129 = sext i13 %select_ln167_111 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_129"/></StgValue>
</operation>

<operation id="2556" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:899  %sub_ln167_105 = sub i9 0, %zext_ln167_175

]]></Node>
<StgValue><ssdm name="sub_ln167_105"/></StgValue>
</operation>

<operation id="2557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:900  %sext_ln167_130 = sext i9 %sub_ln167_105 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_130"/></StgValue>
</operation>

<operation id="2558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:901  %shl_ln167_54 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_21, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_54"/></StgValue>
</operation>

<operation id="2559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:902  %zext_ln167_178 = zext i11 %shl_ln167_54 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_178"/></StgValue>
</operation>

<operation id="2560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:903  %zext_ln167_179 = zext i9 %shl_ln167_52 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_179"/></StgValue>
</operation>

<operation id="2561" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:904  %sub_ln167_106 = sub i12 %zext_ln167_179, %zext_ln167_178

]]></Node>
<StgValue><ssdm name="sub_ln167_106"/></StgValue>
</operation>

<operation id="2562" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:905  %select_ln167_112 = select i1 %trunc_ln147_1, i12 %sub_ln167_106, i12 %sext_ln167_130

]]></Node>
<StgValue><ssdm name="select_ln167_112"/></StgValue>
</operation>

<operation id="2563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:906  %sext_ln167_131 = sext i12 %select_ln167_112 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_131"/></StgValue>
</operation>

<operation id="2564" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:907  %sub_ln167_107 = sub i12 %zext_ln167_178, %zext_ln167_179

]]></Node>
<StgValue><ssdm name="sub_ln167_107"/></StgValue>
</operation>

<operation id="2565" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:908  %select_ln167_113 = select i1 %trunc_ln147_1, i12 %zext_ln167_174, i12 %sub_ln167_107

]]></Node>
<StgValue><ssdm name="select_ln167_113"/></StgValue>
</operation>

<operation id="2566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:909  %sext_ln167_132 = sext i12 %select_ln167_113 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_132"/></StgValue>
</operation>

<operation id="2567" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:911  %sub_ln167_108 = sub i13 0, %zext_ln167_177

]]></Node>
<StgValue><ssdm name="sub_ln167_108"/></StgValue>
</operation>

<operation id="2568" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:912  %sub_ln167_109 = sub i12 0, %zext_ln167_178

]]></Node>
<StgValue><ssdm name="sub_ln167_109"/></StgValue>
</operation>

<operation id="2569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:913  %sext_ln167_133 = sext i12 %sub_ln167_109 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_133"/></StgValue>
</operation>

<operation id="2570" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:914  %sub_ln167_110 = sub i13 %sext_ln167_133, %zext_ln167_180

]]></Node>
<StgValue><ssdm name="sub_ln167_110"/></StgValue>
</operation>

<operation id="2571" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:915  %select_ln167_114 = select i1 %trunc_ln147_1, i13 %sub_ln167_110, i13 %sub_ln167_108

]]></Node>
<StgValue><ssdm name="select_ln167_114"/></StgValue>
</operation>

<operation id="2572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:916  %sext_ln167_134 = sext i13 %select_ln167_114 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_134"/></StgValue>
</operation>

<operation id="2573" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:920  %tmp_70 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_3_0_load_1, i8 %l2_stripes_3_1_load_1, i8 %l2_stripes_3_2_load_1, i8 %l2_stripes_3_3_load_1, i8 %l2_stripes_3_4_load_1, i8 %l2_stripes_3_5_load_1, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2574" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:922  %select_ln149_22 = select i1 %trunc_ln147_1, i8 %tmp_70, i8 %tmp_71

]]></Node>
<StgValue><ssdm name="select_ln149_22"/></StgValue>
</operation>

<operation id="2575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:951  %sext_ln167_140 = sext i13 %mul_ln167_34 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_140"/></StgValue>
</operation>

<operation id="2576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:954  %zext_ln167_191 = zext i8 %select_ln149_24 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_191"/></StgValue>
</operation>

<operation id="2577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:955  %zext_ln167_192 = zext i8 %select_ln149_24 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_192"/></StgValue>
</operation>

<operation id="2578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:956  %tmp_106 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_24, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:957  %zext_ln167_193 = zext i12 %tmp_106 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_193"/></StgValue>
</operation>

<operation id="2580" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:958  %sub_ln167_134 = sub i13 %zext_ln167_191, %zext_ln167_193

]]></Node>
<StgValue><ssdm name="sub_ln167_134"/></StgValue>
</operation>

<operation id="2581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:959  %shl_ln167_59 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_24, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_59"/></StgValue>
</operation>

<operation id="2582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:960  %zext_ln167_194 = zext i11 %shl_ln167_59 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_194"/></StgValue>
</operation>

<operation id="2583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:961  %shl_ln167_60 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_24, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_60"/></StgValue>
</operation>

<operation id="2584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:962  %zext_ln167_195 = zext i9 %shl_ln167_60 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_195"/></StgValue>
</operation>

<operation id="2585" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:963  %add_ln167_27 = add i12 %zext_ln167_195, %zext_ln167_194

]]></Node>
<StgValue><ssdm name="add_ln167_27"/></StgValue>
</operation>

<operation id="2586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:964  %zext_ln167_196 = zext i12 %add_ln167_27 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_196"/></StgValue>
</operation>

<operation id="2587" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:965  %select_ln167_119 = select i1 %trunc_ln147_1, i13 %zext_ln167_196, i13 %sub_ln167_134

]]></Node>
<StgValue><ssdm name="select_ln167_119"/></StgValue>
</operation>

<operation id="2588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:966  %sext_ln167_141 = sext i13 %select_ln167_119 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_141"/></StgValue>
</operation>

<operation id="2589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:967  %shl_ln167_61 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_24, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_61"/></StgValue>
</operation>

<operation id="2590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:968  %zext_ln167_197 = zext i10 %shl_ln167_61 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_197"/></StgValue>
</operation>

<operation id="2591" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:969  %sub_ln167_114 = sub i11 0, %zext_ln167_197

]]></Node>
<StgValue><ssdm name="sub_ln167_114"/></StgValue>
</operation>

<operation id="2592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:970  %sext_ln167_142 = sext i11 %sub_ln167_114 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_142"/></StgValue>
</operation>

<operation id="2593" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:971  %select_ln167_120 = select i1 %trunc_ln147_1, i13 %sub_ln167_134, i13 %sext_ln167_142

]]></Node>
<StgValue><ssdm name="select_ln167_120"/></StgValue>
</operation>

<operation id="2594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:972  %sext_ln167_143 = sext i13 %select_ln167_120 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_143"/></StgValue>
</operation>

<operation id="2595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:973  %zext_ln167_198 = zext i8 %select_ln149_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_198"/></StgValue>
</operation>

<operation id="2596" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:974  %sub_ln167_115 = sub i9 0, %zext_ln167_192

]]></Node>
<StgValue><ssdm name="sub_ln167_115"/></StgValue>
</operation>

<operation id="2597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:975  %sext_ln167_144 = sext i9 %sub_ln167_115 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_144"/></StgValue>
</operation>

<operation id="2598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:976  %zext_ln167_199 = zext i10 %shl_ln167_61 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_199"/></StgValue>
</operation>

<operation id="2599" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:977  %sub_ln167_116 = sub i13 %zext_ln167_193, %zext_ln167_199

]]></Node>
<StgValue><ssdm name="sub_ln167_116"/></StgValue>
</operation>

<operation id="2600" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:978  %select_ln167_121 = select i1 %trunc_ln147_1, i13 %sub_ln167_116, i13 %sext_ln167_144

]]></Node>
<StgValue><ssdm name="select_ln167_121"/></StgValue>
</operation>

<operation id="2601" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:979  %sext_ln167_145 = sext i13 %select_ln167_121 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_145"/></StgValue>
</operation>

<operation id="2602" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:980  %sext_ln167_146 = sext i11 %sub_ln167_114 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_146"/></StgValue>
</operation>

<operation id="2603" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:981  %sub_ln167_118 = sub i12 %sext_ln167_146, %zext_ln167_198

]]></Node>
<StgValue><ssdm name="sub_ln167_118"/></StgValue>
</operation>

<operation id="2604" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:982  %zext_ln167_200 = zext i9 %shl_ln167_60 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_200"/></StgValue>
</operation>

<operation id="2605" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:983  %sub_ln167_119 = sub i10 0, %zext_ln167_200

]]></Node>
<StgValue><ssdm name="sub_ln167_119"/></StgValue>
</operation>

<operation id="2606" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="12" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:984  %sext_ln167_147 = sext i10 %sub_ln167_119 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_147"/></StgValue>
</operation>

<operation id="2607" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:985  %select_ln167_122 = select i1 %trunc_ln147_1, i12 %sext_ln167_147, i12 %sub_ln167_118

]]></Node>
<StgValue><ssdm name="select_ln167_122"/></StgValue>
</operation>

<operation id="2608" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="16" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:986  %sext_ln167_148 = sext i12 %select_ln167_122 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_148"/></StgValue>
</operation>

<operation id="2609" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:990  %zext_ln167_201 = zext i8 %select_ln149_25 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_201"/></StgValue>
</operation>

<operation id="2610" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:991  %st = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_25, i3 0)

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="2611" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:992  %tmp_107 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_25, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2612" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:993  %zext_ln167_202 = zext i10 %tmp_107 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_202"/></StgValue>
</operation>

<operation id="2613" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:994  %select_ln167_132 = select i1 %trunc_ln147_1, i11 %st, i11 %zext_ln167_202

]]></Node>
<StgValue><ssdm name="select_ln167_132"/></StgValue>
</operation>

<operation id="2614" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:995  %zext_ln167_203 = zext i11 %select_ln167_132 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_203"/></StgValue>
</operation>

<operation id="2615" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:996  %sub_ln167_120 = sub i12 %zext_ln167_203, %zext_ln167_201

]]></Node>
<StgValue><ssdm name="sub_ln167_120"/></StgValue>
</operation>

<operation id="2616" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:998  %zext_ln167_204 = zext i8 %select_ln149_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_204"/></StgValue>
</operation>

<operation id="2617" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1000  %zext_ln167_205 = zext i11 %st to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_205"/></StgValue>
</operation>

<operation id="2618" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1001  %sub_ln167_121 = sub i12 0, %zext_ln167_205

]]></Node>
<StgValue><ssdm name="sub_ln167_121"/></StgValue>
</operation>

<operation id="2619" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1004  %shl_ln167_62 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_25, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_62"/></StgValue>
</operation>

<operation id="2620" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1005  %zext_ln167_206 = zext i12 %shl_ln167_62 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_206"/></StgValue>
</operation>

<operation id="2621" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1006  %sub_ln167_122 = sub i11 0, %zext_ln167_202

]]></Node>
<StgValue><ssdm name="sub_ln167_122"/></StgValue>
</operation>

<operation id="2622" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1007  %sext_ln167_151 = sext i11 %sub_ln167_122 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_151"/></StgValue>
</operation>

<operation id="2623" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1008  %select_ln167_125 = select i1 %trunc_ln147_1, i13 %sext_ln167_151, i13 %zext_ln167_206

]]></Node>
<StgValue><ssdm name="select_ln167_125"/></StgValue>
</operation>

<operation id="2624" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1009  %sub_ln167_123 = sub i13 %select_ln167_125, %zext_ln167_204

]]></Node>
<StgValue><ssdm name="sub_ln167_123"/></StgValue>
</operation>

<operation id="2625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1010  %sext_ln167_152 = sext i13 %sub_ln167_123 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_152"/></StgValue>
</operation>

<operation id="2626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1011  %shl_ln167_63 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_25, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_63"/></StgValue>
</operation>

<operation id="2627" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1012  %select_ln167_126 = select i1 %trunc_ln147_1, i9 %shl_ln167_63, i9 0

]]></Node>
<StgValue><ssdm name="select_ln167_126"/></StgValue>
</operation>

<operation id="2628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1013  %zext_ln167_207 = zext i9 %select_ln167_126 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_207"/></StgValue>
</operation>

<operation id="2629" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1014  %sub_ln167_124 = sub i13 %zext_ln167_207, %zext_ln167_206

]]></Node>
<StgValue><ssdm name="sub_ln167_124"/></StgValue>
</operation>

<operation id="2630" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1015  %sext_ln167_153 = sext i13 %sub_ln167_124 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_153"/></StgValue>
</operation>

<operation id="2631" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="12" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1016  %zext_ln167_208 = zext i10 %tmp_107 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_208"/></StgValue>
</operation>

<operation id="2632" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1017  %select_ln167_127 = select i1 %trunc_ln147_1, i12 %sub_ln167_121, i12 %zext_ln167_208

]]></Node>
<StgValue><ssdm name="select_ln167_127"/></StgValue>
</operation>

<operation id="2633" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="16" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1018  %sext_ln167_154 = sext i12 %select_ln167_127 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_154"/></StgValue>
</operation>

<operation id="2634" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1020  %tmp_77 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_0_0_load_2, i8 %l2_stripes_0_1_load_2, i8 %l2_stripes_0_2_load_2, i8 %l2_stripes_0_3_load_2, i8 %l2_stripes_0_4_load_2, i8 %l2_stripes_0_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2635" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1021  %select_ln149_26 = select i1 %trunc_ln147_1, i8 %tmp_76, i8 %tmp_77

]]></Node>
<StgValue><ssdm name="select_ln149_26"/></StgValue>
</operation>

<operation id="2636" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1022  %zext_ln167_209 = zext i8 %select_ln149_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_209"/></StgValue>
</operation>

<operation id="2637" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1023  %shl_ln167_64 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_26, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_64"/></StgValue>
</operation>

<operation id="2638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1024  %zext_ln167_210 = zext i12 %shl_ln167_64 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_210"/></StgValue>
</operation>

<operation id="2639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1025  %shl_ln167_65 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_26, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_65"/></StgValue>
</operation>

<operation id="2640" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1026  %zext_ln167_211 = zext i9 %shl_ln167_65 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_211"/></StgValue>
</operation>

<operation id="2641" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1027  %sub_ln167_126 = sub i13 %zext_ln167_211, %zext_ln167_210

]]></Node>
<StgValue><ssdm name="sub_ln167_126"/></StgValue>
</operation>

<operation id="2642" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1028  %select_ln167_128 = select i1 %trunc_ln147_1, i13 %sub_ln167_126, i13 %zext_ln167_209

]]></Node>
<StgValue><ssdm name="select_ln167_128"/></StgValue>
</operation>

<operation id="2643" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1029  %sext_ln167_155 = sext i13 %select_ln167_128 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_155"/></StgValue>
</operation>

<operation id="2644" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1031  %select_ln149_27 = select i1 %trunc_ln147_1, i8 %tmp_76, i8 %tmp_78

]]></Node>
<StgValue><ssdm name="select_ln149_27"/></StgValue>
</operation>

<operation id="2645" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1032  %zext_ln167_212 = zext i8 %select_ln149_27 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_212"/></StgValue>
</operation>

<operation id="2646" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1033  %shl_ln167_66 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_27, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_66"/></StgValue>
</operation>

<operation id="2647" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1034  %zext_ln167_213 = zext i9 %shl_ln167_66 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_213"/></StgValue>
</operation>

<operation id="2648" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1035  %sub_ln167_127 = sub i10 0, %zext_ln167_213

]]></Node>
<StgValue><ssdm name="sub_ln167_127"/></StgValue>
</operation>

<operation id="2649" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="12" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1036  %sext_ln167_156 = sext i10 %sub_ln167_127 to i12

]]></Node>
<StgValue><ssdm name="sext_ln167_156"/></StgValue>
</operation>

<operation id="2650" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1037  %shl_ln167_67 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_27, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_67"/></StgValue>
</operation>

<operation id="2651" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1038  %zext_ln167_214 = zext i10 %shl_ln167_67 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_214"/></StgValue>
</operation>

<operation id="2652" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1039  %add_ln167_28 = add i11 %zext_ln167_212, %zext_ln167_214

]]></Node>
<StgValue><ssdm name="add_ln167_28"/></StgValue>
</operation>

<operation id="2653" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1040  %zext_ln167_215 = zext i11 %add_ln167_28 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_215"/></StgValue>
</operation>

<operation id="2654" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1041  %select_ln167_129 = select i1 %trunc_ln147_1, i12 %zext_ln167_215, i12 %sext_ln167_156

]]></Node>
<StgValue><ssdm name="select_ln167_129"/></StgValue>
</operation>

<operation id="2655" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1042  %sext_ln167_157 = sext i12 %select_ln167_129 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_157"/></StgValue>
</operation>

<operation id="2656" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1043  %shl_ln167_68 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_27, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_68"/></StgValue>
</operation>

<operation id="2657" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1044  %zext_ln167_216 = zext i12 %shl_ln167_68 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_216"/></StgValue>
</operation>

<operation id="2658" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1045  %sub_ln167_128 = sub i13 0, %zext_ln167_216

]]></Node>
<StgValue><ssdm name="sub_ln167_128"/></StgValue>
</operation>

<operation id="2659" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1046  %shl_ln167_69 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_27, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_69"/></StgValue>
</operation>

<operation id="2660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1047  %zext_ln167_217 = zext i11 %shl_ln167_69 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_217"/></StgValue>
</operation>

<operation id="2661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1048  %zext_ln167_218 = zext i9 %shl_ln167_66 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_218"/></StgValue>
</operation>

<operation id="2662" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1049  %add_ln167_29 = add i12 %zext_ln167_218, %zext_ln167_217

]]></Node>
<StgValue><ssdm name="add_ln167_29"/></StgValue>
</operation>

<operation id="2663" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1050  %zext_ln167_219 = zext i12 %add_ln167_29 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_219"/></StgValue>
</operation>

<operation id="2664" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1051  %select_ln167_130 = select i1 %trunc_ln147_1, i13 %zext_ln167_219, i13 %sub_ln167_128

]]></Node>
<StgValue><ssdm name="select_ln167_130"/></StgValue>
</operation>

<operation id="2665" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1052  %sext_ln167_158 = sext i13 %select_ln167_130 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_158"/></StgValue>
</operation>

<operation id="2666" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1059  %sext_ln167_159 = sext i13 %mul_ln167_36 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_159"/></StgValue>
</operation>

<operation id="2667" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1064  %add_ln167_33 = add i13 %select_ln167_92, %mul_ln167_32

]]></Node>
<StgValue><ssdm name="add_ln167_33"/></StgValue>
</operation>

<operation id="2668" st_id="31" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1066  %add_ln167_34 = add i13 %mul_ln167_27, %select_ln167_62

]]></Node>
<StgValue><ssdm name="add_ln167_34"/></StgValue>
</operation>

<operation id="2669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1067  %sext_ln167_162 = sext i13 %add_ln167_34 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_162"/></StgValue>
</operation>

<operation id="2670" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1068  %add_ln167_35 = add i14 %sext_ln167_74, %sext_ln167_162

]]></Node>
<StgValue><ssdm name="add_ln167_35"/></StgValue>
</operation>

<operation id="2671" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1073  %add_ln167_38 = add i14 %sext_ln167, %sext_ln167_85

]]></Node>
<StgValue><ssdm name="add_ln167_38"/></StgValue>
</operation>

<operation id="2672" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1074  %sext_ln167_165 = sext i14 %add_ln167_38 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_165"/></StgValue>
</operation>

<operation id="2673" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1075  %add_ln167_39 = add i14 %sext_ln167_32, %zext_ln167_11

]]></Node>
<StgValue><ssdm name="add_ln167_39"/></StgValue>
</operation>

<operation id="2674" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1076  %add_ln167_40 = add i14 %sext_ln167_15, %add_ln167_39

]]></Node>
<StgValue><ssdm name="add_ln167_40"/></StgValue>
</operation>

<operation id="2675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1077  %sext_ln167_166 = sext i14 %add_ln167_40 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_166"/></StgValue>
</operation>

<operation id="2676" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1078  %add_ln167_41 = add i15 %sext_ln167_165, %sext_ln167_166

]]></Node>
<StgValue><ssdm name="add_ln167_41"/></StgValue>
</operation>

<operation id="2677" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1082  %add_ln167_43 = add i14 %sext_ln167_159, %sext_ln167_51

]]></Node>
<StgValue><ssdm name="add_ln167_43"/></StgValue>
</operation>

<operation id="2678" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1098  %shl_ln167_70 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_28, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_70"/></StgValue>
</operation>

<operation id="2679" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1105  %add_ln167_53 = add i14 %sext_ln167_128, %sext_ln167_152

]]></Node>
<StgValue><ssdm name="add_ln167_53"/></StgValue>
</operation>

<operation id="2680" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1108  %add_ln167_55 = add i14 %sext_ln167_110, %sext_ln167_118

]]></Node>
<StgValue><ssdm name="add_ln167_55"/></StgValue>
</operation>

<operation id="2681" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1109  %sext_ln167_175 = sext i14 %add_ln167_55 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_175"/></StgValue>
</operation>

<operation id="2682" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1110  %add_ln167_56 = add i14 %sext_ln167_92, %sext_ln167_69

]]></Node>
<StgValue><ssdm name="add_ln167_56"/></StgValue>
</operation>

<operation id="2683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1111  %sext_ln167_176 = sext i14 %add_ln167_56 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_176"/></StgValue>
</operation>

<operation id="2684" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1112  %add_ln167_57 = add i15 %sext_ln167_77, %sext_ln167_176

]]></Node>
<StgValue><ssdm name="add_ln167_57"/></StgValue>
</operation>

<operation id="2685" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1113  %add_ln167_58 = add i15 %sext_ln167_175, %add_ln167_57

]]></Node>
<StgValue><ssdm name="add_ln167_58"/></StgValue>
</operation>

<operation id="2686" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1116  %add_ln167_60 = add i12 %sub_ln167_2, %sext_ln167_88

]]></Node>
<StgValue><ssdm name="add_ln167_60"/></StgValue>
</operation>

<operation id="2687" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1118  %add_ln167_61 = add i14 %sext_ln167_35, %sext_ln167_8

]]></Node>
<StgValue><ssdm name="add_ln167_61"/></StgValue>
</operation>

<operation id="2688" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1123  %add_ln167_64 = add i14 %sext_ln167_42, %sext_ln167_27

]]></Node>
<StgValue><ssdm name="add_ln167_64"/></StgValue>
</operation>

<operation id="2689" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1134  %add_ln167_70 = add i16 %sext_ln167_140, %l2_kernel_sums_3_loa

]]></Node>
<StgValue><ssdm name="add_ln167_70"/></StgValue>
</operation>

<operation id="2690" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1135  %add_ln167_71 = add i14 %sext_ln167_129, %sext_ln167_153

]]></Node>
<StgValue><ssdm name="add_ln167_71"/></StgValue>
</operation>

<operation id="2691" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1136  %sext_ln167_184 = sext i14 %add_ln167_71 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_184"/></StgValue>
</operation>

<operation id="2692" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1137  %add_ln167_72 = add i16 %add_ln167_70, %sext_ln167_184

]]></Node>
<StgValue><ssdm name="add_ln167_72"/></StgValue>
</operation>

<operation id="2693" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1138  %add_ln167_73 = add i13 %select_ln167_95, %sext_ln167_120

]]></Node>
<StgValue><ssdm name="add_ln167_73"/></StgValue>
</operation>

<operation id="2694" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1139  %sext_ln167_185 = sext i13 %add_ln167_73 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_185"/></StgValue>
</operation>

<operation id="2695" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1140  %add_ln167_74 = add i13 %sext_ln167_93, %zext_ln167_100

]]></Node>
<StgValue><ssdm name="add_ln167_74"/></StgValue>
</operation>

<operation id="2696" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1141  %sext_ln167_186 = sext i13 %add_ln167_74 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_186"/></StgValue>
</operation>

<operation id="2697" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1142  %add_ln167_75 = add i14 %sext_ln167_79, %sext_ln167_186

]]></Node>
<StgValue><ssdm name="add_ln167_75"/></StgValue>
</operation>

<operation id="2698" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1143  %sext_ln167_187 = sext i14 %add_ln167_75 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_187"/></StgValue>
</operation>

<operation id="2699" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1144  %add_ln167_76 = add i15 %sext_ln167_185, %sext_ln167_187

]]></Node>
<StgValue><ssdm name="add_ln167_76"/></StgValue>
</operation>

<operation id="2700" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1147  %add_ln167_78 = add i13 %sext_ln167_3, %sext_ln167_89

]]></Node>
<StgValue><ssdm name="add_ln167_78"/></StgValue>
</operation>

<operation id="2701" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1149  %add_ln167_79 = add i13 %sub_ln167_27, %sext_ln167_10

]]></Node>
<StgValue><ssdm name="add_ln167_79"/></StgValue>
</operation>

<operation id="2702" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1150  %sext_ln167_190 = sext i13 %add_ln167_79 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_190"/></StgValue>
</operation>

<operation id="2703" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1151  %add_ln167_80 = add i14 %sext_ln167_19, %sext_ln167_190

]]></Node>
<StgValue><ssdm name="add_ln167_80"/></StgValue>
</operation>

<operation id="2704" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1154  %add_ln167_82 = add i13 %select_ln167_41, %sext_ln167_28

]]></Node>
<StgValue><ssdm name="add_ln167_82"/></StgValue>
</operation>

<operation id="2705" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1164  %shl_ln167_71 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_28, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_71"/></StgValue>
</operation>

<operation id="2706" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1165  %zext_ln167_223 = zext i12 %shl_ln167_71 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_223"/></StgValue>
</operation>

<operation id="2707" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1166  %zext_ln167_224 = zext i9 %shl_ln167_70 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_224"/></StgValue>
</operation>

<operation id="2708" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1167  %sub_ln167_130 = sub i13 %zext_ln167_223, %zext_ln167_224

]]></Node>
<StgValue><ssdm name="sub_ln167_130"/></StgValue>
</operation>

<operation id="2709" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1168  %sub_ln167_135 = sub i13 %zext_ln167_220, %zext_ln167_223

]]></Node>
<StgValue><ssdm name="sub_ln167_135"/></StgValue>
</operation>

<operation id="2710" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1169  %select_ln167_135 = select i1 %trunc_ln147_1, i13 %sub_ln167_135, i13 %sub_ln167_130

]]></Node>
<StgValue><ssdm name="select_ln167_135"/></StgValue>
</operation>

<operation id="2711" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1170  %sext_ln167_196 = sext i13 %select_ln167_135 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_196"/></StgValue>
</operation>

<operation id="2712" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1171  %add_ln167_88 = add i16 %sext_ln167_154, %l2_kernel_sums_4_loa

]]></Node>
<StgValue><ssdm name="add_ln167_88"/></StgValue>
</operation>

<operation id="2713" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1172  %add_ln167_89 = add i14 %sext_ln167_131, %sext_ln167_141

]]></Node>
<StgValue><ssdm name="add_ln167_89"/></StgValue>
</operation>

<operation id="2714" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1175  %add_ln167_91 = add i13 %zext_ln167_120, %select_ln167_104

]]></Node>
<StgValue><ssdm name="add_ln167_91"/></StgValue>
</operation>

<operation id="2715" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1176  %sext_ln167_198 = sext i13 %add_ln167_91 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_198"/></StgValue>
</operation>

<operation id="2716" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1177  %add_ln167_92 = add i14 %sext_ln167_94, %sext_ln167_113

]]></Node>
<StgValue><ssdm name="add_ln167_92"/></StgValue>
</operation>

<operation id="2717" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1178  %add_ln167_93 = add i14 %sext_ln167_80, %add_ln167_92

]]></Node>
<StgValue><ssdm name="add_ln167_93"/></StgValue>
</operation>

<operation id="2718" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1179  %sext_ln167_199 = sext i14 %add_ln167_93 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_199"/></StgValue>
</operation>

<operation id="2719" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1180  %add_ln167_94 = add i15 %sext_ln167_198, %sext_ln167_199

]]></Node>
<StgValue><ssdm name="add_ln167_94"/></StgValue>
</operation>

<operation id="2720" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1183  %add_ln167_96 = add i14 %sext_ln167_29, %sext_ln167_11

]]></Node>
<StgValue><ssdm name="add_ln167_96"/></StgValue>
</operation>

<operation id="2721" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1184  %sext_ln167_201 = sext i14 %add_ln167_96 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_201"/></StgValue>
</operation>

<operation id="2722" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1185  %add_ln167_97 = add i14 %sext_ln167_36, %sext_ln167_45

]]></Node>
<StgValue><ssdm name="add_ln167_97"/></StgValue>
</operation>

<operation id="2723" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1186  %sext_ln167_202 = sext i14 %add_ln167_97 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_202"/></StgValue>
</operation>

<operation id="2724" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1187  %add_ln167_98 = add i15 %sext_ln167_20, %sext_ln167_202

]]></Node>
<StgValue><ssdm name="add_ln167_98"/></StgValue>
</operation>

<operation id="2725" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1188  %add_ln167_99 = add i15 %sext_ln167_201, %add_ln167_98

]]></Node>
<StgValue><ssdm name="add_ln167_99"/></StgValue>
</operation>

<operation id="2726" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1190  %add_ln167_100 = add i14 %sext_ln167_71, %sext_ln167_56

]]></Node>
<StgValue><ssdm name="add_ln167_100"/></StgValue>
</operation>

<operation id="2727" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1191  %sext_ln167_204 = sext i14 %add_ln167_100 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_204"/></StgValue>
</operation>

<operation id="2728" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1192  %add_ln167_101 = add i14 %zext_ln167_5, %sext_ln167_196

]]></Node>
<StgValue><ssdm name="add_ln167_101"/></StgValue>
</operation>

<operation id="2729" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1193  %add_ln167_102 = add i14 %sext_ln167_64, %add_ln167_101

]]></Node>
<StgValue><ssdm name="add_ln167_102"/></StgValue>
</operation>

<operation id="2730" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1194  %sext_ln167_205 = sext i14 %add_ln167_102 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_205"/></StgValue>
</operation>

<operation id="2731" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1195  %add_ln167_103 = add i15 %sext_ln167_204, %sext_ln167_205

]]></Node>
<StgValue><ssdm name="add_ln167_103"/></StgValue>
</operation>

<operation id="2732" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1199  %select_ln167_136 = select i1 %trunc_ln147_1, i13 %zext_ln167_224, i13 %sub_ln167_135

]]></Node>
<StgValue><ssdm name="select_ln167_136"/></StgValue>
</operation>

<operation id="2733" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1200  %sext_ln167_207 = sext i13 %select_ln167_136 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_207"/></StgValue>
</operation>

<operation id="2734" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1201  %add_ln167_106 = add i16 %sext_ln167_143, %l2_kernel_sums_5_loa

]]></Node>
<StgValue><ssdm name="add_ln167_106"/></StgValue>
</operation>

<operation id="2735" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1202  %add_ln167_107 = add i14 %sext_ln167_132, %sext_ln167_155

]]></Node>
<StgValue><ssdm name="add_ln167_107"/></StgValue>
</operation>

<operation id="2736" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1205  %add_ln167_109 = add i14 %sext_ln167_114, %sext_ln167_121

]]></Node>
<StgValue><ssdm name="add_ln167_109"/></StgValue>
</operation>

<operation id="2737" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1206  %sext_ln167_209 = sext i14 %add_ln167_109 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_209"/></StgValue>
</operation>

<operation id="2738" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1207  %add_ln167_110 = add i13 %zext_ln167_133, %select_ln167_66

]]></Node>
<StgValue><ssdm name="add_ln167_110"/></StgValue>
</operation>

<operation id="2739" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1208  %sext_ln167_210 = sext i13 %add_ln167_110 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_210"/></StgValue>
</operation>

<operation id="2740" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1209  %add_ln167_111 = add i14 %sext_ln167_81, %sext_ln167_210

]]></Node>
<StgValue><ssdm name="add_ln167_111"/></StgValue>
</operation>

<operation id="2741" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1210  %sext_ln167_211 = sext i14 %add_ln167_111 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_211"/></StgValue>
</operation>

<operation id="2742" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1211  %add_ln167_112 = add i15 %sext_ln167_209, %sext_ln167_211

]]></Node>
<StgValue><ssdm name="add_ln167_112"/></StgValue>
</operation>

<operation id="2743" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1214  %add_ln167_114 = add i14 %sext_ln167_5, %sext_ln167_90

]]></Node>
<StgValue><ssdm name="add_ln167_114"/></StgValue>
</operation>

<operation id="2744" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1215  %sext_ln167_213 = sext i14 %add_ln167_114 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_213"/></StgValue>
</operation>

<operation id="2745" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1216  %add_ln167_115 = add i14 %sext_ln167_37, %sext_ln167_12

]]></Node>
<StgValue><ssdm name="add_ln167_115"/></StgValue>
</operation>

<operation id="2746" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1217  %add_ln167_116 = add i14 %sext_ln167_22, %add_ln167_115

]]></Node>
<StgValue><ssdm name="add_ln167_116"/></StgValue>
</operation>

<operation id="2747" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1218  %sext_ln167_214 = sext i14 %add_ln167_116 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_214"/></StgValue>
</operation>

<operation id="2748" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1219  %add_ln167_117 = add i15 %sext_ln167_213, %sext_ln167_214

]]></Node>
<StgValue><ssdm name="add_ln167_117"/></StgValue>
</operation>

<operation id="2749" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1221  %add_ln167_118 = add i14 %sext_ln167_46, %sext_ln167_30

]]></Node>
<StgValue><ssdm name="add_ln167_118"/></StgValue>
</operation>

<operation id="2750" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1222  %sext_ln167_216 = sext i14 %add_ln167_118 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_216"/></StgValue>
</operation>

<operation id="2751" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1223  %add_ln167_119 = add i14 %sext_ln167_207, %sext_ln167_57

]]></Node>
<StgValue><ssdm name="add_ln167_119"/></StgValue>
</operation>

<operation id="2752" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1224  %add_ln167_120 = add i14 %zext_ln167_91, %add_ln167_119

]]></Node>
<StgValue><ssdm name="add_ln167_120"/></StgValue>
</operation>

<operation id="2753" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1225  %sext_ln167_217 = sext i14 %add_ln167_120 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_217"/></StgValue>
</operation>

<operation id="2754" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1226  %add_ln167_121 = add i15 %sext_ln167_216, %sext_ln167_217

]]></Node>
<StgValue><ssdm name="add_ln167_121"/></StgValue>
</operation>

<operation id="2755" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1232  %select_ln149_29 = select i1 %trunc_ln147_1, i8 %tmp_81, i8 %tmp_82

]]></Node>
<StgValue><ssdm name="select_ln149_29"/></StgValue>
</operation>

<operation id="2756" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1233  %shl_ln167_72 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_29, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_72"/></StgValue>
</operation>

<operation id="2757" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2982" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1234  %zext_ln167_225 = zext i12 %shl_ln167_72 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_225"/></StgValue>
</operation>

<operation id="2758" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1235  %shl_ln167_73 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_29, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_73"/></StgValue>
</operation>

<operation id="2759" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1236  %zext_ln167_226 = zext i10 %shl_ln167_73 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_226"/></StgValue>
</operation>

<operation id="2760" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1237  %sub_ln167_131 = sub i13 %zext_ln167_225, %zext_ln167_226

]]></Node>
<StgValue><ssdm name="sub_ln167_131"/></StgValue>
</operation>

<operation id="2761" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1238  %sext_ln167_219 = sext i13 %sub_ln167_131 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_219"/></StgValue>
</operation>

<operation id="2762" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2987" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1239  %add_ln167_124 = add i14 %sext_ln167_157, %sext_ln167_145

]]></Node>
<StgValue><ssdm name="add_ln167_124"/></StgValue>
</operation>

<operation id="2763" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1240  %add_ln167_125 = add i14 %sext_ln167_123, %sext_ln167_134

]]></Node>
<StgValue><ssdm name="add_ln167_125"/></StgValue>
</operation>

<operation id="2764" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2989" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1241  %add_ln167_126 = add i14 %add_ln167_124, %add_ln167_125

]]></Node>
<StgValue><ssdm name="add_ln167_126"/></StgValue>
</operation>

<operation id="2765" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2991" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1243  %add_ln167_127 = add i14 %sext_ln167_83, %sext_ln167_115

]]></Node>
<StgValue><ssdm name="add_ln167_127"/></StgValue>
</operation>

<operation id="2766" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1251  %add_ln167_132 = add i16 %sext_ln167_13, %sub_ln167_4

]]></Node>
<StgValue><ssdm name="add_ln167_132"/></StgValue>
</operation>

<operation id="2767" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1252  %add_ln167_133 = add i13 %sext_ln167_24, %sext_ln167_31

]]></Node>
<StgValue><ssdm name="add_ln167_133"/></StgValue>
</operation>

<operation id="2768" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1253  %sext_ln167_224 = sext i13 %add_ln167_133 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_224"/></StgValue>
</operation>

<operation id="2769" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1254  %add_ln167_134 = add i16 %add_ln167_132, %sext_ln167_224

]]></Node>
<StgValue><ssdm name="add_ln167_134"/></StgValue>
</operation>

<operation id="2770" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1255  %add_ln167_135 = add i14 %sext_ln167_39, %sext_ln167_48

]]></Node>
<StgValue><ssdm name="add_ln167_135"/></StgValue>
</operation>

<operation id="2771" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1256  %sext_ln167_225 = sext i14 %add_ln167_135 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_225"/></StgValue>
</operation>

<operation id="2772" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1257  %add_ln167_136 = add i14 %sext_ln167_219, %sext_ln167_58

]]></Node>
<StgValue><ssdm name="add_ln167_136"/></StgValue>
</operation>

<operation id="2773" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1258  %add_ln167_137 = add i14 %sext_ln167_66, %add_ln167_136

]]></Node>
<StgValue><ssdm name="add_ln167_137"/></StgValue>
</operation>

<operation id="2774" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1259  %sext_ln167_226 = sext i14 %add_ln167_137 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_226"/></StgValue>
</operation>

<operation id="2775" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1260  %add_ln167_138 = add i15 %sext_ln167_225, %sext_ln167_226

]]></Node>
<StgValue><ssdm name="add_ln167_138"/></StgValue>
</operation>

<operation id="2776" st_id="31" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1264  %tmp_83 = call i8 @_ssdm_op_Mux.ap_auto.6i8.i3(i8 %l2_stripes_1_0_load_2, i8 %l2_stripes_1_1_load_2, i8 %l2_stripes_1_2_load_2, i8 %l2_stripes_1_3_load_2, i8 %l2_stripes_1_4_load_2, i8 %l2_stripes_1_5_load_2, i3 %select_ln157_2)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2777" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1265  %select_ln149_30 = select i1 %trunc_ln147_1, i8 %tmp_81, i8 %tmp_83

]]></Node>
<StgValue><ssdm name="select_ln149_30"/></StgValue>
</operation>

<operation id="2778" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1274  %add_ln167_141 = add i16 %sext_ln167_148, %l2_kernel_sums_7_loa

]]></Node>
<StgValue><ssdm name="add_ln167_141"/></StgValue>
</operation>

<operation id="2779" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1276  %sext_ln167_230 = sext i14 %add_ln167_142 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_230"/></StgValue>
</operation>

<operation id="2780" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1277  %add_ln167_143 = add i15 %sext_ln167_158, %sext_ln167_230

]]></Node>
<StgValue><ssdm name="add_ln167_143"/></StgValue>
</operation>

<operation id="2781" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1278  %sext_ln167_231 = sext i15 %add_ln167_143 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_231"/></StgValue>
</operation>

<operation id="2782" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1279  %add_ln167_144 = add i16 %add_ln167_141, %sext_ln167_231

]]></Node>
<StgValue><ssdm name="add_ln167_144"/></StgValue>
</operation>

<operation id="2783" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1288  %add_ln167_151 = add i13 %zext_ln167_164, %select_ln167_61

]]></Node>
<StgValue><ssdm name="add_ln167_151"/></StgValue>
</operation>

<operation id="2784" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1289  %sext_ln167_235 = sext i13 %add_ln167_151 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_235"/></StgValue>
</operation>

<operation id="2785" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1290  %add_ln167_152 = add i13 %select_ln167_21, %zext_ln167_163

]]></Node>
<StgValue><ssdm name="add_ln167_152"/></StgValue>
</operation>

<operation id="2786" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1291  %add_ln167_153 = add i13 %sext_ln167_117, %add_ln167_152

]]></Node>
<StgValue><ssdm name="add_ln167_153"/></StgValue>
</operation>

<operation id="2787" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1292  %sext_ln167_236 = sext i13 %add_ln167_153 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_236"/></StgValue>
</operation>

<operation id="2788" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3041" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1293  %add_ln167_154 = add i14 %sext_ln167_235, %sext_ln167_236

]]></Node>
<StgValue><ssdm name="add_ln167_154"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2789" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:46  %l2_kernel_sums_0_loa = load i16* @l2_kernel_sums_0, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_0_loa"/></StgValue>
</operation>

<operation id="2790" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:53  %l2_kernel_sums_1_loa = load i16* @l2_kernel_sums_1, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_1_loa"/></StgValue>
</operation>

<operation id="2791" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:61  %l2_kernel_sums_2_loa = load i16* @l2_kernel_sums_2, align 2

]]></Node>
<StgValue><ssdm name="l2_kernel_sums_2_loa"/></StgValue>
</operation>

<operation id="2792" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:200  %sext_ln167_18 = sext i13 %select_ln167_16 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_18"/></StgValue>
</operation>

<operation id="2793" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:251  %mul_ln167_8 = mul i12 %zext_ln167_32, %select_ln167_33

]]></Node>
<StgValue><ssdm name="mul_ln167_8"/></StgValue>
</operation>

<operation id="2794" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:289  %add_ln167_3 = add i12 %zext_ln167_32, %zext_ln167_37

]]></Node>
<StgValue><ssdm name="add_ln167_3"/></StgValue>
</operation>

<operation id="2795" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:290  %select_ln167_29 = select i1 %trunc_ln147_1, i12 %add_ln167_3, i12 %zext_ln167_37

]]></Node>
<StgValue><ssdm name="select_ln167_29"/></StgValue>
</operation>

<operation id="2796" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:389  %zext_ln167_57 = zext i9 %select_ln167_38 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_57"/></StgValue>
</operation>

<operation id="2797" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:443  %zext_ln167_67 = zext i8 %select_ln149_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_67"/></StgValue>
</operation>

<operation id="2798" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:465  %sub_ln167_43 = sub i9 0, %zext_ln167_67

]]></Node>
<StgValue><ssdm name="sub_ln167_43"/></StgValue>
</operation>

<operation id="2799" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:503  %sext_ln167_61 = sext i13 %select_ln167_54 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_61"/></StgValue>
</operation>

<operation id="2800" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:573  %sext_ln167_72 = sext i12 %sub_ln167_67 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_72"/></StgValue>
</operation>

<operation id="2801" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:655  %mul_ln167_25 = mul i12 11, %zext_ln167_113

]]></Node>
<StgValue><ssdm name="mul_ln167_25"/></StgValue>
</operation>

<operation id="2802" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:656  %shl_ln167_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_31"/></StgValue>
</operation>

<operation id="2803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:657  %zext_ln167_122 = zext i9 %shl_ln167_31 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_122"/></StgValue>
</operation>

<operation id="2804" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:658  %select_ln167_82 = select i1 %trunc_ln147_1, i12 %zext_ln167_122, i12 %mul_ln167_25

]]></Node>
<StgValue><ssdm name="select_ln167_82"/></StgValue>
</operation>

<operation id="2805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:659  %zext_ln167_123 = zext i12 %select_ln167_82 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_123"/></StgValue>
</operation>

<operation id="2806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:701  %sext_ln167_96 = sext i12 %select_ln167_90 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_96"/></StgValue>
</operation>

<operation id="2807" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:734  %sext_ln167_100 = sext i13 %add_ln167_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_100"/></StgValue>
</operation>

<operation id="2808" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:735  %add_ln167_12 = add i16 %l2_kernel_sums_1_loa, %sext_ln167_100

]]></Node>
<StgValue><ssdm name="add_ln167_12"/></StgValue>
</operation>

<operation id="2809" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:741  %sext_ln167_103 = sext i14 %add_ln167_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_103"/></StgValue>
</operation>

<operation id="2810" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:742  %add_ln167_16 = add i16 %add_ln167_12, %sext_ln167_103

]]></Node>
<StgValue><ssdm name="add_ln167_16"/></StgValue>
</operation>

<operation id="2811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:746  %sext_ln167_105 = sext i14 %add_ln167_18 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_105"/></StgValue>
</operation>

<operation id="2812" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:748  %sext_ln167_106 = sext i14 %add_ln167_19 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_106"/></StgValue>
</operation>

<operation id="2813" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:750  %sext_ln167_107 = sext i13 %add_ln167_20 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_107"/></StgValue>
</operation>

<operation id="2814" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:751  %add_ln167_21 = add i15 %sext_ln167_106, %sext_ln167_107

]]></Node>
<StgValue><ssdm name="add_ln167_21"/></StgValue>
</operation>

<operation id="2815" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:752  %add_ln167_22 = add i15 %sext_ln167_105, %add_ln167_21

]]></Node>
<StgValue><ssdm name="add_ln167_22"/></StgValue>
</operation>

<operation id="2816" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:753  %sext_ln167_108 = sext i15 %add_ln167_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_108"/></StgValue>
</operation>

<operation id="2817" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:754  %add_ln167_23 = add i16 %add_ln167_16, %sext_ln167_108

]]></Node>
<StgValue><ssdm name="add_ln167_23"/></StgValue>
</operation>

<operation id="2818" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:857  %shl_ln167_48 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_48"/></StgValue>
</operation>

<operation id="2819" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:858  %zext_ln167_165 = zext i9 %shl_ln167_48 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_165"/></StgValue>
</operation>

<operation id="2820" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:859  %sub_ln167_100 = sub i10 0, %zext_ln167_165

]]></Node>
<StgValue><ssdm name="sub_ln167_100"/></StgValue>
</operation>

<operation id="2821" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:860  %select_ln167_108 = select i1 %trunc_ln147_1, i10 %zext_ln167_165, i10 %sub_ln167_100

]]></Node>
<StgValue><ssdm name="select_ln167_108"/></StgValue>
</operation>

<operation id="2822" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:861  %sext_ln167_124 = sext i10 %select_ln167_108 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_124"/></StgValue>
</operation>

<operation id="2823" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:923  %zext_ln167_181 = zext i8 %select_ln149_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_181"/></StgValue>
</operation>

<operation id="2824" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="11" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:924  %zext_ln167_182 = zext i8 %select_ln149_22 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_182"/></StgValue>
</operation>

<operation id="2825" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:925  %shl_ln167_55 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_22, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_55"/></StgValue>
</operation>

<operation id="2826" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:926  %zext_ln167_183 = zext i11 %shl_ln167_55 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_183"/></StgValue>
</operation>

<operation id="2827" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:927  %sub_ln167_111 = sub i12 %zext_ln167_183, %zext_ln167_181

]]></Node>
<StgValue><ssdm name="sub_ln167_111"/></StgValue>
</operation>

<operation id="2828" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:928  %sext_ln167_136 = sext i12 %sub_ln167_111 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_136"/></StgValue>
</operation>

<operation id="2829" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:929  %shl_ln167_56 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_22, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_56"/></StgValue>
</operation>

<operation id="2830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:930  %zext_ln167_184 = zext i12 %shl_ln167_56 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_184"/></StgValue>
</operation>

<operation id="2831" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader62.preheader.0.0_ifconv:931  %shl_ln167_57 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln149_22, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_57"/></StgValue>
</operation>

<operation id="2832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:932  %zext_ln167_185 = zext i10 %shl_ln167_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_185"/></StgValue>
</operation>

<operation id="2833" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:933  %sub_ln167_112 = sub i13 %zext_ln167_185, %zext_ln167_184

]]></Node>
<StgValue><ssdm name="sub_ln167_112"/></StgValue>
</operation>

<operation id="2834" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:934  %select_ln167_116 = select i1 %trunc_ln147_1, i13 %sub_ln167_112, i13 %sext_ln167_136

]]></Node>
<StgValue><ssdm name="select_ln167_116"/></StgValue>
</operation>

<operation id="2835" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:935  %sext_ln167_137 = sext i13 %select_ln167_116 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_137"/></StgValue>
</operation>

<operation id="2836" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:936  %shl_ln167_58 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_22, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_58"/></StgValue>
</operation>

<operation id="2837" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="11" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:939  %zext_ln167_187 = zext i10 %shl_ln167_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_187"/></StgValue>
</operation>

<operation id="2838" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:940  %sub_ln167_113 = sub i11 %zext_ln167_187, %zext_ln167_182

]]></Node>
<StgValue><ssdm name="sub_ln167_113"/></StgValue>
</operation>

<operation id="2839" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:941  %sext_ln167_138 = sext i11 %sub_ln167_113 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_138"/></StgValue>
</operation>

<operation id="2840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="12" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:942  %zext_ln167_188 = zext i9 %shl_ln167_58 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_188"/></StgValue>
</operation>

<operation id="2841" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:943  %add_ln167_26 = add i12 %zext_ln167_188, %zext_ln167_183

]]></Node>
<StgValue><ssdm name="add_ln167_26"/></StgValue>
</operation>

<operation id="2842" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:944  %zext_ln167_189 = zext i12 %add_ln167_26 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_189"/></StgValue>
</operation>

<operation id="2843" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:945  %select_ln167_118 = select i1 %trunc_ln147_1, i13 %zext_ln167_189, i13 %sext_ln167_138

]]></Node>
<StgValue><ssdm name="select_ln167_118"/></StgValue>
</operation>

<operation id="2844" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:946  %sext_ln167_139 = sext i13 %select_ln167_118 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_139"/></StgValue>
</operation>

<operation id="2845" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:997  %sext_ln167_149 = sext i12 %sub_ln167_120 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_149"/></StgValue>
</operation>

<operation id="2846" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1060  %add_ln167_30 = add i16 %sext_ln167_137, %l2_kernel_sums_0_loa

]]></Node>
<StgValue><ssdm name="add_ln167_30"/></StgValue>
</operation>

<operation id="2847" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1061  %add_ln167_31 = add i13 %sext_ln167_124, %sext_ln167_149

]]></Node>
<StgValue><ssdm name="add_ln167_31"/></StgValue>
</operation>

<operation id="2848" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1062  %sext_ln167_160 = sext i13 %add_ln167_31 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_160"/></StgValue>
</operation>

<operation id="2849" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1063  %add_ln167_32 = add i16 %add_ln167_30, %sext_ln167_160

]]></Node>
<StgValue><ssdm name="add_ln167_32"/></StgValue>
</operation>

<operation id="2850" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1065  %sext_ln167_161 = sext i13 %add_ln167_33 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_161"/></StgValue>
</operation>

<operation id="2851" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1069  %sext_ln167_163 = sext i14 %add_ln167_35 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_163"/></StgValue>
</operation>

<operation id="2852" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1070  %add_ln167_36 = add i15 %sext_ln167_161, %sext_ln167_163

]]></Node>
<StgValue><ssdm name="add_ln167_36"/></StgValue>
</operation>

<operation id="2853" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1071  %sext_ln167_164 = sext i15 %add_ln167_36 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_164"/></StgValue>
</operation>

<operation id="2854" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1072  %add_ln167_37 = add i16 %add_ln167_32, %sext_ln167_164

]]></Node>
<StgValue><ssdm name="add_ln167_37"/></StgValue>
</operation>

<operation id="2855" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1080  %add_ln167_42 = add i12 %zext_ln167_57, %mul_ln167_8

]]></Node>
<StgValue><ssdm name="add_ln167_42"/></StgValue>
</operation>

<operation id="2856" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="15" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1081  %zext_ln167_221 = zext i12 %add_ln167_42 to i15

]]></Node>
<StgValue><ssdm name="zext_ln167_221"/></StgValue>
</operation>

<operation id="2857" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1083  %sext_ln167_168 = sext i14 %add_ln167_43 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_168"/></StgValue>
</operation>

<operation id="2858" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1084  %add_ln167_44 = add i15 %sext_ln167_61, %sext_ln167_168

]]></Node>
<StgValue><ssdm name="add_ln167_44"/></StgValue>
</operation>

<operation id="2859" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1085  %add_ln167_45 = add i15 %zext_ln167_221, %add_ln167_44

]]></Node>
<StgValue><ssdm name="add_ln167_45"/></StgValue>
</operation>

<operation id="2860" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1089  %select_ln167_139 = select i1 %trunc_ln147_1, i13 -11, i13 -9

]]></Node>
<StgValue><ssdm name="select_ln167_139"/></StgValue>
</operation>

<operation id="2861" st_id="32" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1090  %mul_ln167_37 = mul i13 %zext_ln167_220, %select_ln167_139

]]></Node>
<StgValue><ssdm name="mul_ln167_37"/></StgValue>
</operation>

<operation id="2862" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1104  %add_ln167_52 = add i16 %sext_ln167_139, %l2_kernel_sums_2_loa

]]></Node>
<StgValue><ssdm name="add_ln167_52"/></StgValue>
</operation>

<operation id="2863" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1106  %sext_ln167_174 = sext i14 %add_ln167_53 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_174"/></StgValue>
</operation>

<operation id="2864" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1107  %add_ln167_54 = add i16 %add_ln167_52, %sext_ln167_174

]]></Node>
<StgValue><ssdm name="add_ln167_54"/></StgValue>
</operation>

<operation id="2865" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1114  %sext_ln167_177 = sext i15 %add_ln167_58 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_177"/></StgValue>
</operation>

<operation id="2866" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1115  %add_ln167_59 = add i16 %add_ln167_54, %sext_ln167_177

]]></Node>
<StgValue><ssdm name="add_ln167_59"/></StgValue>
</operation>

<operation id="2867" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="15" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1117  %sext_ln167_178 = sext i12 %add_ln167_60 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_178"/></StgValue>
</operation>

<operation id="2868" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1119  %sext_ln167_179 = sext i14 %add_ln167_61 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_179"/></StgValue>
</operation>

<operation id="2869" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1120  %add_ln167_62 = add i15 %sext_ln167_18, %sext_ln167_179

]]></Node>
<StgValue><ssdm name="add_ln167_62"/></StgValue>
</operation>

<operation id="2870" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1121  %add_ln167_63 = add i15 %sext_ln167_178, %add_ln167_62

]]></Node>
<StgValue><ssdm name="add_ln167_63"/></StgValue>
</operation>

<operation id="2871" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1132  %select_ln167_140 = select i1 %trunc_ln147_1, i13 -13, i13 11

]]></Node>
<StgValue><ssdm name="select_ln167_140"/></StgValue>
</operation>

<operation id="2872" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1173  %sext_ln167_197 = sext i14 %add_ln167_89 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_197"/></StgValue>
</operation>

<operation id="2873" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1174  %add_ln167_90 = add i16 %add_ln167_88, %sext_ln167_197

]]></Node>
<StgValue><ssdm name="add_ln167_90"/></StgValue>
</operation>

<operation id="2874" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1181  %sext_ln167_200 = sext i15 %add_ln167_94 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_200"/></StgValue>
</operation>

<operation id="2875" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1182  %add_ln167_95 = add i16 %add_ln167_90, %sext_ln167_200

]]></Node>
<StgValue><ssdm name="add_ln167_95"/></StgValue>
</operation>

<operation id="2876" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1189  %sext_ln167_203 = sext i15 %add_ln167_99 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_203"/></StgValue>
</operation>

<operation id="2877" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1196  %sext_ln167_206 = sext i15 %add_ln167_103 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_206"/></StgValue>
</operation>

<operation id="2878" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1197  %add_ln167_104 = add i16 %sext_ln167_203, %sext_ln167_206

]]></Node>
<StgValue><ssdm name="add_ln167_104"/></StgValue>
</operation>

<operation id="2879" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1198  %add_ln167_105 = add i16 %add_ln167_95, %add_ln167_104

]]></Node>
<StgValue><ssdm name="add_ln167_105"/></StgValue>
</operation>

<operation id="2880" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1203  %sext_ln167_208 = sext i14 %add_ln167_107 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_208"/></StgValue>
</operation>

<operation id="2881" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1204  %add_ln167_108 = add i16 %add_ln167_106, %sext_ln167_208

]]></Node>
<StgValue><ssdm name="add_ln167_108"/></StgValue>
</operation>

<operation id="2882" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1212  %sext_ln167_212 = sext i15 %add_ln167_112 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_212"/></StgValue>
</operation>

<operation id="2883" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1213  %add_ln167_113 = add i16 %add_ln167_108, %sext_ln167_212

]]></Node>
<StgValue><ssdm name="add_ln167_113"/></StgValue>
</operation>

<operation id="2884" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1220  %sext_ln167_215 = sext i15 %add_ln167_117 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_215"/></StgValue>
</operation>

<operation id="2885" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1227  %sext_ln167_218 = sext i15 %add_ln167_121 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_218"/></StgValue>
</operation>

<operation id="2886" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1228  %add_ln167_122 = add i16 %sext_ln167_215, %sext_ln167_218

]]></Node>
<StgValue><ssdm name="add_ln167_122"/></StgValue>
</operation>

<operation id="2887" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1229  %add_ln167_123 = add i16 %add_ln167_113, %add_ln167_122

]]></Node>
<StgValue><ssdm name="add_ln167_123"/></StgValue>
</operation>

<operation id="2888" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1245  %add_ln167_128 = add i14 %zext_ln167_123, %sext_ln167_96

]]></Node>
<StgValue><ssdm name="add_ln167_128"/></StgValue>
</operation>

<operation id="2889" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1246  %add_ln167_129 = add i14 %sext_ln167_72, %add_ln167_128

]]></Node>
<StgValue><ssdm name="add_ln167_129"/></StgValue>
</operation>

<operation id="2890" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1332  %select_ln173_4 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_105

]]></Node>
<StgValue><ssdm name="select_ln173_4"/></StgValue>
</operation>

<operation id="2891" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1333  %select_ln173_5 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_123

]]></Node>
<StgValue><ssdm name="select_ln173_5"/></StgValue>
</operation>

<operation id="2892" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3095" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1347  store i16 %select_ln173_5, i16* @l2_kernel_sums_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2893" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3096" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1348  store i16 %select_ln173_4, i16* @l2_kernel_sums_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2894" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:357  %select_ln167_37 = select i1 %trunc_ln147_1, i12 %add_ln167_5, i12 0

]]></Node>
<StgValue><ssdm name="select_ln167_37"/></StgValue>
</operation>

<operation id="2895" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:358  %zext_ln167_55 = zext i12 %select_ln167_37 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_55"/></StgValue>
</operation>

<operation id="2896" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:466  %select_ln167_49 = select i1 %trunc_ln147_1, i9 0, i9 %sub_ln167_43

]]></Node>
<StgValue><ssdm name="select_ln167_49"/></StgValue>
</operation>

<operation id="2897" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:467  %sext_ln167_54 = sext i9 %select_ln167_49 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_54"/></StgValue>
</operation>

<operation id="2898" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:486  %sext_ln167_59 = sext i13 %sub_ln167_59 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_59"/></StgValue>
</operation>

<operation id="2899" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="11" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:512  %zext_ln167_87 = zext i9 %shl_ln167_19 to i11

]]></Node>
<StgValue><ssdm name="zext_ln167_87"/></StgValue>
</operation>

<operation id="2900" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:516  %select_ln167_57 = select i1 %trunc_ln147_1, i11 %add_ln167_7, i11 %zext_ln167_87

]]></Node>
<StgValue><ssdm name="select_ln167_57"/></StgValue>
</operation>

<operation id="2901" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="13" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:517  %zext_ln167_89 = zext i11 %select_ln167_57 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_89"/></StgValue>
</operation>

<operation id="2902" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:574  %mul_ln167_19 = mul i13 -13, %zext_ln167_97

]]></Node>
<StgValue><ssdm name="mul_ln167_19"/></StgValue>
</operation>

<operation id="2903" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:575  %sext_ln167_73 = sext i13 %mul_ln167_19 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_73"/></StgValue>
</operation>

<operation id="2904" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="9" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:805  %zext_ln167_150 = zext i8 %select_ln149_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln167_150"/></StgValue>
</operation>

<operation id="2905" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader62.preheader.0.0_ifconv:806  %shl_ln167_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln149_16, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln167_41"/></StgValue>
</operation>

<operation id="2906" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:807  %select_ln167_101 = select i1 %trunc_ln147_1, i9 %zext_ln167_150, i9 %shl_ln167_41

]]></Node>
<StgValue><ssdm name="select_ln167_101"/></StgValue>
</operation>

<operation id="2907" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="16" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:808  %zext_ln167_151 = zext i9 %select_ln167_101 to i16

]]></Node>
<StgValue><ssdm name="zext_ln167_151"/></StgValue>
</operation>

<operation id="2908" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:809  %sub_ln167_92 = sub i16 %add_ln167_23, %zext_ln167_151

]]></Node>
<StgValue><ssdm name="sub_ln167_92"/></StgValue>
</operation>

<operation id="2909" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:937  %select_ln167_117 = select i1 %trunc_ln147_1, i9 0, i9 %shl_ln167_58

]]></Node>
<StgValue><ssdm name="select_ln167_117"/></StgValue>
</operation>

<operation id="2910" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="13" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:938  %zext_ln167_186 = zext i9 %select_ln167_117 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_186"/></StgValue>
</operation>

<operation id="2911" st_id="33" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:999  %mul_ln167_35 = mul i13 -11, %zext_ln167_204

]]></Node>
<StgValue><ssdm name="mul_ln167_35"/></StgValue>
</operation>

<operation id="2912" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1002  %sext_ln167_150 = sext i12 %sub_ln167_121 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_150"/></StgValue>
</operation>

<operation id="2913" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1003  %select_ln167_124 = select i1 %trunc_ln147_1, i13 %sext_ln167_150, i13 %mul_ln167_35

]]></Node>
<StgValue><ssdm name="select_ln167_124"/></StgValue>
</operation>

<operation id="2914" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1079  %sext_ln167_167 = sext i15 %add_ln167_41 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_167"/></StgValue>
</operation>

<operation id="2915" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1086  %sext_ln167_169 = sext i15 %add_ln167_45 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_169"/></StgValue>
</operation>

<operation id="2916" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1087  %add_ln167_46 = add i16 %sext_ln167_167, %sext_ln167_169

]]></Node>
<StgValue><ssdm name="add_ln167_46"/></StgValue>
</operation>

<operation id="2917" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1088  %add_ln167_47 = add i16 %add_ln167_37, %add_ln167_46

]]></Node>
<StgValue><ssdm name="add_ln167_47"/></StgValue>
</operation>

<operation id="2918" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1091  %sext_ln167_170 = sext i13 %mul_ln167_37 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_170"/></StgValue>
</operation>

<operation id="2919" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1092  %add_ln167_48 = add i13 %select_ln167_124, %zext_ln167_186

]]></Node>
<StgValue><ssdm name="add_ln167_48"/></StgValue>
</operation>

<operation id="2920" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1094  %add_ln167_49 = add i16 %sext_ln167_170, %sub_ln167_92

]]></Node>
<StgValue><ssdm name="add_ln167_49"/></StgValue>
</operation>

<operation id="2921" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1133  %mul_ln167_39 = mul i13 %zext_ln167_220, %select_ln167_140

]]></Node>
<StgValue><ssdm name="mul_ln167_39"/></StgValue>
</operation>

<operation id="2922" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1155  %sext_ln167_192 = sext i13 %add_ln167_82 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_192"/></StgValue>
</operation>

<operation id="2923" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1156  %add_ln167_83 = add i13 %mul_ln167_39, %sext_ln167_54

]]></Node>
<StgValue><ssdm name="add_ln167_83"/></StgValue>
</operation>

<operation id="2924" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1157  %add_ln167_84 = add i13 %zext_ln167_89, %add_ln167_83

]]></Node>
<StgValue><ssdm name="add_ln167_84"/></StgValue>
</operation>

<operation id="2925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1158  %sext_ln167_193 = sext i13 %add_ln167_84 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_193"/></StgValue>
</operation>

<operation id="2926" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1159  %add_ln167_85 = add i14 %sext_ln167_192, %sext_ln167_193

]]></Node>
<StgValue><ssdm name="add_ln167_85"/></StgValue>
</operation>

<operation id="2927" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="16" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1242  %sext_ln167_220 = sext i14 %add_ln167_126 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_220"/></StgValue>
</operation>

<operation id="2928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1244  %sext_ln167_221 = sext i14 %add_ln167_127 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_221"/></StgValue>
</operation>

<operation id="2929" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1247  %sext_ln167_222 = sext i14 %add_ln167_129 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_222"/></StgValue>
</operation>

<operation id="2930" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1248  %add_ln167_130 = add i15 %sext_ln167_221, %sext_ln167_222

]]></Node>
<StgValue><ssdm name="add_ln167_130"/></StgValue>
</operation>

<operation id="2931" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1249  %sext_ln167_223 = sext i15 %add_ln167_130 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_223"/></StgValue>
</operation>

<operation id="2932" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1250  %add_ln167_131 = add i16 %sext_ln167_220, %sext_ln167_223

]]></Node>
<StgValue><ssdm name="add_ln167_131"/></StgValue>
</operation>

<operation id="2933" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1261  %sext_ln167_227 = sext i15 %add_ln167_138 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_227"/></StgValue>
</operation>

<operation id="2934" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1262  %add_ln167_139 = add i16 %add_ln167_134, %sext_ln167_227

]]></Node>
<StgValue><ssdm name="add_ln167_139"/></StgValue>
</operation>

<operation id="2935" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1263  %add_ln167_140 = add i16 %add_ln167_131, %add_ln167_139

]]></Node>
<StgValue><ssdm name="add_ln167_140"/></StgValue>
</operation>

<operation id="2936" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1281  %sext_ln167_232 = sext i14 %add_ln167_146 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_232"/></StgValue>
</operation>

<operation id="2937" st_id="33" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1282  %add_ln167_147 = add i14 %sext_ln167_73, %sext_ln167_59

]]></Node>
<StgValue><ssdm name="add_ln167_147"/></StgValue>
</operation>

<operation id="2938" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1283  %add_ln167_148 = add i14 %zext_ln167_55, %add_ln167_147

]]></Node>
<StgValue><ssdm name="add_ln167_148"/></StgValue>
</operation>

<operation id="2939" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1284  %sext_ln167_233 = sext i14 %add_ln167_148 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_233"/></StgValue>
</operation>

<operation id="2940" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1285  %add_ln167_149 = add i15 %sext_ln167_232, %sext_ln167_233

]]></Node>
<StgValue><ssdm name="add_ln167_149"/></StgValue>
</operation>

<operation id="2941" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3076" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1328  %select_ln173 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_47

]]></Node>
<StgValue><ssdm name="select_ln173"/></StgValue>
</operation>

<operation id="2942" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1334  %select_ln173_6 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_140

]]></Node>
<StgValue><ssdm name="select_ln173_6"/></StgValue>
</operation>

<operation id="2943" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3094" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1346  store i16 %select_ln173_6, i16* @l2_kernel_sums_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2944" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3100" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1352  store i16 %select_ln173, i16* @l2_kernel_sums_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2945" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:464  %sext_ln167_53 = sext i12 %select_ln167_48 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_53"/></StgValue>
</operation>

<operation id="2946" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:511  %sext_ln167_63 = sext i13 %mul_ln167_15 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_63"/></StgValue>
</operation>

<operation id="2947" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:862  %zext_ln167_166 = zext i8 %select_ln149_19 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_166"/></StgValue>
</operation>

<operation id="2948" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="12" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:863  %zext_ln167_167 = zext i8 %select_ln149_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_167"/></StgValue>
</operation>

<operation id="2949" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:864  %shl_ln167_49 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_19, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_49"/></StgValue>
</operation>

<operation id="2950" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:865  %zext_ln167_168 = zext i11 %shl_ln167_49 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_168"/></StgValue>
</operation>

<operation id="2951" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:866  %add_ln167_25 = add i12 %zext_ln167_167, %zext_ln167_168

]]></Node>
<StgValue><ssdm name="add_ln167_25"/></StgValue>
</operation>

<operation id="2952" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:867  %zext_ln167_169 = zext i12 %add_ln167_25 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_169"/></StgValue>
</operation>

<operation id="2953" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader62.preheader.0.0_ifconv:868  %tmp_105 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %select_ln149_19, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2954" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:869  %zext_ln167_170 = zext i12 %tmp_105 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_170"/></StgValue>
</operation>

<operation id="2955" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:870  %sub_ln167_133 = sub i13 %zext_ln167_166, %zext_ln167_170

]]></Node>
<StgValue><ssdm name="sub_ln167_133"/></StgValue>
</operation>

<operation id="2956" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:871  %select_ln167_109 = select i1 %trunc_ln147_1, i13 %sub_ln167_133, i13 %zext_ln167_169

]]></Node>
<StgValue><ssdm name="select_ln167_109"/></StgValue>
</operation>

<operation id="2957" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:872  %sext_ln167_125 = sext i13 %select_ln167_109 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_125"/></StgValue>
</operation>

<operation id="2958" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="16" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1093  %sext_ln167_171 = sext i13 %add_ln167_48 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_171"/></StgValue>
</operation>

<operation id="2959" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1095  %add_ln167_50 = add i16 %sext_ln167_125, %add_ln167_49

]]></Node>
<StgValue><ssdm name="add_ln167_50"/></StgValue>
</operation>

<operation id="2960" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1096  %add_ln167_51 = add i16 %sext_ln167_171, %add_ln167_50

]]></Node>
<StgValue><ssdm name="add_ln167_51"/></StgValue>
</operation>

<operation id="2961" st_id="34" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1097  %mul_ln167_38 = mul i13 -11, %zext_ln167_220

]]></Node>
<StgValue><ssdm name="mul_ln167_38"/></StgValue>
</operation>

<operation id="2962" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="10" op_0_bw="9">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1099  %zext_ln167_222 = zext i9 %shl_ln167_70 to i10

]]></Node>
<StgValue><ssdm name="zext_ln167_222"/></StgValue>
</operation>

<operation id="2963" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1100  %sub_ln167_129 = sub i10 0, %zext_ln167_222

]]></Node>
<StgValue><ssdm name="sub_ln167_129"/></StgValue>
</operation>

<operation id="2964" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="13" op_0_bw="10">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1101  %sext_ln167_172 = sext i10 %sub_ln167_129 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_172"/></StgValue>
</operation>

<operation id="2965" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1102  %select_ln167_133 = select i1 %trunc_ln147_1, i13 %sext_ln167_172, i13 %mul_ln167_38

]]></Node>
<StgValue><ssdm name="select_ln167_133"/></StgValue>
</operation>

<operation id="2966" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1103  %sext_ln167_173 = sext i13 %select_ln167_133 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_173"/></StgValue>
</operation>

<operation id="2967" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1125  %add_ln167_65 = add i14 %sext_ln167_173, %sext_ln167_53

]]></Node>
<StgValue><ssdm name="add_ln167_65"/></StgValue>
</operation>

<operation id="2968" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1126  %add_ln167_66 = add i14 %sext_ln167_63, %add_ln167_65

]]></Node>
<StgValue><ssdm name="add_ln167_66"/></StgValue>
</operation>

<operation id="2969" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1145  %sext_ln167_188 = sext i15 %add_ln167_76 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_188"/></StgValue>
</operation>

<operation id="2970" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1146  %add_ln167_77 = add i16 %add_ln167_72, %sext_ln167_188

]]></Node>
<StgValue><ssdm name="add_ln167_77"/></StgValue>
</operation>

<operation id="2971" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1148  %sext_ln167_189 = sext i13 %add_ln167_78 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_189"/></StgValue>
</operation>

<operation id="2972" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1152  %sext_ln167_191 = sext i14 %add_ln167_80 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_191"/></StgValue>
</operation>

<operation id="2973" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1153  %add_ln167_81 = add i15 %sext_ln167_189, %sext_ln167_191

]]></Node>
<StgValue><ssdm name="add_ln167_81"/></StgValue>
</operation>

<operation id="2974" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1160  %sext_ln167_194 = sext i14 %add_ln167_85 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_194"/></StgValue>
</operation>

<operation id="2975" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1161  %add_ln167_86 = add i15 %add_ln167_81, %sext_ln167_194

]]></Node>
<StgValue><ssdm name="add_ln167_86"/></StgValue>
</operation>

<operation id="2976" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1162  %sext_ln167_195 = sext i15 %add_ln167_86 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_195"/></StgValue>
</operation>

<operation id="2977" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1163  %add_ln167_87 = add i16 %add_ln167_77, %sext_ln167_195

]]></Node>
<StgValue><ssdm name="add_ln167_87"/></StgValue>
</operation>

<operation id="2978" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1329  %select_ln173_1 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_51

]]></Node>
<StgValue><ssdm name="select_ln173_1"/></StgValue>
</operation>

<operation id="2979" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3079" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1331  %select_ln173_3 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_87

]]></Node>
<StgValue><ssdm name="select_ln173_3"/></StgValue>
</operation>

<operation id="2980" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3097" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1349  store i16 %select_ln173_3, i16* @l2_kernel_sums_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="2981" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3099" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1351  store i16 %select_ln173_1, i16* @l2_kernel_sums_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2982" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:148  %sext_ln167_14 = sext i13 %sub_ln167_10 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_14"/></StgValue>
</operation>

<operation id="2983" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="14" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:291  %zext_ln167_45 = zext i12 %select_ln167_29 to i14

]]></Node>
<StgValue><ssdm name="zext_ln167_45"/></StgValue>
</operation>

<operation id="2984" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1122  %sext_ln167_180 = sext i15 %add_ln167_63 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_180"/></StgValue>
</operation>

<operation id="2985" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1124  %sext_ln167_181 = sext i14 %add_ln167_64 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_181"/></StgValue>
</operation>

<operation id="2986" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1127  %sext_ln167_182 = sext i14 %add_ln167_66 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_182"/></StgValue>
</operation>

<operation id="2987" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1128  %add_ln167_67 = add i15 %sext_ln167_181, %sext_ln167_182

]]></Node>
<StgValue><ssdm name="add_ln167_67"/></StgValue>
</operation>

<operation id="2988" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1129  %sext_ln167_183 = sext i15 %add_ln167_67 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_183"/></StgValue>
</operation>

<operation id="2989" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1130  %add_ln167_68 = add i16 %sext_ln167_180, %sext_ln167_183

]]></Node>
<StgValue><ssdm name="add_ln167_68"/></StgValue>
</operation>

<operation id="2990" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1131  %add_ln167_69 = add i16 %add_ln167_59, %add_ln167_68

]]></Node>
<StgValue><ssdm name="add_ln167_69"/></StgValue>
</operation>

<operation id="2991" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="13" op_0_bw="8">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1266  %zext_ln167_227 = zext i8 %select_ln149_30 to i13

]]></Node>
<StgValue><ssdm name="zext_ln167_227"/></StgValue>
</operation>

<operation id="2992" st_id="35" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1267  %mul_ln167_40 = mul i13 11, %zext_ln167_227

]]></Node>
<StgValue><ssdm name="mul_ln167_40"/></StgValue>
</operation>

<operation id="2993" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1268  %shl_ln167_74 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %select_ln149_30, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln167_74"/></StgValue>
</operation>

<operation id="2994" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="12" op_0_bw="11">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1269  %zext_ln167_228 = zext i11 %shl_ln167_74 to i12

]]></Node>
<StgValue><ssdm name="zext_ln167_228"/></StgValue>
</operation>

<operation id="2995" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3018" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1270  %sub_ln167_132 = sub i12 0, %zext_ln167_228

]]></Node>
<StgValue><ssdm name="sub_ln167_132"/></StgValue>
</operation>

<operation id="2996" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="trunc_ln147_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="13" op_0_bw="12">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1271  %sext_ln167_228 = sext i12 %sub_ln167_132 to i13

]]></Node>
<StgValue><ssdm name="sext_ln167_228"/></StgValue>
</operation>

<operation id="2997" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3020" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1272  %select_ln167_137 = select i1 %trunc_ln147_1, i13 %sext_ln167_228, i13 %mul_ln167_40

]]></Node>
<StgValue><ssdm name="select_ln167_137"/></StgValue>
</operation>

<operation id="2998" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="14" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1273  %sext_ln167_229 = sext i13 %select_ln167_137 to i14

]]></Node>
<StgValue><ssdm name="sext_ln167_229"/></StgValue>
</operation>

<operation id="2999" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1297  %add_ln167_156 = add i14 %sext_ln167_229, %sext_ln167_14

]]></Node>
<StgValue><ssdm name="add_ln167_156"/></StgValue>
</operation>

<operation id="3000" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1298  %add_ln167_157 = add i14 %zext_ln167_45, %add_ln167_156

]]></Node>
<StgValue><ssdm name="add_ln167_157"/></StgValue>
</operation>

<operation id="3001" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1330  %select_ln173_2 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_69

]]></Node>
<StgValue><ssdm name="select_ln173_2"/></StgValue>
</operation>

<operation id="3002" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3098" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1350  store i16 %select_ln173_2, i16* @l2_kernel_sums_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="3003" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1286  %sext_ln167_234 = sext i15 %add_ln167_149 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_234"/></StgValue>
</operation>

<operation id="3004" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1287  %add_ln167_150 = add i16 %add_ln167_144, %sext_ln167_234

]]></Node>
<StgValue><ssdm name="add_ln167_150"/></StgValue>
</operation>

<operation id="3005" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1294  %sext_ln167_237 = sext i14 %add_ln167_154 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_237"/></StgValue>
</operation>

<operation id="3006" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3044" bw="15" op_0_bw="13">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1296  %sext_ln167_238 = sext i13 %add_ln167_155 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_238"/></StgValue>
</operation>

<operation id="3007" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="15" op_0_bw="14">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1299  %sext_ln167_239 = sext i14 %add_ln167_157 to i15

]]></Node>
<StgValue><ssdm name="sext_ln167_239"/></StgValue>
</operation>

<operation id="3008" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1300  %add_ln167_158 = add i15 %sext_ln167_238, %sext_ln167_239

]]></Node>
<StgValue><ssdm name="add_ln167_158"/></StgValue>
</operation>

<operation id="3009" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3049" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1301  %add_ln167_159 = add i15 %sext_ln167_237, %add_ln167_158

]]></Node>
<StgValue><ssdm name="add_ln167_159"/></StgValue>
</operation>

<operation id="3010" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="16" op_0_bw="15">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1302  %sext_ln167_240 = sext i15 %add_ln167_159 to i16

]]></Node>
<StgValue><ssdm name="sext_ln167_240"/></StgValue>
</operation>

<operation id="3011" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1303  %add_ln167_145 = add i16 %add_ln167_150, %sext_ln167_240

]]></Node>
<StgValue><ssdm name="add_ln167_145"/></StgValue>
</operation>

<operation id="3012" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1335  %select_ln173_7 = select i1 %trunc_ln147_1, i16 0, i16 %add_ln167_145

]]></Node>
<StgValue><ssdm name="select_ln173_7"/></StgValue>
</operation>

<operation id="3013" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3093" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader62.preheader.0.0_ifconv:1345  store i16 %select_ln173_7, i16* @l2_kernel_sums_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="3014" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %add_ln202 = add i8 %l2_read_row_offset_l, 2

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="3015" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %icmp_ln203 = icmp eq i8 %add_ln202, 6

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="3016" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
<literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:7  %select_ln203 = select i1 %icmp_ln203, i8 0, i8 %add_ln202

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="3017" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:10  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
