Timing Analyzer report for toolflow
Sun Apr  9 23:50:30 2023
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.3%      ;
;     Processor 3            ;  13.0%      ;
;     Processor 4            ;  11.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Sun Apr  9 23:50:06 2023 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 48.66 MHz ; 48.66 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -0.552 ; -0.552             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.337 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.790 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.618 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.625 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.552 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.019     ; 20.531     ;
; 0.094  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 20.244     ;
; 0.111  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 20.227     ;
; 0.288  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 20.050     ;
; 0.320  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 19.657     ;
; 0.408  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.930     ;
; 0.424  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 19.480     ;
; 0.491  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.017     ; 19.490     ;
; 0.499  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.839     ;
; 0.505  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.833     ;
; 0.514  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.828     ;
; 0.562  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.776     ;
; 0.567  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.775     ;
; 0.631  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.707     ;
; 0.667  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.671     ;
; 0.769  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 19.568     ;
; 0.792  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.546     ;
; 0.830  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 19.511     ;
; 0.835  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.503     ;
; 0.836  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 19.507     ;
; 0.855  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.483     ;
; 0.866  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 19.471     ;
; 0.888  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.005      ; 19.115     ;
; 0.937  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.405     ;
; 0.940  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.402     ;
; 0.948  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.963     ;
; 0.955  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.383     ;
; 0.966  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 19.370     ;
; 0.983  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 19.353     ;
; 1.091  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.251     ;
; 1.104  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 19.233     ;
; 1.121  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 18.789     ;
; 1.137  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.203     ;
; 1.154  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.186     ;
; 1.160  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 19.176     ;
; 1.181  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 19.157     ;
; 1.257  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 19.085     ;
; 1.277  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.005      ; 18.726     ;
; 1.280  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 19.056     ;
; 1.296  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 18.606     ;
; 1.331  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 19.009     ;
; 1.340  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 18.997     ;
; 1.371  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.965     ;
; 1.377  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 18.600     ;
; 1.377  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.959     ;
; 1.386  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.954     ;
; 1.434  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.902     ;
; 1.439  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.901     ;
; 1.451  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.889     ;
; 1.463  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.024      ; 18.559     ;
; 1.467  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 18.439     ;
; 1.503  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.833     ;
; 1.534  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.828     ;
; 1.539  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.797     ;
; 1.542  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.798     ;
; 1.548  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.792     ;
; 1.551  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.811     ;
; 1.557  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.346      ; 18.787     ;
; 1.566  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 18.776     ;
; 1.605  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.735     ;
; 1.610  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.346      ; 18.734     ;
; 1.638  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 18.697     ;
; 1.661  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.675     ;
; 1.663  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 18.679     ;
; 1.674  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.666     ;
; 1.702  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.024      ; 18.320     ;
; 1.702  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 18.637     ;
; 1.707  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.629     ;
; 1.708  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 18.633     ;
; 1.710  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.630     ;
; 1.723  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 18.177     ;
; 1.727  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.609     ;
; 1.728  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.634     ;
; 1.731  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 17.833     ;
; 1.738  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.337      ; 18.597     ;
; 1.745  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 18.593     ;
; 1.793  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 18.546     ;
; 1.809  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.531     ;
; 1.812  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.528     ;
; 1.816  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.524     ;
; 1.820  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 18.089     ;
; 1.827  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 18.509     ;
; 1.848  ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.514     ;
; 1.864  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 18.064     ;
; 1.868  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 17.743     ;
; 1.869  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.476     ;
; 1.873  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.345      ; 18.470     ;
; 1.878  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.462     ;
; 1.898  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.442     ;
; 1.908  ; mem:DMem|ram~43                                                                                                                                                                          ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 18.002     ;
; 1.920  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 18.419     ;
; 1.922  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 17.679     ;
; 1.923  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.439     ;
; 1.933  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 18.408     ;
; 1.939  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.423     ;
; 1.940  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.422     ;
; 1.945  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.364      ; 18.417     ;
; 1.947  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.953     ;
; 1.954  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.368      ; 18.412     ;
; 1.963  ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.342      ; 18.377     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.000      ;
; 0.343 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.006      ;
; 0.352 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.015      ;
; 0.356 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.019      ;
; 0.359 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.023      ;
; 0.375 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.035      ;
; 0.402 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.422 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.704      ;
; 0.435 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.704      ;
; 0.452 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.720      ;
; 0.456 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.723      ;
; 0.465 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.465 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.552 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[1]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.819      ;
; 0.578 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.844      ;
; 0.591 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.251      ;
; 0.602 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.619 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.903      ;
; 0.620 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.904      ;
; 0.623 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.906      ;
; 0.627 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.893      ;
; 0.628 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.894      ;
; 0.628 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.894      ;
; 0.630 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.912      ;
; 0.630 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.914      ;
; 0.638 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.296      ;
; 0.639 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.314      ;
; 0.640 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.314      ;
; 0.644 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.914      ;
; 0.654 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.328      ;
; 0.658 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.316      ;
; 0.661 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.928      ;
; 0.664 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.338      ;
; 0.665 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.310      ;
; 0.669 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.314      ;
; 0.671 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.345      ;
; 0.672 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.426      ; 1.320      ;
; 0.676 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.322      ;
; 0.678 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.352      ;
; 0.683 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.339      ;
; 0.684 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.426      ; 1.332      ;
; 0.692 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.337      ;
; 0.695 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.426      ; 1.343      ;
; 0.697 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.342      ;
; 0.700 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.349      ;
; 0.702 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.340      ;
; 0.703 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.970      ;
; 0.706 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.360      ;
; 0.715 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.379      ;
; 0.719 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.365      ;
; 0.726 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.373      ;
; 0.730 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.491      ; 1.407      ;
; 0.739 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.006      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.006      ;
; 0.740 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.006      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                           ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.007      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.007      ;
; 0.741 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.007      ;
; 0.742 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.007      ;
; 0.743 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.008      ;
; 0.744 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.425      ; 1.391      ;
; 0.744 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 1.382      ;
; 0.776 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.043      ;
; 0.777 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 1.059      ;
; 0.778 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.023      ; 1.023      ;
; 0.779 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 1.061      ;
; 0.780 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 1.062      ;
; 0.799 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.064      ;
; 0.807 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                                                                                                              ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.073      ;
; 0.811 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                               ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.097      ;
; 0.811 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.077      ;
; 0.823 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.003     ; 1.042      ;
; 0.825 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.091      ;
; 0.830 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.085      ; 1.101      ;
; 0.831 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.486      ;
; 0.839 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.074      ;
; 0.860 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.013     ; 1.069      ;
; 0.883 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.006      ; 1.111      ;
; 0.891 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.559      ;
; 0.894 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.543      ;
; 0.898 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.552      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
; 17.790 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.238      ; 2.370      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
; 1.618 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 2.197      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.81 MHz ; 52.81 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.064 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.348 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.961 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.460 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.644 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.064 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.004     ; 18.931     ;
; 1.758 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.556     ;
; 1.771 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.543     ;
; 1.861 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.007     ; 18.131     ;
; 1.888 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.426     ;
; 1.951 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 17.966     ;
; 1.962 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.352     ;
; 2.004 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.003     ; 17.992     ;
; 2.079 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.235     ;
; 2.083 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.231     ;
; 2.085 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 18.235     ;
; 2.096 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.218     ;
; 2.134 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 18.186     ;
; 2.150 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.164     ;
; 2.160 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.154     ;
; 2.229 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.084     ;
; 2.245 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 18.069     ;
; 2.315 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 18.006     ;
; 2.335 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.979     ;
; 2.348 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.965     ;
; 2.354 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.960     ;
; 2.362 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 17.957     ;
; 2.379 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.016      ; 17.636     ;
; 2.401 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.919     ;
; 2.447 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.867     ;
; 2.468 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.852     ;
; 2.512 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.412     ;
; 2.524 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.789     ;
; 2.555 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.756     ;
; 2.568 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.743     ;
; 2.579 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.741     ;
; 2.593 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 17.329     ;
; 2.660 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.654     ;
; 2.685 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.626     ;
; 2.695 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.625     ;
; 2.698 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.617     ;
; 2.711 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.604     ;
; 2.734 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.016      ; 17.281     ;
; 2.748 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 17.166     ;
; 2.759 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.552     ;
; 2.774 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 17.539     ;
; 2.817 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.007     ; 17.175     ;
; 2.828 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.487     ;
; 2.876 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.435     ;
; 2.880 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.431     ;
; 2.882 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 17.435     ;
; 2.891 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 17.027     ;
; 2.893 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.418     ;
; 2.902 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.413     ;
; 2.930 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 17.105     ;
; 2.931 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 17.386     ;
; 2.947 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.364     ;
; 2.957 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.354     ;
; 2.996 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.324     ;
; 3.019 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.296     ;
; 3.023 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.292     ;
; 3.025 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.296     ;
; 3.026 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 17.284     ;
; 3.036 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.279     ;
; 3.042 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.269     ;
; 3.073 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 17.261     ;
; 3.074 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.247     ;
; 3.086 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 17.248     ;
; 3.090 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.225     ;
; 3.090 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.230     ;
; 3.093 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.036      ; 16.942     ;
; 3.100 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.215     ;
; 3.112 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 17.206     ;
; 3.132 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.179     ;
; 3.145 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 17.165     ;
; 3.146 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:25:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.387     ; 16.466     ;
; 3.151 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.160     ;
; 3.159 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 17.157     ;
; 3.169 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.145     ;
; 3.184 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.130     ;
; 3.185 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.130     ;
; 3.198 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 17.119     ;
; 3.203 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 17.131     ;
; 3.244 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.312      ; 17.067     ;
; 3.255 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.067     ;
; 3.265 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 17.052     ;
; 3.266 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 16.671     ;
; 3.269 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 16.642     ;
; 3.275 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.040     ;
; 3.277 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 17.057     ;
; 3.288 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 17.026     ;
; 3.294 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 17.021     ;
; 3.302 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 17.018     ;
; 3.309 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.612     ;
; 3.319 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.341     ; 16.339     ;
; 3.321 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 16.989     ;
; 3.332 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 16.987     ;
; 3.341 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 16.980     ;
; 3.345 ; mem:DMem|ram~43                                                                                                                                                                          ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 16.577     ;
; 3.365 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 16.546     ;
; 3.376 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 16.941     ;
; 3.387 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.316      ; 16.928     ;
; 3.390 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.529     ;
; 3.394 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 16.940     ;
; 3.398 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 16.936     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.348 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.942      ;
; 0.351 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.947      ;
; 0.352 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.946      ;
; 0.353 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.948      ;
; 0.354 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.361 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.955      ;
; 0.365 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.382 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 0.974      ;
; 0.390 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.647      ;
; 0.402 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.644      ;
; 0.405 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.648      ;
; 0.413 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.656      ;
; 0.416 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.419 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.662      ;
; 0.429 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.672      ;
; 0.429 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.672      ;
; 0.506 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[1]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.750      ;
; 0.531 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.773      ;
; 0.553 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.796      ;
; 0.562 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.154      ;
; 0.566 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.825      ;
; 0.566 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.825      ;
; 0.570 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.828      ;
; 0.573 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.815      ;
; 0.573 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.816      ;
; 0.574 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.817      ;
; 0.575 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.818      ;
; 0.577 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.834      ;
; 0.578 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.835      ;
; 0.585 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.828      ;
; 0.590 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.835      ;
; 0.593 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.835      ;
; 0.594 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.836      ;
; 0.600 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.207      ;
; 0.606 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.216      ;
; 0.617 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.206      ;
; 0.621 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.228      ;
; 0.625 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.232      ;
; 0.629 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.236      ;
; 0.632 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.221      ;
; 0.639 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.244      ;
; 0.639 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.882      ;
; 0.643 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.375      ; 1.219      ;
; 0.646 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.375      ; 1.222      ;
; 0.646 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.381      ; 1.228      ;
; 0.651 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.239      ;
; 0.654 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.231      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                           ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.900      ;
; 0.658 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.381      ; 1.240      ;
; 0.659 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.901      ;
; 0.669 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.265      ;
; 0.669 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.375      ; 1.245      ;
; 0.673 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.377      ; 1.251      ;
; 0.674 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.375      ; 1.250      ;
; 0.675 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.261      ;
; 0.676 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 1.256      ;
; 0.677 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 1.248      ;
; 0.680 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.300      ;
; 0.685 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.376      ; 1.262      ;
; 0.701 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.377      ; 1.279      ;
; 0.706 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.949      ;
; 0.717 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.377      ; 1.295      ;
; 0.722 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 1.293      ;
; 0.726 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                                                                                                              ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.969      ;
; 0.732 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                               ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.993      ;
; 0.740 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.982      ;
; 0.741 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.075      ; 0.987      ;
; 0.746 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.990      ;
; 0.746 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.990      ;
; 0.749 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.993      ;
; 0.749 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.010      ; 0.960      ;
; 0.754 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.997      ;
; 0.764 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.006      ;
; 0.764 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.350      ;
; 0.785 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.014     ; 0.972      ;
; 0.799 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 0.999      ;
; 0.817 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; -0.025     ; 0.993      ;
; 0.821 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.406      ;
; 0.827 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                                      ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.411      ;
; 0.833 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.434      ;
; 0.836 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.378      ; 1.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
; 17.961 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.206      ; 2.176      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
; 1.460 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.350      ; 1.978      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 10.233 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.136 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.912 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.779 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.233 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 9.731      ;
; 10.300 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.848      ;
; 10.308 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.840      ;
; 10.384 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.764      ;
; 10.467 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.477      ;
; 10.475 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.673      ;
; 10.476 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.672      ;
; 10.486 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.662      ;
; 10.525 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.160      ; 9.622      ;
; 10.528 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.620      ;
; 10.547 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.608      ;
; 10.556 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.592      ;
; 10.574 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.574      ;
; 10.577 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.578      ;
; 10.614 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.534      ;
; 10.639 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.509      ;
; 10.647 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.160      ; 9.500      ;
; 10.650 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 9.309      ;
; 10.651 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 9.506      ;
; 10.679 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.160      ; 9.468      ;
; 10.701 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.454      ;
; 10.716 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.022     ; 9.249      ;
; 10.717 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.426      ;
; 10.717 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 9.437      ;
; 10.725 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.418      ;
; 10.734 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.414      ;
; 10.735 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 9.217      ;
; 10.754 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.401      ;
; 10.765 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.383      ;
; 10.783 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.366      ;
; 10.786 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.369      ;
; 10.791 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.358      ;
; 10.795 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 9.155      ;
; 10.801 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.342      ;
; 10.865 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.290      ;
; 10.867 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.282      ;
; 10.877 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.160      ; 9.270      ;
; 10.884 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 9.055      ;
; 10.892 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.251      ;
; 10.893 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.250      ;
; 10.896 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 9.070      ;
; 10.901 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.247      ;
; 10.903 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.240      ;
; 10.914 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 9.071      ;
; 10.942 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.200      ;
; 10.945 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.198      ;
; 10.950 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 8.995      ;
; 10.958 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.191      ;
; 10.959 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.190      ;
; 10.963 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.187      ;
; 10.964 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.186      ;
; 10.969 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.180      ;
; 10.971 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.179      ;
; 10.973 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.170      ;
; 10.976 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[9]                                                                                                                                      ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:5:DFFI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 8.990      ;
; 10.991 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.152      ;
; 10.994 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.156      ;
; 11.008 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.140      ;
; 11.011 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.138      ;
; 11.019 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.192     ; 8.776      ;
; 11.022 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.002     ; 8.963      ;
; 11.030 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.169      ; 9.126      ;
; 11.031 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.112      ;
; 11.039 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.110      ;
; 11.047 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.103      ;
; 11.048 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                               ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.008     ; 8.931      ;
; 11.056 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 9.087      ;
; 11.057 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.092      ;
; 11.060 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.169      ; 9.096      ;
; 11.064 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.078      ;
; 11.068 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 9.084      ;
; 11.072 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.865      ;
; 11.089 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.066      ;
; 11.096 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.046      ;
; 11.097 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.183     ; 8.707      ;
; 11.097 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.052      ;
; 11.118 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.032      ;
; 11.119 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:28:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.021     ; 8.847      ;
; 11.122 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.027      ;
; 11.130 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 9.018      ;
; 11.130 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 8.816      ;
; 11.130 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.008     ; 8.849      ;
; 11.134 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 9.015      ;
; 11.134 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.171      ; 9.024      ;
; 11.135 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_OPCODE|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                      ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.020      ;
; 11.138 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.012      ;
; 11.139 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.011      ;
; 11.149 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:29:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 9.001      ;
; 11.151 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_ADDR|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 8.992      ;
; 11.151 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                   ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                      ; iCLK         ; iCLK        ; 20.000       ; -0.008     ; 8.828      ;
; 11.152 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.795      ;
; 11.154 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[5]                                                                                                                                      ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:5:DFFI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 8.758      ;
; 11.162 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rs_ADDR|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                     ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:30:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 8.986      ;
; 11.167 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                  ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.770      ;
; 11.167 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 8.981      ;
; 11.168 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                                                                   ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:27:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.028     ; 8.791      ;
; 11.171 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                                                                                                                      ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.274     ; 8.542      ;
; 11.171 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_FUNCT|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                       ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 8.979      ;
; 11.173 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[6]                                                                                                                                      ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:1:DFFI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.277     ; 8.537      ;
; 11.182 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:31:DFFI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.156      ; 8.961      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.465      ;
; 0.141 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.470      ;
; 0.145 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:8:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.477      ;
; 0.153 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.481      ;
; 0.180 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.320      ;
; 0.188 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.193 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.320      ;
; 0.200 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.326      ;
; 0.204 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.328      ;
; 0.207 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.212 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.338      ;
; 0.247 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[1]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.372      ;
; 0.248 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[0]                                                                                                                               ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.373      ;
; 0.253 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.581      ;
; 0.260 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_IMM_EXT|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.264 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.604      ;
; 0.275 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.408      ;
; 0.275 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.408      ;
; 0.277 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.617      ;
; 0.277 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.402      ;
; 0.277 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.402      ;
; 0.278 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.618      ;
; 0.278 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.411      ;
; 0.283 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.623      ;
; 0.285 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                        ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_RegWrAddr|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.410      ;
; 0.287 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.419      ;
; 0.287 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.611      ;
; 0.288 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.048      ; 0.420      ;
; 0.290 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.614      ;
; 0.292 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.630      ;
; 0.294 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.634      ;
; 0.295 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:29:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.421      ;
; 0.296 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:28:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.615      ;
; 0.301 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.213      ; 0.619      ;
; 0.305 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:2:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:17:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.629      ;
; 0.310 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.641      ;
; 0.313 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:20:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.624      ;
; 0.315 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.626      ;
; 0.316 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:22:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.638      ;
; 0.319 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 0.627      ;
; 0.320 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.632      ;
; 0.321 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe3a[0]                         ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.216      ; 0.641      ;
; 0.324 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:24:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.639      ;
; 0.324 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:26:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.635      ;
; 0.328 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:30:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.639      ;
; 0.331 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:21:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.207      ; 0.642      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                           ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:4:DFFI|s_Q                                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:13:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.334 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:14:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.335 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:16:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.459      ;
; 0.335 ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; reg_file:g_reg_File|reg_N:\G_N_32bit_Reg:15:REG_I|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.459      ;
; 0.336 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                           ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:9:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.644      ;
; 0.337 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.655      ;
; 0.341 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:3:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.488      ;
; 0.341 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:7:DFFI|s_Q                                                                                ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.488      ;
; 0.343 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:15:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.490      ;
; 0.346 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.664      ;
; 0.348 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                          ; DMEM_WB_BufferReg:g_DMEM_WB_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:12:DFFI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.472      ;
; 0.350 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.029      ; 0.483      ;
; 0.352 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:10:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 0.660      ;
; 0.360 ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:REG_Instr|dffg:\G_NBit_Reg:27:DFFI|s_Q                                                                                               ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_ADDR_SEL|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.485      ;
; 0.360 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.022      ; 0.486      ;
; 0.362 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                               ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_mem_WE|dffg:\G_NBit_Reg:0:DFFI|s_Q                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.493      ;
; 0.364 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[23]                                                                                                                              ; IF_ID_BufferReg:g_IF_ID_BufferReg|reg_N_buff:reg_PC_4|dffg:\G_NBit_Reg:23:DFFI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.489      ;
; 0.364 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                              ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:1:DFFI|s_Q                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.488      ;
; 0.372 ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                               ; prefetch:g_prefetch|program_counter:g_PC_DFF|s_Q[3]                                                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.507      ;
; 0.372 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_rt_DATA|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                             ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:18:DFFI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.496      ;
; 0.373 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:25:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 0.694      ;
; 0.382 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.506      ;
; 0.382 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:6:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 0.499      ;
; 0.400 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:19:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.722      ;
; 0.403 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:11:DFFI|s_Q                                                                                          ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.740      ;
; 0.407 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:5:DFFI|s_Q                                                                                           ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a16~porta_address_reg0                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.014      ; 0.525      ;
; 0.414 ; EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:31:DFFI|s_Q                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.729      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
; 18.912 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 1.158      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
; 0.779 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6 ; ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.204      ; 1.073      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.552 ; 0.136 ; 17.790   ; 0.779   ; 9.372               ;
;  iCLK            ; -0.552 ; 0.136 ; 17.790   ; 0.779   ; 9.372               ;
; Design-wide TNS  ; -0.552 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -0.552 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5057165  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5057165  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 33       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 33       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 394883 ; 394883 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 6575   ; 6575   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Apr  9 23:50:01 2023
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.552              -0.552 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.790               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.618               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.552
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.552 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.432      3.432  R        clock network delay
    Info (332115):      3.695      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.544      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      7.191      0.647 RR    IC  Mux132~0|datad
    Info (332115):      7.346      0.155 RR  CELL  Mux132~0|combout
    Info (332115):      7.551      0.205 RR    IC  Mux132~1|datad
    Info (332115):      7.706      0.155 RR  CELL  Mux132~1|combout
    Info (332115):      7.939      0.233 RR    IC  Mux68~0|datad
    Info (332115):      8.094      0.155 RR  CELL  Mux68~0|combout
    Info (332115):      8.299      0.205 RR    IC  Mux68~1|datad
    Info (332115):      8.454      0.155 RR  CELL  Mux68~1|combout
    Info (332115):      9.132      0.678 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|datad
    Info (332115):      9.271      0.139 RF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|combout
    Info (332115):      9.520      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|datad
    Info (332115):      9.645      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|combout
    Info (332115):      9.899      0.254 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|datac
    Info (332115):     10.180      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|combout
    Info (332115):     10.429      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|datad
    Info (332115):     10.554      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|combout
    Info (332115):     10.811      0.257 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|datac
    Info (332115):     11.092      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|combout
    Info (332115):     11.346      0.254 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|datac
    Info (332115):     11.627      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|combout
    Info (332115):     11.878      0.251 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|datad
    Info (332115):     12.003      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|combout
    Info (332115):     12.254      0.251 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|datad
    Info (332115):     12.379      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|combout
    Info (332115):     12.627      0.248 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|datad
    Info (332115):     12.752      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|combout
    Info (332115):     13.008      0.256 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|datac
    Info (332115):     13.289      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|combout
    Info (332115):     13.539      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|datad
    Info (332115):     13.664      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|combout
    Info (332115):     13.914      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|datad
    Info (332115):     14.039      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|combout
    Info (332115):     14.295      0.256 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|datac
    Info (332115):     14.576      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|combout
    Info (332115):     14.825      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|datad
    Info (332115):     14.950      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|combout
    Info (332115):     15.199      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|datad
    Info (332115):     15.324      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|combout
    Info (332115):     15.573      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|datad
    Info (332115):     15.698      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|combout
    Info (332115):     16.090      0.392 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|datad
    Info (332115):     16.215      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|combout
    Info (332115):     16.469      0.254 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|datac
    Info (332115):     16.750      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|combout
    Info (332115):     16.998      0.248 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|datad
    Info (332115):     17.123      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|combout
    Info (332115):     17.372      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|datad
    Info (332115):     17.497      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|combout
    Info (332115):     17.753      0.256 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|datac
    Info (332115):     18.034      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|combout
    Info (332115):     18.284      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|datad
    Info (332115):     18.409      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|combout
    Info (332115):     18.660      0.251 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|datad
    Info (332115):     18.785      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|combout
    Info (332115):     19.034      0.249 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|datad
    Info (332115):     19.159      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|combout
    Info (332115):     19.409      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|datad
    Info (332115):     19.534      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|combout
    Info (332115):     19.784      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|datad
    Info (332115):     19.909      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|combout
    Info (332115):     20.161      0.252 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|datad
    Info (332115):     20.286      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|combout
    Info (332115):     20.534      0.248 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|datad
    Info (332115):     20.659      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|combout
    Info (332115):     20.914      0.255 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|datac
    Info (332115):     21.195      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|combout
    Info (332115):     21.445      0.250 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|datad
    Info (332115):     21.570      0.125 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|combout
    Info (332115):     21.827      0.257 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|datac
    Info (332115):     22.108      0.281 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|combout
    Info (332115):     22.810      0.702 FF    IC  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|datad
    Info (332115):     22.960      0.150 FR  CELL  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|combout
    Info (332115):     23.164      0.204 RR    IC  g_ALU|Mux31~1|datad
    Info (332115):     23.303      0.139 RF  CELL  g_ALU|Mux31~1|combout
    Info (332115):     23.562      0.259 FF    IC  g_EX_DMEM_BufferReg|REG_ALUOut|\G_NBit_Reg:0:DFFI|s_Q|asdata
    Info (332115):     23.963      0.401 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.381      3.381  R        clock network delay
    Info (332115):     23.413      0.032           clock pessimism removed
    Info (332115):     23.393     -0.020           clock uncertainty
    Info (332115):     23.411      0.018     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.963
    Info (332115): Data Required Time :    23.411
    Info (332115): Slack              :    -0.552 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.955      2.955  R        clock network delay
    Info (332115):      3.187      0.232     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115):      3.187      0.000 RR  CELL  g_EX_DMEM_BufferReg|REG_DMEM_DATA_MUX_FWD|\G_NBit_Reg:12:DFFI|s_Q|q
    Info (332115):      3.883      0.696 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[4]
    Info (332115):      3.955      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.428      3.428  R        clock network delay
    Info (332115):      3.396     -0.032           clock pessimism removed
    Info (332115):      3.396      0.000           clock uncertainty
    Info (332115):      3.618      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.955
    Info (332115): Data Required Time :     3.618
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.790
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.790 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.077      3.077  R        clock network delay
    Info (332115):      3.309      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      3.309      0.000 RR  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.167      0.858 RR    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.447      1.280 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.283      3.283  R        clock network delay
    Info (332115):     23.315      0.032           clock pessimism removed
    Info (332115):     23.295     -0.020           clock uncertainty
    Info (332115):     23.237     -0.058     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.447
    Info (332115): Data Required Time :    23.237
    Info (332115): Slack              :    17.790 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.618
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.618 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.964      2.964  R        clock network delay
    Info (332115):      3.196      0.232     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      3.196      0.000 FF  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.995      0.799 FF    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.161      1.166 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.389      3.389  R        clock network delay
    Info (332115):      3.357     -0.032           clock pessimism removed
    Info (332115):      3.357      0.000           clock uncertainty
    Info (332115):      3.543      0.186      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.161
    Info (332115): Data Required Time :     3.543
    Info (332115): Slack              :     1.618 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.064               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.348               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.961               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.460               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.064
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.064 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.110      3.110  R        clock network delay
    Info (332115):      3.346      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.931      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.546      0.615 RR    IC  Mux132~0|datad
    Info (332115):      6.690      0.144 RR  CELL  Mux132~0|combout
    Info (332115):      6.879      0.189 RR    IC  Mux132~1|datad
    Info (332115):      7.023      0.144 RR  CELL  Mux132~1|combout
    Info (332115):      7.238      0.215 RR    IC  Mux68~0|datad
    Info (332115):      7.382      0.144 RR  CELL  Mux68~0|combout
    Info (332115):      7.571      0.189 RR    IC  Mux68~1|datad
    Info (332115):      7.715      0.144 RR  CELL  Mux68~1|combout
    Info (332115):      8.352      0.637 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|datad
    Info (332115):      8.496      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|combout
    Info (332115):      8.705      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|datad
    Info (332115):      8.849      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|combout
    Info (332115):      9.054      0.205 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|datac
    Info (332115):      9.319      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|combout
    Info (332115):      9.527      0.208 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|datad
    Info (332115):      9.671      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|combout
    Info (332115):      9.879      0.208 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|datac
    Info (332115):     10.144      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|combout
    Info (332115):     10.349      0.205 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|datac
    Info (332115):     10.614      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|combout
    Info (332115):     10.824      0.210 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|datad
    Info (332115):     10.968      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|combout
    Info (332115):     11.179      0.211 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|datad
    Info (332115):     11.323      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|combout
    Info (332115):     11.531      0.208 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|datad
    Info (332115):     11.675      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|combout
    Info (332115):     11.882      0.207 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|datac
    Info (332115):     12.147      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|combout
    Info (332115):     12.356      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|datad
    Info (332115):     12.500      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|combout
    Info (332115):     12.710      0.210 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|datad
    Info (332115):     12.854      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|combout
    Info (332115):     13.061      0.207 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|datac
    Info (332115):     13.326      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|combout
    Info (332115):     13.535      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|datad
    Info (332115):     13.679      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|combout
    Info (332115):     13.888      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|datad
    Info (332115):     14.032      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|combout
    Info (332115):     14.241      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|datad
    Info (332115):     14.385      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|combout
    Info (332115):     14.762      0.377 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|datad
    Info (332115):     14.906      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|combout
    Info (332115):     15.111      0.205 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|datac
    Info (332115):     15.376      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|combout
    Info (332115):     15.584      0.208 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|datad
    Info (332115):     15.728      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|combout
    Info (332115):     15.937      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|datad
    Info (332115):     16.081      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|combout
    Info (332115):     16.287      0.206 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|datac
    Info (332115):     16.552      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|combout
    Info (332115):     16.762      0.210 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|datad
    Info (332115):     16.906      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|combout
    Info (332115):     17.116      0.210 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|datad
    Info (332115):     17.260      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|combout
    Info (332115):     17.469      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|datad
    Info (332115):     17.613      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|combout
    Info (332115):     17.822      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|datad
    Info (332115):     17.966      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|combout
    Info (332115):     18.175      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|datad
    Info (332115):     18.319      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|combout
    Info (332115):     18.530      0.211 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|datad
    Info (332115):     18.674      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|combout
    Info (332115):     18.882      0.208 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|datad
    Info (332115):     19.026      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|combout
    Info (332115):     19.232      0.206 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|datac
    Info (332115):     19.497      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|combout
    Info (332115):     19.706      0.209 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|datad
    Info (332115):     19.850      0.144 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|combout
    Info (332115):     20.057      0.207 RR    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|datac
    Info (332115):     20.322      0.265 RR  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|combout
    Info (332115):     20.980      0.658 RR    IC  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|datad
    Info (332115):     21.124      0.144 RR  CELL  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|combout
    Info (332115):     21.312      0.188 RR    IC  g_ALU|Mux31~1|datad
    Info (332115):     21.437      0.125 RF  CELL  g_ALU|Mux31~1|combout
    Info (332115):     21.674      0.237 FF    IC  g_EX_DMEM_BufferReg|REG_ALUOut|\G_NBit_Reg:0:DFFI|s_Q|asdata
    Info (332115):     22.041      0.367 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.078      3.078  R        clock network delay
    Info (332115):     23.106      0.028           clock pessimism removed
    Info (332115):     23.086     -0.020           clock uncertainty
    Info (332115):     23.105      0.019     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.041
    Info (332115): Data Required Time :    23.105
    Info (332115): Slack              :     1.064 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.348
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.348 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.683      2.683  R        clock network delay
    Info (332115):      2.896      0.213     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115):      2.896      0.000 FF  CELL  g_EX_DMEM_BufferReg|REG_DMEM_DATA_MUX_FWD|\G_NBit_Reg:12:DFFI|s_Q|q
    Info (332115):      3.546      0.650 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[4]
    Info (332115):      3.625      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.104      3.104  R        clock network delay
    Info (332115):      3.076     -0.028           clock pessimism removed
    Info (332115):      3.076      0.000           clock uncertainty
    Info (332115):      3.277      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.625
    Info (332115): Data Required Time :     3.277
    Info (332115): Slack              :     0.348 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.961
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.961 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.791      2.791  R        clock network delay
    Info (332115):      3.004      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      3.004      0.000 RR  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.819      0.815 RR    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.967      1.148 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.969      2.969  R        clock network delay
    Info (332115):     22.997      0.028           clock pessimism removed
    Info (332115):     22.977     -0.020           clock uncertainty
    Info (332115):     22.928     -0.049     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.967
    Info (332115): Data Required Time :    22.928
    Info (332115): Slack              :    17.961 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.460
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.460 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.692      2.692  R        clock network delay
    Info (332115):      2.905      0.213     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      2.905      0.000 FF  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.621      0.716 FF    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.670      1.049 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.070      3.070  R        clock network delay
    Info (332115):      3.042     -0.028           clock pessimism removed
    Info (332115):      3.042      0.000           clock uncertainty
    Info (332115):      3.210      0.168      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.670
    Info (332115): Data Required Time :     3.210
    Info (332115): Slack              :     1.460 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 10.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.233               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.912               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.779               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.233
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.233 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.823      1.823  R        clock network delay
    Info (332115):      1.951      0.128     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      3.085      1.134 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      3.426      0.341 FF    IC  Mux132~0|datad
    Info (332115):      3.489      0.063 FF  CELL  Mux132~0|combout
    Info (332115):      3.598      0.109 FF    IC  Mux132~1|datad
    Info (332115):      3.661      0.063 FF  CELL  Mux132~1|combout
    Info (332115):      3.785      0.124 FF    IC  Mux68~0|datad
    Info (332115):      3.848      0.063 FF  CELL  Mux68~0|combout
    Info (332115):      3.958      0.110 FF    IC  Mux68~1|datad
    Info (332115):      4.021      0.063 FF  CELL  Mux68~1|combout
    Info (332115):      4.381      0.360 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|datad
    Info (332115):      4.444      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:0:ADDERI|o_Cout~0|combout
    Info (332115):      4.563      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|datad
    Info (332115):      4.626      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:1:ADDERI|o_Cout~0|combout
    Info (332115):      4.747      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|datac
    Info (332115):      4.880      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:2:ADDERI|o_Cout~0|combout
    Info (332115):      4.999      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|datad
    Info (332115):      5.062      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:3:ADDERI|o_Cout~0|combout
    Info (332115):      5.186      0.124 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|datac
    Info (332115):      5.319      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:4:ADDERI|o_Cout~0|combout
    Info (332115):      5.441      0.122 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|datac
    Info (332115):      5.574      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:5:ADDERI|o_Cout~0|combout
    Info (332115):      5.695      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|datad
    Info (332115):      5.758      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:6:ADDERI|o_Cout~0|combout
    Info (332115):      5.879      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|datad
    Info (332115):      5.942      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:7:ADDERI|o_Cout~0|combout
    Info (332115):      6.061      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|datad
    Info (332115):      6.124      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:8:ADDERI|o_Cout~0|combout
    Info (332115):      6.247      0.123 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|datac
    Info (332115):      6.380      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:9:ADDERI|o_Cout~0|combout
    Info (332115):      6.499      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|datad
    Info (332115):      6.562      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:10:ADDERI|o_Cout~0|combout
    Info (332115):      6.682      0.120 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|datad
    Info (332115):      6.745      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:11:ADDERI|o_Cout~0|combout
    Info (332115):      6.870      0.125 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|datac
    Info (332115):      7.003      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:12:ADDERI|o_Cout~0|combout
    Info (332115):      7.121      0.118 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|datad
    Info (332115):      7.184      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:13:ADDERI|o_Cout~0|combout
    Info (332115):      7.303      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|datad
    Info (332115):      7.366      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:14:ADDERI|o_Cout~0|combout
    Info (332115):      7.487      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|datad
    Info (332115):      7.550      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:15:ADDERI|o_Cout~0|combout
    Info (332115):      7.746      0.196 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|datad
    Info (332115):      7.809      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:16:ADDERI|o_Cout~0|combout
    Info (332115):      7.930      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|datac
    Info (332115):      8.063      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:17:ADDERI|o_Cout~0|combout
    Info (332115):      8.181      0.118 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|datad
    Info (332115):      8.244      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:18:ADDERI|o_Cout~0|combout
    Info (332115):      8.365      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|datad
    Info (332115):      8.428      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:19:ADDERI|o_Cout~0|combout
    Info (332115):      8.550      0.122 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|datac
    Info (332115):      8.683      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:20:ADDERI|o_Cout~0|combout
    Info (332115):      8.802      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|datad
    Info (332115):      8.865      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:21:ADDERI|o_Cout~0|combout
    Info (332115):      8.986      0.121 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|datad
    Info (332115):      9.049      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:22:ADDERI|o_Cout~0|combout
    Info (332115):      9.168      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|datad
    Info (332115):      9.231      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:23:ADDERI|o_Cout~0|combout
    Info (332115):      9.351      0.120 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|datad
    Info (332115):      9.414      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:24:ADDERI|o_Cout~0|combout
    Info (332115):      9.533      0.119 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|datad
    Info (332115):      9.596      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:25:ADDERI|o_Cout~0|combout
    Info (332115):      9.718      0.122 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|datad
    Info (332115):      9.781      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:26:ADDERI|o_Cout~0|combout
    Info (332115):      9.899      0.118 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|datad
    Info (332115):      9.962      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:27:ADDERI|o_Cout~0|combout
    Info (332115):     10.085      0.123 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|datac
    Info (332115):     10.218      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:28:ADDERI|o_Cout~0|combout
    Info (332115):     10.336      0.118 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|datad
    Info (332115):     10.399      0.063 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:29:ADDERI|o_Cout~0|combout
    Info (332115):     10.523      0.124 FF    IC  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|datac
    Info (332115):     10.656      0.133 FF  CELL  g_ALU|g_add_sub|g_ripple_adder|\G_NBit_ADDER:30:ADDERI|o_Cout~0|combout
    Info (332115):     11.026      0.370 FF    IC  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|datad
    Info (332115):     11.098      0.072 FR  CELL  g_ALU|g_ripple_sll|\G_NBit_ADDER:0:ADDERI|o_S|combout
    Info (332115):     11.189      0.091 RR    IC  g_ALU|Mux31~1|datad
    Info (332115):     11.255      0.066 RF  CELL  g_ALU|Mux31~1|combout
    Info (332115):     11.379      0.124 FF    IC  g_EX_DMEM_BufferReg|REG_ALUOut|\G_NBit_Reg:0:DFFI|s_Q|asdata
    Info (332115):     11.554      0.175 FF  CELL  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.780      1.780  R        clock network delay
    Info (332115):     21.800      0.020           clock pessimism removed
    Info (332115):     21.780     -0.020           clock uncertainty
    Info (332115):     21.787      0.007     uTsu  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_ALUOut|dffg:\G_NBit_Reg:0:DFFI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.554
    Info (332115): Data Required Time :    21.787
    Info (332115): Slack              :    10.233 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.136
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.136 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.571      1.571  R        clock network delay
    Info (332115):      1.676      0.105     uTco  EX_DMEM_BufferReg:g_EX_DMEM_BufferReg|reg_N_buff:REG_DMEM_DATA_MUX_FWD|dffg:\G_NBit_Reg:12:DFFI|s_Q
    Info (332115):      1.676      0.000 RR  CELL  g_EX_DMEM_BufferReg|REG_DMEM_DATA_MUX_FWD|\G_NBit_Reg:12:DFFI|s_Q|q
    Info (332115):      2.000      0.324 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[4]
    Info (332115):      2.036      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.816      1.816  R        clock network delay
    Info (332115):      1.796     -0.020           clock pessimism removed
    Info (332115):      1.796      0.000           clock uncertainty
    Info (332115):      1.900      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.036
    Info (332115): Data Required Time :     1.900
    Info (332115): Slack              :     0.136 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.912
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.912 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.639      1.639  R        clock network delay
    Info (332115):      1.744      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      1.744      0.000 FF  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.186      0.442 FF    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.797      0.611 FR  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.734      1.734  R        clock network delay
    Info (332115):     21.754      0.020           clock pessimism removed
    Info (332115):     21.734     -0.020           clock uncertainty
    Info (332115):     21.709     -0.025     uTsu  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.797
    Info (332115): Data Required Time :    21.709
    Info (332115): Slack              :    18.912 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.779
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.779 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.578      1.578  R        clock network delay
    Info (332115):      1.683      0.105     uTco  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|dffe6
    Info (332115):      1.683      0.000 RR  CELL  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.071      0.388 RR    IC  g_ID_EX_BufferReg|REG_reg_DST_DATA_SEL|\G_NBit_Reg:0:DFFI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.651      0.580 RF  CELL  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.802      1.802  R        clock network delay
    Info (332115):      1.782     -0.020           clock pessimism removed
    Info (332115):      1.782      0.000           clock uncertainty
    Info (332115):      1.872      0.090      uTh  ID_EX_BufferReg:g_ID_EX_BufferReg|reg_N_buff:REG_reg_DST_DATA_SEL|dffg:\G_NBit_Reg:0:DFFI|altshift_taps:s_Q_rtl_0|shift_taps_dkm:auto_generated|altsyncram_v861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.651
    Info (332115): Data Required Time :     1.872
    Info (332115): Slack              :     0.779 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 1242 megabytes
    Info: Processing ended: Sun Apr  9 23:50:30 2023
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:33


