Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto da05497287854d7ebded33204b9b9f3d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_test_behav xil_defaultlib.CPU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'dbg_addr' [C:/Users/wangc/Downloads/lab4/lab4.srcs/sources_1/new/CPU.v:75]
WARNING: [VRFC 10-5021] port 'io_din' is not connected on this instance [C:/Users/wangc/Downloads/lab4/lab4.srcs/sim_1/new/CPU_test.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
