** Name: SymmetricalOpAmp115

.MACRO SymmetricalOpAmp115 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=5e-6
mDiodeTransistorNmos2 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=481e-6
mDiodeTransistorNmos3 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage nmos4 L=5e-6 W=528e-6
mDiodeTransistorPmos4 out2FirstStage out2FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=10e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=218e-6
mNormalTransistorNmos6 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=5e-6 W=278e-6
mNormalTransistorNmos7 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=218e-6
mNormalTransistorNmos8 out2FirstStage ibias sourceNmos sourceNmos nmos4 L=4e-6 W=50e-6
mNormalTransistorNmos9 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=4e-6 W=444e-6
mNormalTransistorNmos10 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=481e-6
mNormalTransistorPmos11 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos12 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos13 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos14 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos15 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=81e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=81e-6
mNormalTransistorPmos17 SecondStageYinnerTransconductance out1FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=81e-6
mNormalTransistorPmos18 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=81e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp115

** Expected Performance Values: 
** Gain: 98 dB
** Power consumption: 9.28101 mW
** Area: 14002 (mu_m)^2
** Transit frequency: 88.5311 MHz
** Transit frequency with error factor: 88.5308 MHz
** Slew rate: 85.8507 V/mu_s
** Phase margin: 61.3065Â°
** CMRR: 141 dB
** negPSRR: 128 dB
** posPSRR: 62 dB
** VoutMax: 4.25 V
** VoutMin: 0.940001 V
** VcmMax: 4.86001 V
** VcmMin: 0.860001 V


** Expected Currents: 
** NormalTransistorNmos: 100.078 muA
** NormalTransistorPmos: -435.553 muA
** NormalTransistorPmos: -435.554 muA
** NormalTransistorPmos: -435.553 muA
** NormalTransistorPmos: -435.554 muA
** NormalTransistorNmos: 871.108 muA
** NormalTransistorNmos: 435.554 muA
** NormalTransistorNmos: 435.554 muA
** NormalTransistorNmos: 437.555 muA
** NormalTransistorNmos: 437.554 muA
** NormalTransistorPmos: -437.554 muA
** NormalTransistorPmos: -437.555 muA
** DiodeTransistorNmos: 437.555 muA
** DiodeTransistorNmos: 437.554 muA
** NormalTransistorPmos: -437.554 muA
** NormalTransistorPmos: -437.555 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -100.077 muA


** Expected Voltages: 
** ibias: 0.711001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 0.636001  V
** inSourceTransconductanceComplementarySecondStage: 3.88701  V
** innerComplementarySecondStage: 1.26201  V
** out: 2.5  V
** out1FirstStage: 3.88701  V
** out2FirstStage: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 4.45101  V
** innerTransistorStack2Load1: 4.45101  V
** sourceTransconductance: 1.94101  V
** innerStageBias: 0.551001  V
** innerTransconductance: 4.45101  V
** inner: 4.45101  V


.END