Release 11.1 - par L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Fri Jul 09 13:48:34 2010

All signals are completely routed.

WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   RAM_wait_IBUF


