Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Thu May 06 13:49:45 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb1_L_pin has been removed.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-direction
al network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 15 secs 
Total CPU  time at the beginning of Placer: 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8742a41c) REAL time: 1 mins 21 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 21 are locked
   and 61 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:8742a41c) REAL time: 1 mins 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4d131433) REAL time: 1 mins 21 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:4d131433) REAL time: 1 mins 21 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:4d131433) REAL time: 1 mins 53 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:4d131433) REAL time: 1 mins 53 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:ddf12776) REAL time: 1 mins 57 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:ddf12776) REAL time: 1 mins 57 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:ddf12776) REAL time: 1 mins 57 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:6710ad86) REAL time: 1 mins 58 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:8e3ce843) REAL time: 1 mins 59 secs 

Phase 12.8  Global Placement
............
....................
......................
............................
.....................................
........
.......
......
........................
......................
..................
.................
......................
............................
...............
........
........
Phase 12.8  Global Placement (Checksum:1ff32dc) REAL time: 2 mins 32 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:1ff32dc) REAL time: 2 mins 32 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:1ff32dc) REAL time: 2 mins 33 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:58df433e) REAL time: 3 mins 9 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:58df433e) REAL time: 3 mins 9 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:58df433e) REAL time: 3 mins 10 secs 

Total REAL time to Placer completion: 3 mins 10 secs 
Total CPU  time to Placer completion: 2 mins 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  504
Slice Logic Utilization:
  Number of Slice Registers:                 3,633 out of  69,120    5%
    Number used as Flip Flops:               3,632
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      3,122 out of  69,120    4%
    Number used as logic:                    2,928 out of  69,120    4%
      Number using O6 output only:           2,676
      Number using O5 output only:              49
      Number using O5 and O6:                  203
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        73
    Number using O6 output only:                56
    Number using O5 output only:                14
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,772 out of  17,280   10%
  Number of LUT Flip Flop pairs used:        5,345
    Number with an unused Flip Flop:         1,712 out of   5,345   32%
    Number with an unused LUT:               2,223 out of   5,345   41%
    Number of fully used LUT-FF pairs:       1,410 out of   5,345   26%
    Number of unique control sets:             384
    Number of slice register sites lost
      to control set restrictions:             452 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     640   12%
    Number of LOCed IOBs:                       21 out of      82   25%
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.13

Peak Memory Usage:  471 MB
Total REAL time to MAP completion:  3 mins 20 secs 
Total CPU time to MAP completion:   2 mins 20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        19 out of 800     2%
   Number of External IOBs                  82 out of 640    12%
      Number of LOCed IOBs                  21 out of 82     25%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              3633 out of 69120   5%
      Number used as Flip Flops           3632
      Number used as Latches                 0
      Number used as LatchThrus              1

   Number of Slice LUTS                   3122 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    5345 out of 69120   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 21298

Phase  1  : 22897 unrouted;      REAL time: 24 secs 

Phase  2  : 20256 unrouted;      REAL time: 27 secs 

Phase  3  : 7896 unrouted;      REAL time: 40 secs 

Phase  4  : 7896 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 49 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 4 secs 
Total REAL time to Router completion: 1 mins 4 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y2| No   | 1122 |  0.546     |  2.094      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_BUFGP | BUFGCTRL_X0Y0| No   |  173 |  0.305     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   66 |  0.434     |  1.957      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  1.913     |  2.645      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     0.321ns|     9.358ns|       0|           0
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.434ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    11.409ns|     8.591ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.267ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      9.358ns|      4.295ns|            0|            0|        11896|       383643|
| TS_clock_generator_0_clock_gen|     20.000ns|      8.591ns|          N/A|            0|            0|       383643|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 15 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  389 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 395539 paths, 0 nets, and 20229 connections

Design statistics:
   Minimum period:   9.358ns (Maximum frequency: 106.860MHz)


Analysis completed Thu May 06 13:56:05 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 29 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu May 06 13:56:23 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu May 06 14:35:35 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:10:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:11:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:12:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:15:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:16:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:17:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:25:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:26:5: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:32:3: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:33:6: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:34:6: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:35:3: error: invalid preprocessing directive #DEFINE
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c: In function 'main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:45: error: 'CTRL_REG' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:45: error: (Each undeclared identifier is reported only once
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:45: error: for each function it appears in.)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:45: error: 'SYS_RESET' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:47: error: 'CTRL_REG_CLEAR_ALL_FLAGS' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:53: error: 'NAND_CMD_REG' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:53: error: 'NAND_CMD_RESET' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:54: error: 'STATUS_REG' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:54: error: 'NAND_CMD_DONE' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:59: error: 'NAND_CMD_READ_ID' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:62: error: 'NAND_DATA_BUF_HEAD' undeclared (first use in this function)
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:63: error: 'MB_FINISHED_READ' undeclared (first use in this function)

make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:36:25 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccLD6TM1.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status

make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:37:16 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/cc4U6lAt.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status

make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:37:50 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccCaeZ6R.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:39:10 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccCPllWn.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status

make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:39:38 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:2:20: error: system.h: No such file or directory
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:39:59 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccIwGfyL.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:41:30 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccCwbXpz.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:41:45 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccijb9e5.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:44:54 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/cc4TWPlY.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:49:00 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:2:19: error: sleep.h: No such file or directory
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:52:14 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:2:19: error: sleep.h: No such file or directory
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 14:52:28 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4626	    300	   1064	   5990	   1766	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 14:54:12 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0.
 WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   75.97 C, Min. Reading:   42.01 C, Max.
Reading:   80.89 C
5: VCCINT Supply: Current Reading:   0.984 V, Min. Reading:   0.981 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.481 V, Max.
Reading:   2.522 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 15:03:18 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/cc2GEgvw.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:46: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 16:02:59 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu May 06 16:03:22 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 -
Running XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 93 - Running
XST synthesis
INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 100 - Running
XST synthesis
INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 107 - Running
XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 -
Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 -
Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 132 -
Running XST synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 -
Running XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 -
Running XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167
- Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 207 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 215 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 223 -
Running XST synthesis
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:207 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 27 Signal 'nand_cmd_reg' is not referenced in the module port list
ERROR:HDLCompilers:207 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 28 Signal 'ctrl_reg' is not referenced in the module port list
ERROR:HDLCompilers:207 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 29 Signal 'status_reg' is not referenced in the module port list
ERROR:HDLCompilers:207 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 30 Signal 'debug_reg' is not referenced in the module port list
ERROR:HDLCompilers:207 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 31 Signal 'clear_cmd_reg' is not referenced in the module port list
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 57 'debug_reg' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 58 'debug_reg' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 59 'debug_reg' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 60 'debug_reg' has not been declared
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 71 Macro reference `S_WAIT_FOR_CMD is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Thu May 06 16:10:25 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 71 Macro reference `S_WAIT_FOR_CMD is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:13:54 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 126 Macro reference `S3_RESET1 is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:19:45 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 139 expecting 'endcase', found 'end'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 144 expecting 'end', found '12'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 144 expecting 'endmodule', found 'begin'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 177 Macro reference `S4_RESET2 is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:23:52 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 221 Macro reference `S5_RESET3 is not defined
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:24:24 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 293 'ctrl_reg' has not been declared
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 294 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 294 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 295 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 295 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 296 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 296 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 unexpected token: '['
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 expecting 'endmodule', found '31'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:25:51 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 295 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 295 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 296 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 296 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 unexpected token: ';'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 298 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 298 unexpected token: '['
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 298 expecting 'endmodule', found '31'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:26:19 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 297 'nand_data_buf' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 302 'nand_data_buf' has not been declared
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:27:08 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 123 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 123 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 124 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 124 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 168 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 168 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 169 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 169 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 207 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 207 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 208 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 208 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 245 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 245 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 246 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 246 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 290 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 290 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 291 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 291 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 328 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 328 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 329 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 329 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 365 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 365 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 366 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 366 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 403 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 403 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 404 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 404 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 441 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 441 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 442 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 442 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 478 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 478 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 479 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 479 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 515 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 515 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 516 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 516 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 550 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 550 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 553 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 553 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 554 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 554 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 591 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 591 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 592 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 592 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 626 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 626 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 629 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 629 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 630 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 630 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 667 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 667 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 668 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 668 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 702 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 702 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 705 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 705 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 706 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 706 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 743 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 743 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 744 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 744 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 778 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 778 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 781 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 781 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 782 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 782 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 819 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 819 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 820 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 820 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 857 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 857 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 858 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 858 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 901 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 901 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 902 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 902 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 939 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 939 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 940 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 940 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 976 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 976 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 977 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 977 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1014 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1014 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1015 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1015 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1052 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1052 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1053 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1053 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1092 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1092 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1093 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1093 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1129 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1129 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1130 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1130 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1166 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1166 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1167 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1167 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1202 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1202 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1205 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1205 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1206 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1206 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1243 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1243 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1244 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1244 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1279 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1279 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1282 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1282 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1283 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1283 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1320 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1320 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1321 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1321 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1356 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1356 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1359 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1359 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1360 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1360 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1397 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1397 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1398 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1398 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1433 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1433 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1436 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1436 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1437 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1437 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1474 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1474 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1475 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1475 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1513 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1513 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1514 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1514 Illegal left hand side of blocking assignment
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:46:21 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 123 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 123 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 124 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 124 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 168 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 168 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 169 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 169 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 207 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 207 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 208 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 208 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 245 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 245 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 246 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 246 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 290 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 290 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 291 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 291 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 328 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 328 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 329 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 329 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 365 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 365 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 366 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 366 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 403 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 403 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 404 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 404 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 441 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 441 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 442 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 442 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 478 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 478 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 479 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 479 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 515 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 515 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 516 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 516 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 550 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 550 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 553 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 553 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 554 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 554 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 591 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 591 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 592 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 592 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 626 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 626 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 629 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 629 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 630 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 630 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 667 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 667 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 668 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 668 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 702 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 702 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 705 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 705 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 706 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 706 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 743 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 743 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 744 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 744 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 778 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 778 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 781 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 781 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 782 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 782 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 819 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 819 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 820 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 820 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 857 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 857 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 858 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 858 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 901 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 901 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 902 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 902 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 939 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 939 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 940 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 940 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 976 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 976 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 977 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 977 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1014 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1014 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1015 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1015 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1052 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1052 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1053 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1053 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1092 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1092 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1093 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1093 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1129 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1129 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1130 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1130 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1166 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1166 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1167 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1167 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1202 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1202 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1205 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1205 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1206 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1206 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1243 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1243 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1244 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1244 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1279 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1279 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1282 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1282 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1283 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1283 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1320 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1320 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1321 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1321 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1356 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1356 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1359 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1359 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1360 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1360 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1397 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1397 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1398 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1398 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1433 Reference to vector wire 'nand_data_buf' is not a legal reg or variable lvalue
ERROR:HDLCompilers:106 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1433 Illegal left hand side of nonblocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1436 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1436 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1437 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1437 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1474 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1474 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1475 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1475 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1513 Reference to scalar wire 'clear_cmd_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1513 Illegal left hand side of blocking assignment
ERROR:HDLCompilers:247 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1514 Reference to vector wire 'status_reg' is not a legal reg or variable lvalue
ERROR:HDLCompilers:44 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 1514 Illegal left hand side of blocking assignment
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:48:00 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 58 Reference to vector reg 'debug_reg' is not a legal net lvalue
ERROR:HDLCompilers:53 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 58 Illegal left hand side of continuous assign
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 59 Reference to vector reg 'debug_reg' is not a legal net lvalue
ERROR:HDLCompilers:53 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 59 Illegal left hand side of continuous assign
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 60 Reference to vector reg 'debug_reg' is not a legal net lvalue
ERROR:HDLCompilers:53 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 60 Illegal left hand side of continuous assign
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 61 Reference to vector reg 'debug_reg' is not a legal net lvalue
ERROR:HDLCompilers:53 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/nand_controller.v" line 61 Illegal left hand side of continuous assign
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:49:15 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 305 Reference to vector reg 'status_reg' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 305 Connection to output port 'status_reg' must be a net lvalue
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Reference to scalar reg 'clear_cmd_reg' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Connection to output port 'clear_cmd_reg' must be a net lvalue
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Reference to vector reg 'nand_data_buf' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Connection to output port 'nand_data_buf' must be a net lvalue
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:53:44 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 'status_reg' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 'clear_cmd_reg' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 'nand_data_buf' has not been declared
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 396 'status_reg' has not been declared
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:54:28 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Reference to vector reg 'status_reg' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 306 Connection to output port 'status_reg' must be a net lvalue
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 Reference to scalar reg 'clear_cmd_reg' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 Connection to output port 'clear_cmd_reg' must be a net lvalue
ERROR:HDLCompilers:246 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 Reference to vector reg 'nand_data_buf' is not a legal net lvalue
ERROR:HDLCompilers:102 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 307 Connection to output port 'nand_data_buf' must be a net lvalue
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:56:18 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:28 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 396 'status_reg' has not been declared
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:56:49 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:Xst:880 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 348: Cannot mix blocking and non blocking assignments on signal <slv_reg1>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 16:58:55 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 397 unexpected token: '40'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 17:00:16 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 119.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/NAND_CTRL_FPGA-DIMM/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_plb_to_mb_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  8 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation 

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<0>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<0>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<1>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<1>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<2>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<2>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<3>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<3>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<4>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<4>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<5>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<5>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<6>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<6>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<7>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<7>'
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:662 - Problem netlisting input design. Exiting...

Design Summary
--------------
Number of errors   :   9
Number of warnings : 310
ERROR:Xflow - Program map returned error code 2. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Thu May 06 17:07:36 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<0>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<0>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<1>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<1>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<2>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<2>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<3>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<3>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<4>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<4>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<5>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<5>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<6>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<6>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<7>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<7>'
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:662 - Problem netlisting input design. Exiting...

Design Summary
--------------
Number of errors   :   9
Number of warnings : 310
ERROR:Xflow - Program map returned error code 2. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Thu May 06 17:08:44 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu May 06 17:08:57 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 -
Running XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 93 - Running
XST synthesis
INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 100 - Running
XST synthesis
INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 107 - Running
XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 -
Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 -
Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 132 -
Running XST synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 -
Running XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 -
Running XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167
- Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 207 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 215 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 223 -
Running XST synthesis
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 336.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/NAND_CTRL_FPGA-DIMM/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_plb_to_mb_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation 

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb1_L_pin has been removed.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_03_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 10 secs 
Total CPU  time at the beginning of Placer: 29 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:deb87a1d) REAL time: 1 mins 15 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 21 are locked
   and 61 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:deb87a1d) REAL time: 1 mins 16 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:da2c5d2a) REAL time: 1 mins 16 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:da2c5d2a) REAL time: 1 mins 16 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:da2c5d2a) REAL time: 1 mins 42 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:da2c5d2a) REAL time: 1 mins 43 secs 

Phase 7.2  Initial Clock and IO Placement
.......
.
Phase 7.2  Initial Clock and IO Placement (Checksum:251bda31) REAL time: 1 mins 46 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:251bda31) REAL time: 1 mins 46 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:251bda31) REAL time: 1 mins 46 secs 

Phase 10.3  Local Placement Optimization
.......
Phase 10.3  Local Placement Optimization (Checksum:84d6c6e7) REAL time: 1 mins 48 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:84d6c6e7) REAL time: 1 mins 48 secs 

Phase 12.8  Global Placement
..........................
..........................
..........................
......................
................................................
.....
...................
Phase 12.8  Global Placement (Checksum:dd368add) REAL time: 2 mins 6 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:dd368add) REAL time: 2 mins 6 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:dd368add) REAL time: 2 mins 7 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:42bd502a) REAL time: 2 mins 48 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:42bd502a) REAL time: 2 mins 49 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:42bd502a) REAL time: 2 mins 49 secs 

Total REAL time to Placer completion: 2 mins 50 secs 
Total CPU  time to Placer completion: 2 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  568
Slice Logic Utilization:
  Number of Slice Registers:                 3,343 out of  69,120    4%
    Number used as Flip Flops:               3,342
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      3,912 out of  69,120    5%
    Number used as logic:                    3,718 out of  69,120    5%
      Number using O6 output only:           3,532
      Number using O5 output only:              49
      Number using O5 and O6:                  137
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        68
    Number using O6 output only:                56
    Number using O5 output only:                 9
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,877 out of  17,280   10%
  Number of LUT Flip Flop pairs used:        5,324
    Number with an unused Flip Flop:         1,981 out of   5,324   37%
    Number with an unused LUT:               1,412 out of   5,324   26%
    Number of fully used LUT-FF pairs:       1,931 out of   5,324   36%
    Number of unique control sets:             289
    Number of slice register sites lost
      to control set restrictions:             406 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     640   12%
    Number of LOCed IOBs:                       21 out of      82   25%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.49

Peak Memory Usage:  472 MB
Total REAL time to MAP completion:  3 mins 
Total CPU time to MAP completion:   2 mins 14 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                  82 out of 640    12%
      Number of LOCed IOBs                  21 out of 82     25%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              3343 out of 69120   4%
      Number used as Flip Flops           3342
      Number used as Latches                 0
      Number used as LatchThrus              1

   Number of Slice LUTS                   3912 out of 69120   5%
   Number of Slice LUT-Flip Flop pairs    5324 out of 69120   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 24403

Phase  1  : 25958 unrouted;      REAL time: 21 secs 

Phase  2  : 23434 unrouted;      REAL time: 23 secs 

Phase  3  : 9905 unrouted;      REAL time: 36 secs 

Phase  4  : 9905 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 46 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 59 secs 
Total REAL time to Router completion: 1 mins 
Total CPU time to Router completion: 58 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y2| No   | 1143 |  0.484     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_BUFGP | BUFGCTRL_X0Y0| No   |   84 |  0.222     |  1.772      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   74 |  0.333     |  1.863      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.489     |  3.225      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     0.271ns|     9.458ns|       0|           0
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.467ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    10.689ns|     9.311ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.315ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      9.458ns|      4.656ns|            0|            0|         5948|       371225|
| TS_clock_generator_0_clock_gen|     20.000ns|      9.311ns|          N/A|            0|            0|       371225|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 9 secs 
Total CPU time to PAR completion: 1 mins 6 secs 

Peak Memory Usage:  396 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 377173 paths, 0 nets, and 23419 connections

Design statistics:
   Minimum period:   9.458ns (Maximum frequency: 105.731MHz)


Analysis completed Thu May 06 17:20:28 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu May 06 17:20:43 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu May 06 17:33:22 2010
 make -f system.make bits started...

make: Nothing to be done for `bits'.


Done!

At Local date and time: Thu May 06 17:33:30 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu May 06 17:33:40 2010
 make -f system.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 2.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 -
Running XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 93 - Running
XST synthesis
INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 100 - Running
XST synthesis
INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 107 - Running
XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 -
Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 -
Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 132 -
Running XST synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 -
Running XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 -
Running XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167
- Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 207 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 215 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 223 -
Running XST synthesis
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 337 expecting ';', found 'assign'
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 338 unexpected token: '='
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 338 unexpected token: '['
ERROR:HDLCompilers:26 - "F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a/hdl/verilog/user_logic.v" line 338 expecting 'endmodule', found '0'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/microblaze_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 17:40:44 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
INTERNAL_ERROR:Xst:cmain.c:3464:1.47.6.4 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

Writing filter settings....

Done writing filter settings to:
	F:\ssd_repo\NAND_CTRL_FPGA-DIMM\__xps\system.filters

Done writing Tab View settings to:
	F:\ssd_repo\NAND_CTRL_FPGA-DIMM\__xps\system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.4 Build EDK_LS4.68

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Thu May 06 17:44:26 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis
INTERNAL_ERROR:Xst:cmain.c:3464:1.47.6.4 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\synthesis\nand_plb_to_mb_0_wrapper_xst.srp
   for details

Running NGCBUILD ...

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/nand_plb_to_mb_0_wrapper.ngc] Error 2



Done!

At Local date and time: Thu May 06 17:47:17 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 134.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/NAND_CTRL_FPGA-DIMM/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_plb_to_mb_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation 

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<0>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<0>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<1>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<1>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<2>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<2>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<3>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<3>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<4>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<4>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<5>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<5>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<6>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<6>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<7>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<7>'
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:662 - Problem netlisting input design. Exiting...

Design Summary
--------------
Number of errors   :   9
Number of warnings : 302
ERROR:Xflow - Program map returned error code 2. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Thu May 06 18:02:51 2010
 make -f system.make bits started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<0>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<0>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<1>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<1>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<2>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<2>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<3>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<3>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<4>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<4>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<5>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<5>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<6>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<6>'
INFO:NgdBuild:928 - A pullup 'nand_plb_to_mb_0_nand_03_io_O<7>.PULLUP' was added
   to net 'nand_plb_to_mb_0_nand_03_io_O<7>'
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_7
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_6
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_5
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_4
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_3
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_2
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_1
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:824 - Tri-state buffers are not supported in Virtex5. Block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   must be removed from the design.
WARNING:MapLib:35 - Mapper failed to process logical block
   nand_plb_to_mb_0/nand_plb_to_mb_0/USER_LOGIC_I/nandctrl3/io_O_Mtridata_io_O_0
   . Please refer to previous error/warning message(s) to identify the problem.
ERROR:MapLib:662 - Problem netlisting input design. Exiting...

Design Summary
--------------
Number of errors   :   9
Number of warnings : 302
ERROR:Xflow - Program map returned error code 2. Aborting flow execution... 
make: *** [__xps/system_routed] Error 1



Done!

At Local date and time: Thu May 06 18:05:07 2010
 make -f system.make hwclean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs


Done!

At Local date and time: Thu May 06 18:05:15 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 -
Running XST synthesis
INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 93 - Running
XST synthesis
INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 100 - Running
XST synthesis
INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 107 - Running
XST synthesis
INSTANCE:dlmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 -
Running XST synthesis
INSTANCE:ilmb_cntlr - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 -
Running XST synthesis
INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 132 -
Running XST synthesis
INSTANCE:rs232_uart_1 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 -
Running XST synthesis
INSTANCE:rs232_uart_2 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 -
Running XST synthesis
INSTANCE:clock_generator_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167
- Running XST synthesis
INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182 - Running
XST synthesis
INSTANCE:proc_sys_reset_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195
- Running XST synthesis
INSTANCE:nand_01_0_to_microblaze_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 207 - Running XST synthesis
INSTANCE:microblaze_0_to_nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 215 - Running XST synthesis
INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 223 -
Running XST synthesis
INSTANCE:nand_plb_to_mb_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242
- Running XST synthesis

Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_1_wrapper.ngc ../rs232_uart_1_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_1_wrapper/rs232_uart_
1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.
IPNAME:rs232_uart_2_wrapper INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. rs232_uart_2_wrapper.ngc ../rs232_uart_2_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/rs232_uart_2_wrapper/rs232_uart_
2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../rs232_uart_2_wrapper.blc"...

NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/clock_generator_0_wrapper/clock_
generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:nand_01_0_to_microblaze_0_wrapper INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc nand_01_0_to_microblaze_0_wrapper.ucf -sd ..
nand_01_0_to_microblaze_0_wrapper.ngc ../nand_01_0_to_microblaze_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/nand_01_0_to_microblaze_0_wrappe
r/nand_01_0_to_microblaze_0_wrapper.ngc" ...

Applying constraints in "nand_01_0_to_microblaze_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../nand_01_0_to_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../nand_01_0_to_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:microblaze_0_to_nand_01_0_wrapper INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <F:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: F:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe -p xc5vlx110tff1136-1
-intstyle silent -uc microblaze_0_to_nand_01_0_wrapper.ucf -sd ..
microblaze_0_to_nand_01_0_wrapper.ngc ../microblaze_0_to_nand_01_0_wrapper.ngc

Reading NGO file
"F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/microblaze_0_to_nand_01_0_wrappe
r/microblaze_0_to_nand_01_0_wrapper.ngc" ...

Applying constraints in "microblaze_0_to_nand_01_0_wrapper.ucf" to the design...
Checking Constraint Associations...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../microblaze_0_to_nand_01_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../microblaze_0_to_nand_01_0_wrapper.blc"...

NGCBUILD done.

Rebuilding cache ...

Total run time: 338.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/NAND_CTRL_FPGA-DIMM/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_plb_to_mb_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile f:/Xilinx/ISE/xilinx/data/fpga.flw into working directory
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation 

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb1_L_pin has been removed.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 7 secs 
Total CPU  time at the beginning of Placer: 28 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:55aa635e) REAL time: 1 mins 13 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 21 are locked
   and 61 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:55aa635e) REAL time: 1 mins 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 13 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 13 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 39 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 40 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:3952fc20) REAL time: 1 mins 42 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3952fc20) REAL time: 1 mins 42 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:3952fc20) REAL time: 1 mins 42 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:20888131) REAL time: 1 mins 43 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:35838294) REAL time: 1 mins 44 secs 

Phase 12.8  Global Placement
................
...........................
.................................
.........................................
........
..........
..............
...................
....................
..........................
............................
.......................................
..............
................
............
....
...
....................
Phase 12.8  Global Placement (Checksum:68c8f704) REAL time: 2 mins 17 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:68c8f704) REAL time: 2 mins 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:68c8f704) REAL time: 2 mins 18 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d99339cb) REAL time: 3 mins 10 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d99339cb) REAL time: 3 mins 11 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d99339cb) REAL time: 3 mins 11 secs 

Total REAL time to Placer completion: 3 mins 12 secs 
Total CPU  time to Placer completion: 2 mins 27 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  504
Slice Logic Utilization:
  Number of Slice Registers:                 3,492 out of  69,120    5%
    Number used as Flip Flops:               3,491
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      3,171 out of  69,120    4%
    Number used as logic:                    2,977 out of  69,120    4%
      Number using O6 output only:           2,790
      Number using O5 output only:              49
      Number using O5 and O6:                  138
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        64
    Number using O6 output only:                56
    Number using O5 output only:                 5
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,926 out of  17,280   11%
  Number of LUT Flip Flop pairs used:        5,384
    Number with an unused Flip Flop:         1,892 out of   5,384   35%
    Number with an unused LUT:               2,213 out of   5,384   41%
    Number of fully used LUT-FF pairs:       1,279 out of   5,384   23%
    Number of unique control sets:             372
    Number of slice register sites lost
      to control set restrictions:             441 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     640   12%
    Number of LOCed IOBs:                       21 out of      82   25%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  471 MB
Total REAL time to MAP completion:  3 mins 19 secs 
Total CPU time to MAP completion:   2 mins 34 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                  82 out of 640    12%
      Number of LOCed IOBs                  21 out of 82     25%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              3492 out of 69120   5%
      Number used as Flip Flops           3491
      Number used as Latches                 0
      Number used as LatchThrus              1

   Number of Slice LUTS                   3171 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    5384 out of 69120   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 17 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 21269

Phase  1  : 22825 unrouted;      REAL time: 20 secs 

Phase  2  : 20250 unrouted;      REAL time: 22 secs 

Phase  3  : 7168 unrouted;      REAL time: 37 secs 

Phase  4  : 7172 unrouted; (Setup:2109, Hold:0, Component Switching Limit:0)     REAL time: 47 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:3337, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 1 secs 

Phase  6  : 0 unrouted; (Setup:3337, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Phase  7  : 0 unrouted; (Setup:1519, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 2 secs 

Updating file: system.ncd with current fully routed design.

Phase  8  : 0 unrouted; (Setup:1519, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase  9  : 0 unrouted; (Setup:1519, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 8 secs 

Phase 10  : 0 unrouted; (Setup:1519, Hold:0, Component Switching Limit:0)     REAL time: 4 mins 11 secs 
Total REAL time to Router completion: 4 mins 11 secs 
Total CPU time to Router completion: 4 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y2| No   | 1151 |  0.479     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   68 |  0.276     |  1.813      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_BUFGP | BUFGCTRL_X0Y0| No   |  143 |  0.285     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  2.337     |  3.977      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 1519 (Setup: 1519, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    -1.114ns|    12.228ns|       3|        1519
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.450ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     2.420ns|    10.320ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.314ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     12.228ns|      5.160ns|            3|            0|        14073|       382369|
| TS_clock_generator_0_clock_gen|     20.000ns|     10.320ns|          N/A|            0|            0|       382369|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 4 mins 23 secs 
Total CPU time to PAR completion: 4 mins 14 secs 

Peak Memory Usage:  402 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 3  Score: 1519 (Setup/Max: 1519, Hold: 0)

Constraints cover 396442 paths, 0 nets, and 20222 connections

Design statistics:
   Minimum period:  12.228ns (Maximum frequency:  81.780MHz)


Analysis completed Thu May 06 18:20:19 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
********************************************************************************
ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS% xset enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] Error 1



Done!

The project's MHS file has changed on disk.

At Local date and time: Thu May 06 18:31:42 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl -lp C:/EDK-XUPV5-LX110T-Pack/lib/  -msg __xps/ise/xmsgprops.lst system.mhs

Release 11.4 - platgen Xilinx EDK 11.4 Build EDK_LS4.68
 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse F:/ssd_repo/NAND_CTRL_FPGA-DIMM/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value
   to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value
   to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_b\data\l
   mb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The nand_01_0_to_microblaze_0 core has constraints automatically generated
by XPS in
implementation/nand_01_0_to_microblaze_0_wrapper/nand_01_0_to_microblaze_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The microblaze_0_to_nand_01_0 core has constraints automatically generated
by XPS in
implementation/microblaze_0_to_nand_01_0_wrapper/microblaze_0_to_nand_01_0_wrapp
er.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 77 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 123 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 139 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_2 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 153 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 167 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:mdm_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 182
- Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - Copying cache
implementation netlist
IPNAME:nand_01 INSTANCE:nand_01_0 - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 223 - Copying cache implementation netlist
IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 242 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs
line 132 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...

Rebuilding cache ...

Total run time: 15.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.4 - ngcbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
<f:/Xilinx/ISE/data/ngcflow.csf>

Command Line: f:\Xilinx\ISE\bin\nt\unwrapped\ngcbuild.exe ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise

Reading NGO file "f:/ssd_repo/NAND_CTRL_FPGA-DIMM/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_2_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"../implementation/nand_01_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"../implementation/microblaze_0_to_nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_01_0_wrapper.ngc"...
Loading design module "../implementation/nand_plb_to_mb_0_wrapper.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../implementation/system.blc"...

NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.4 - Xflow L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc5vlx110tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Using Flow File: F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/fpga.flw 
Using Option File(s): 
 F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt timestamp -bm
system.bmm "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.4 - ngdbuild L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>

Command Line: ngdbuild -ise ../__xps/ise/system.ise -p xc5vlx110tff1136-1 -nt
timestamp -bm system.bmm
F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "F:/ssd_repo/NAND_CTRL_FPGA-DIMM/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin *
   0.5 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.4 - Map L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/Xdh_PrimTypeLib.xda> with
local file <f:/Xilinx/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vlx110tff1136-1".
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_ABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<0> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<10> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<11> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<12> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<13> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<14> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<15> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<16> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<17> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<18> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<19> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<1> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<20> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<21> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<22> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<23> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<24> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<25> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<26> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<27> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<28> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<29> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<2> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<30> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<31> has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<3> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<4> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<5> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<6> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<7> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<8> has no
   load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0_FSL_S_Data<9> has no
   load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb1_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_n_rb2_l_pin_IBUF has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0_FSL_M_Full has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_01_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_02_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_03_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<0> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<1> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<2> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<3> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<4> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<5> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<6> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_io_I<7> has no load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb1_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network nand_plb_to_mb_0_nand_04_rb2_L_pin_IBUF has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Swait has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/Interrupt has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_2/RS232_Uart_2/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network nand_01_0_to_microblaze_0/FSL_Control_IRQ has
   no load.
WARNING:LIT:243 - Logical network microblaze_0_to_nand_01_0/FSL_Control_IRQ has
   no load.
Mapping design into LUTs...
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:701 - Signal nand_01_0_n_rb2_l_pin connected to top level port
   nand_01_0_n_rb2_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_01_0_n_rb1_l_pin connected to top level port
   nand_01_0_n_rb1_l_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_01_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_01_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_02_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_02_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_03_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_03_rb1_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb2_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb2_L_pin has been removed.
WARNING:MapLib:701 - Signal nand_plb_to_mb_0_nand_04_rb1_L_pin connected to top
   level port nand_plb_to_mb_0_nand_04_rb1_L_pin has been removed.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_01_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_02_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<0> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<1> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<2> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<3> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<4> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<5> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<6> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
WARNING:MapLib:793 - Bi-directional network nand_plb_to_mb_0_nand_04_io<7> is
   driven by a constant.  This can result in a short.  This can be fixed by
   removing the constant source or changing the bi-directional network.
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 11 secs 
Total CPU  time at the beginning of Placer: 31 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:55aa635e) REAL time: 1 mins 17 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 82 IOs, 21 are locked
   and 61 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:55aa635e) REAL time: 1 mins 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 18 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 18 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 44 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:9f6548cd) REAL time: 1 mins 45 secs 

Phase 7.2  Initial Clock and IO Placement
....
Phase 7.2  Initial Clock and IO Placement (Checksum:3952fc20) REAL time: 1 mins 47 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3952fc20) REAL time: 1 mins 47 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:3952fc20) REAL time: 1 mins 47 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:20888131) REAL time: 1 mins 48 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:35838294) REAL time: 1 mins 49 secs 

Phase 12.8  Global Placement
........
........................
..............................
...................................
............................
........................
............
........................
.........................
..........................
............................
..........
.
......
....
............
...............
......................
Phase 12.8  Global Placement (Checksum:43396dc1) REAL time: 2 mins 23 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:43396dc1) REAL time: 2 mins 23 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:43396dc1) REAL time: 2 mins 23 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:7cf41ec3) REAL time: 3 mins 11 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:7cf41ec3) REAL time: 3 mins 12 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:7cf41ec3) REAL time: 3 mins 12 secs 

Total REAL time to Placer completion: 3 mins 12 secs 
Total CPU  time to Placer completion: 2 mins 24 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  504
Slice Logic Utilization:
  Number of Slice Registers:                 3,492 out of  69,120    5%
    Number used as Flip Flops:               3,491
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                      3,171 out of  69,120    4%
    Number used as logic:                    2,977 out of  69,120    4%
      Number using O6 output only:           2,789
      Number using O5 output only:              49
      Number using O5 and O6:                  139
    Number used as Memory:                     184 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           120
        Number using O6 output only:           119
        Number using O5 output only:             1
    Number used as exclusive route-thru:        10
  Number of route-thrus:                        68
    Number using O6 output only:                56
    Number using O5 output only:                 9
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,923 out of  17,280   11%
  Number of LUT Flip Flop pairs used:        5,386
    Number with an unused Flip Flop:         1,894 out of   5,386   35%
    Number with an unused LUT:               2,215 out of   5,386   41%
    Number of fully used LUT-FF pairs:       1,277 out of   5,386   23%
    Number of unique control sets:             372
    Number of slice register sites lost
      to control set restrictions:             441 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        82 out of     640   12%
    Number of LOCed IOBs:                       21 out of      82   25%
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       8 out of     148    5%
    Number using BlockRAM only:                  8
    Total primitives used:
      Number of 36k BlockRAM used:               8
    Total Memory used (KB):                    288 out of   5,328    5%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  470 MB
Total REAL time to MAP completion:  3 mins 21 secs 
Total CPU time to MAP completion:   2 mins 31 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.4 - par L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/data/parBmgr.acd> with local file <f:/Xilinx/ISE/data/parBmgr.acd>


Loading device for application Rf_Device from file '5vlx110t.nph' in environment f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.66 2009-11-16".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           4 out of 32     12%
   Number of DSP48Es                         3 out of 64      4%
   Number of ILOGICs                        11 out of 800     1%
   Number of External IOBs                  82 out of 640    12%
      Number of LOCed IOBs                  21 out of 82     25%

   Number of OLOGICs                         2 out of 800     1%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB36_EXPs                     8 out of 148     5%
   Number of Slice Registers              3492 out of 69120   5%
      Number used as Flip Flops           3491
      Number used as Latches                 0
      Number used as LatchThrus              1

   Number of Slice LUTS                   3171 out of 69120   4%
   Number of Slice LUT-Flip Flop pairs    5386 out of 69120   7%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 

Starting Router


Wirelength Stats for nets on all pins. NumPins: 21256

Phase  1  : 22806 unrouted;      REAL time: 20 secs 

Phase  2  : 20239 unrouted;      REAL time: 22 secs 

Phase  3  : 7722 unrouted;      REAL time: 35 secs 

Phase  4  : 7722 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 54 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 57 secs 
Total REAL time to Router completion: 58 secs 
Total CPU time to Router completion: 55 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGCTRL_X0Y2| No   | 1204 |  0.499     |  2.034      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |BUFGCTRL_X0Y31| No   |   66 |  0.347     |  1.880      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_BUFGP | BUFGCTRL_X0Y0| No   |   86 |  0.153     |  1.935      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   19 |  0.984     |  2.845      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     0.506ns|     8.988ns|       0|           0
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.455ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     2.375ns|    15.250ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.320ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         0.5 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      8.988ns|      7.625ns|            0|            0|         5948|       390494|
| TS_clock_generator_0_clock_gen|     20.000ns|     15.250ns|          N/A|            0|            0|       390494|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 7 secs 
Total CPU time to PAR completion: 1 mins 3 secs 

Peak Memory Usage:  391 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.4 - Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vlx110t,-1 (PRODUCTION 1.66 2009-11-16, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 396442 paths, 0 nets, and 20209 connections

Design statistics:
   Minimum period:  15.250ns (Maximum frequency:  65.574MHz)


Analysis completed Thu May 06 18:38:22 2010
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 25 secs 


xflow done!
touch __xps/system_routed
xilperl F:/Xilinx/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.4 - Bitgen L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <F:/Xilinx/EDK/virtex5/data/virtex5.acd> with
local file <f:/Xilinx/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vlx110t.nph' in environment
f:\Xilinx\ISE;F:\Xilinx\EDK.
   "system" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
Opened constraints file system.pcf.

Thu May 06 18:38:38 2010

Running DRC.
DRC detected 0 errors and 0 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Thu May 06 18:39:59 2010
 make -f system.make download started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vlx110tff1136-1 -lp
C:/EDK-XUPV5-LX110T-Pack/lib/ -msg __xps/ise/xmsgprops.lst system.mss 

Release 11.4 - psf2Edward EDK_LS4.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
93 - 2 master(s) : 4 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
100 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line
107 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:nand_01_0_to_microblaze_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 207 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_nand_01_0 -
F:\ssd_repo\NAND_CTRL_FPGA-DIMM\system.mhs line 215 - 1 master(s) : 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_S_CLK CONNECTOR:nand_01_0_to_microblaze_0_FSL_S_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 370 - floating connection!
WARNING:EDK:2099 - PORT:FSL0_M_CLK CONNECTOR:microblaze_0_to_nand_01_0_FSL_M_Clk
   -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_20_d\data\microbla
   ze_v2_1_0.mpd line 375 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   f:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - RS232_Uart_1
  - RS232_Uart_2
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - nand_01_0
  - nand_plb_to_mb_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.

Running libs - 'make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling standalone
Compiling uartlite
Compiling nand_plb_to_mb
Compiling cpu
Running execs_generate.
mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/c/DOCUME~1/will/LOCALS~1/Temp/ccwCuRHt.o: In function `main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:47: undefined reference to `usleep'
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:49: undefined reference to `usleep'
collect2: ld returned 1 exit status
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 18:42:28 2010
 make -f system.make download started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4626	    300	   1064	   5990	   1766	TestApp_Nand/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   55.30 C, Min. Reading:   55.30 C, Max.
Reading:   75.97 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.987 V, Max.
Reading:   1.011 V
5: VCCAUX Supply: Current Reading:   2.493 V, Min. Reading:   2.490 V, Max.
Reading:   2.534 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:46:21 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0.
 WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...done.
Elapsed time =      0 sec.
ERROR:iMPACT - A problem may exist in the hardware configuration. Check that the
   cable, scan chain, and power connections are intact, that the specified scan
   chain configuration matches the actual hardware, and that the power supply is
   adequate and delivering the correct voltage.

Elapsed time =      0 sec.
ERROR:iMPACT:589 - No devices on chain, can't assign file 

make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 18:46:56 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   29.21 C, Min. Reading:   25.77 C, Max.
Reading:   29.21 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.490 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:49:06 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4682	    300	   1064	   6046	   179e	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:49:12 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      2 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   41.02 C, Min. Reading:   29.21 C, Max.
Reading:   41.02 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:51:24 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4682	    300	   1064	   6046	   179e	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:51:28 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   45.45 C, Min. Reading:   40.04 C, Max.
Reading:   45.95 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:54:46 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4674	    300	   1064	   6038	   1796	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:54:54 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   46.44 C, Min. Reading:   43.48 C, Max.
Reading:   46.44 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:57:13 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4674	    300	   1064	   6038	   1796	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:57:17 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   45.95 C, Max.
Reading:   49.39 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.

'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 18:58:12 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4674	    300	   1064	   6038	   1796	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:58:19 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   49.88 C, Min. Reading:   48.41 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

At Local date and time: Thu May 06 18:59:31 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c: In function 'main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: warning: integer constant is too large for 'long' type
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:48: warning: comparison is always true due to limited range of data type
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:52: warning: integer constant is too large for 'long' type
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:52: warning: comparison is always true due to limited range of data type
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:62: warning: integer constant is too large for 'long' type
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:62: warning: comparison is always true due to limited range of data type

mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1330	    296	   1064	   2690	    a82	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 18:59:52 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   49.39 C, Min. Reading:   49.39 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 19:00:53 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4674	    300	   1064	   6038	   1796	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:01:02 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   49.88 C, Min. Reading:   49.39 C, Max.
Reading:   49.88 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 19:02:56 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4678	    300	   1064	   6042	   179a	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:03:02 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   49.88 C, Max.
Reading:   50.38 C
5: VCCINT Supply: Current Reading:   1.002 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 19:05:00 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c: In function 'main':
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:51: error: expected ';' before '}' token
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:58: error: expected ';' before '}' token
/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c:71: error: expected ';' before '}' token
make: *** [TestApp_Nand/executable.elf] Error 1



Done!

At Local date and time: Thu May 06 19:05:19 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4678	    300	   1064	   6042	   179a	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:05:45 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   49.88 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = NoWait.
Match cycle: NoWait
done.
 Match_cycle = NoWait.
Match cycle: NoWait
'5': Programmed successfully.
Elapsed time =      9 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Thu May 06 19:06:19 2010
 make -f system.make TestApp_Nand_programclean started...

rm -f TestApp_Nand/executable.elf 


Done!

At Local date and time: Thu May 06 19:06:22 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4678	    300	   1064	   6042	   179a	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:06:48 2010
 make -f system.make TestApp_Nand_programclean started...

rm -f TestApp_Nand/executable.elf 


Done!

At Local date and time: Thu May 06 19:06:51 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O0 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4998	    300	   1064	   6362	   18da	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:06:57 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1303.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

write cmdbuffer failed 20000015.
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
write cmdbuffer failed 20000015.
INFO:iMPACT:1209 - Testing for '0' at position 114.The Instruction capture of
   the device 5 does not match expected capture.
INFO:iMPACT:1206 - Instruction Capture =
   '0101100100001001001101011001011000001000000010010011000010100000000000010000
   1001001110100010101011010110000010010011'
INFO:iMPACT:1207 - Expected    Capture =
   '1010101010101010101010101010101010101010101010101010101010XXXXXXXXXXXXXX01XX
   XXXXXXXXXXXX01000XXX01XXXXXX01XXXXXXXX01'

write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Error reading reference voltage level.


VREF was lost during the current operation. It is recommended that the
operation be repeated.
write cmdbuffer failed 20000015.
INFO:iMPACT:2130 - Boundary-scan chain test failed . Please check tdi->tdo
   connection between  device:'5' ( 'xc5vlx110t') and the cable .
   	A problem may exist in the hardware configuration.
   	Check that the cable, scan chain, and power connections are intact,
   	that the specified scan chain configuration matches the actual hardware, and
   	that the power supply is adequate and delivering the correct voltage.

write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Error reading reference voltage level.


VREF was lost during the current operation. It is recommended that the
operation be repeated.
write cmdbuffer failed 20000015.
Elapsed time =     29 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 19:07:47 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0.
 WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 19:08:15 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 19:08:51 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1029.
File version of f:/Xilinx/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading f:/Xilinx/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vlx110t, Version : 10
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/virtex5/data/xc5vlx110t.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
INFO:iMPACT:501 - '1': Added Device xc5vlx110t successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading f:/Xilinx/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vlx110t successfully.

5: Device Temperature: Current Reading:   50.87 C, Min. Reading:   50.38 C, Max.
Reading:   51.36 C
5: VCCINT Supply: Current Reading:   0.999 V, Min. Reading:   0.999 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.487 V
'5': Programming device...
write count != nBytes(0), rc = 20000015.
write cmd failed 20000015.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
write cmdbuffer failed C0000011.
write cmdbuffer failed 20000015.
Trying to terminate Process...



Done!

At Local date and time: Thu May 06 19:09:32 2010
 make -f system.make TestApp_Nand_programclean started...

rm -f TestApp_Nand/executable.elf 


Done!

At Local date and time: Thu May 06 19:09:35 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O0 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4998	    300	   1064	   6362	   18da	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:09:58 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O1 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4690	    300	   1064	   6054	   17a6	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:10:09 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 19:10:43 2010
 make -f system.make TestApp_Nand_program started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Nand/src/nand.c  -o TestApp_Nand/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Nand/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   4678	    300	   1064	   6042	   179a	TestApp_Nand/executable.elf


Done!

At Local date and time: Thu May 06 19:10:50 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Nand/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Nand/executable.elf" tag microblaze_0  -o b implementation/download.bit
 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

At Local date and time: Thu May 06 19:12:00 2010
 make -f system.make download started...

mb-gcc -O2 /cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -Wl,-T -Wl,/cygdrive/f/ssd_repo/NAND_CTRL_FPGA-DIMM/TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5210	    300	   3118	   8628	   21b4	TestApp_Memory_microblaze_0/executable.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vlx110tff1136-1 system.mhs -lp C:/EDK-XUPV5-LX110T-Pack/lib/ -pe microblaze_0 TestApp_Memory_microblaze_0/executable.elf  \
-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 11.4 Build EDK_LS4.68
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x84000000-0x8400ffff) RS232_Uart_2	mb_plb
  (0x84020000-0x8402ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc8a00000-0xc8a0ffff) nand_plb_to_mb_0	mb_plb

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   nand_01_0_to_microblaze_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1039 - Did not update the value for parameter:
   microblaze_0_to_nand_01_0:C_READ_CLOCK_PERIOD. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 4
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_04_a\data\plb_v46_v2_
   1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_
   1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_blo
   ck_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value to
   0x8000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_2 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_01_a\data\xps_ua
   rtlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   F:\Xilinx\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_g\data\mdm_v2_1_0.mpd
   line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   32
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:nand_plb_to_mb INSTANCE:nand_plb_to_mb_0 -
   F:\ssd_repo\NAND_CTRL_FPGA-DIMM\pcores\nand_plb_to_mb_v2_00_a\data\nand_plb_t
   o_mb_v2_1_0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value
   to 1

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"TestApp_Memory_microblaze_0/executable.elf" tag microblaze_0  -o b
implementation/download.bit 
Memory Initialization completed successfully.

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.4 - iMPACT L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
 Driver file xusb_emb.sys found.
 Driver version: src=1029, dest=1029.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 Cable PID = 0008.
 Max current requested during enumeration is 74 mA.
write cmdbuffer failed 20000015.
write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
 LPT base address = 0378h.
 ECP base address = FFFFFFFFh.
Cable connection failed.
Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 9.0.0.0. WinDriver v9.00 Jungo (c) 1997 - 2007 Build Date: Mar 27 2007 X86 32bit SYS
13:58:07, version = 900.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.
make: *** [download] Error 1



Done!

Writing filter settings....

Done writing filter settings to:
	F:\ssd_repo\NAND_CTRL_FPGA-DIMM\__xps\system.filters

Done writing Tab View settings to:
	F:\ssd_repo\NAND_CTRL_FPGA-DIMM\__xps\system.gui

