# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FlipFlops2.srcs/sources_1/new/JKFF_s.vhd" \
"../../../../FlipFlops2.srcs/sim_1/new/JKFF_tb.vhd" \

# Do not sort compile order
nosort
