Add_rd	Add_rd	1.0
Add_rd	Add_rd_pl1	1.0
Add_rd	Addr_freshed_ptr	2.0
Add_rd	Fifo_data_count	1.0
Add_rd	Add_rd_gray	1.0
Add_rd	Empty	2.0
Add_rd_pl1	Addr_freshed_ptr	2.0
Packet_number_add_tmp	Packet_number_add_tmp_dl1	1.0
Packet_number_inFF	Packet_number_inFF	3.0
Packet_number_inFF	Rx_mac_ra	3.0
Current_state_SYS	Add_rd	1.0
Current_state_SYS	Rx_mac_sop_tmp	2.0
Current_state_SYS	Rx_mac_pa_tmp	2.0
Current_state_SYS	Next_state_SYS	19.0
Current_state_SYS	Packet_number_sub	2.0
Rx_Hwmark_pl	Rx_mac_ra	1.0
Add_rd_gray	Add_rd_gray_dl1	1.0
Packet_number_add_tmp_dl2	Packet_number_add	2.0
Packet_number_add_tmp_dl1	Packet_number_add_tmp_dl2	1.0
Packet_number_add_tmp_dl1	Packet_number_add	2.0
Fifo_data_dl1	Fifo_data_byte1	1.0
Fifo_data_dl1	Din_tmp	2.0
Fifo_data_dl1	Fifo_data_byte3	1.0
Fifo_data_dl1	Fifo_data_byte2	1.0
Add_wr_pluse4	Almost_full	2.0
SYS_idle	Rx_mac_sop_tmp	2.0
Rx_mac_pa_tmp	Rx_mac_pa	1.0
Fifo_data_err	Next_state	12.0
SYS_read	Add_rd	1.0
SYS_read	Rx_mac_sop_tmp	2.0
SYS_read	Rx_mac_pa_tmp	2.0
SYS_read	Packet_number_sub	2.0
Fifo_data	Fifo_data_dl1	1.0
RX_APPEND_CRC	Din	2.0
RX_APPEND_CRC	Wr_en	2.0
State_be2	Wr_en_tmp	2.0
State_be2	Packet_number_add_tmp	2.0
State_be3	Wr_en_tmp	2.0
State_be3	Packet_number_add_tmp	2.0
State_be0	Wr_en_tmp	2.0
State_be0	Packet_number_add_tmp	2.0
State_be1	Wr_en_tmp	2.0
State_be1	Packet_number_add_tmp	2.0
Rx_mac_sop_tmp_dl1	Rx_mac_sop	1.0
Add_wr_pluse2	Almost_full	2.0
Add_wr_pluse3	Almost_full	2.0
Add_rd_ungray	Full	2.0
Add_rd_ungray	Almost_full	8.0
Wr_en_tmp	Wr_en_ptr	1.0
Wr_en_tmp	Wr_en	2.0
Wr_en_tmp	Din_tmp_reg	1.0
Full	Add_wr	1.0
Packet_number_add_dl1	Packet_number_add_edge	1.0
Packet_number_add_dl1	Packet_number_add_dl2	1.0
Packet_number_add_dl2	Packet_number_add_edge	1.0
Rx_Lwmark	Rx_Lwmark_pl	1.0
Fifo_data_en	Wr_en_tmp	2.0
Fifo_data_en	Fifo_data_en_dl1	1.0
Fifo_data_en	Next_state	18.0
Fifo_data_count	Rx_mac_ra	3.0
Rx_mac_sop_tmp	Rx_mac_sop_tmp_dl1	1.0
Empty	Next_state_SYS	9.0
Next_state_SYS	Rx_mac_sop_tmp	2.0
Next_state_SYS	Packet_number_sub	2.0
Next_state_SYS	Current_state_SYS	1.0
Add_wr_gray	Add_wr_gray_dl1	1.0
Add_wr_reg	Add_wr	1.0
Din_tmp_reg	Din	1.0
State_byte3	Fifo_data_byte3	1.0
State_byte2	Fifo_data_byte2	1.0
State_byte1	Fifo_data_byte1	1.0
State_byte0	Wr_en_tmp	2.0
Reset	Add_rd	2.0
Reset	Add_rd_pl1	2.0
Reset	Rx_mac_pa_tmp	3.0
Reset	Packet_number_inFF	3.0
Reset	Rx_Hwmark_pl	2.0
Reset	Add_rd_gray_dl1	2.0
Reset	Current_state	2.0
Reset	Packet_number_add_tmp_dl1	2.0
Reset	Fifo_data_dl1	2.0
Reset	Rx_mac_sop	2.0
Reset	Add_wr_gray_dl1	2.0
Reset	Rx_mac_sop_tmp_dl1	2.0
Reset	Empty	3.0
Reset	Add_rd_ungray	2.0
Reset	Full	3.0
Reset	Packet_number_add	3.0
Reset	Packet_number_add_dl2	2.0
Reset	Rx_mac_pa	2.0
Reset	Fifo_data_count	2.0
Reset	Rx_mac_sop_tmp	3.0
Reset	Add_wr_gray	2.0
Reset	Add_wr_reg	2.0
Reset	Din_tmp_reg	2.0
Reset	Add_wr_jump	3.0
Reset	Din	3.0
Reset	Dout_dl1	2.0
Reset	Wr_en	3.0
Reset	Packet_number_add_tmp_dl2	2.0
Reset	Add_wr_jump_tmp	3.0
Reset	Add_wr_jump_rd_pl1	2.0
Reset	Rx_mac_ra	3.0
Reset	Add_rd_gray	2.0
Reset	Add_wr_ungray	2.0
Reset	Almost_full	3.0
Reset	Current_state_SYS	2.0
Reset	Fifo_data_byte2	2.0
Reset	Fifo_data_byte1	2.0
Reset	Wr_en_ptr	3.0
Reset	Fifo_data_byte3	2.0
Reset	Packet_number_add_tmp	3.0
Reset	Rx_Lwmark_pl	2.0
Reset	Add_wr	3.0
Reset	Fifo_data_en_dl1	2.0
Reset	Packet_number_add_dl1	2.0
Reset	Add_wr_jump_tmp_pl1	2.0
Dout_dl1	Rx_mac_eop	1.0
Dout_dl1	Rx_mac_BE	1.0
Dout_dl1	Rx_mac_data	1.0
SYS_wait_end	Packet_number_sub	2.0
Fifo_data_end	Next_state	8.0
Add_wr_pluse	Full	2.0
Add_wr_pluse	Almost_full	2.0
Current_state	Fifo_data_byte2	1.0
Current_state	Fifo_data_byte1	1.0
Current_state	Wr_en_ptr	2.0
Current_state	Fifo_data_byte3	1.0
Current_state	Packet_number_add_tmp	8.0
Current_state	Add_wr	2.0
Current_state	Din_tmp	5.0
Current_state	Add_wr_jump_tmp	2.0
Current_state	Wr_en_tmp	10.0
Current_state	Add_wr_reg	1.0
Current_state	Add_wr_jump	2.0
Current_state	Next_state	29.0
Wr_en	Add_wr	1.0
Addr_freshed_ptr	Add_rd	1.0
Addr_freshed_ptr	Rx_mac_pa_tmp	2.0
Din_tmp	Din	2.0
Din_tmp	Din_tmp_reg	1.0
Rx_mac_rd	Next_state_SYS	12.0
Add_wr_jump_rd_pl1	Add_wr_ungray	1.0
Add_rd_gray_dl1	Add_rd_ungray	1.0
Dout	Add_rd	1.0
Dout	Rx_mac_pa_tmp	2.0
Dout	Dout_dl1	1.0
Dout	Next_state_SYS	4.0
Rx_mac_ra	Next_state_SYS	5.0
Add_wr_ungray	Empty	2.0
Add_wr_ungray	Fifo_data_count	1.0
Packet_number_add	Packet_number_add_dl1	1.0
Rx_Hwmark	Rx_Hwmark_pl	1.0
Packet_number_add_edge	Packet_number_inFF	3.0
State_err_end	Add_wr_jump_tmp	2.0
State_err_end	Add_wr_jump	2.0
State_err_end	Add_wr	2.0
Fifo_data_byte1	Din_tmp	3.0
Almost_full	Fifo_full	1.0
Fifo_data_byte3	Din_tmp	5.0
Fifo_data_byte2	Din_tmp	4.0
Rx_Lwmark_pl	Rx_mac_ra	2.0
Add_wr	Add_wr_pluse	1.0
Add_wr	Add_wr	1.0
Add_wr	Add_wr_pluse4	1.0
Add_wr	Add_wr_gray	1.0
Add_wr	Add_wr_reg	1.0
Add_wr	Add_wr_pluse2	1.0
Add_wr	Add_wr_pluse3	1.0
Packet_number_sub	Packet_number_inFF	3.0
Add_wr_jump	Add_wr_jump_rd_pl1	1.0
Fifo_data_en_dl1	Fifo_data_byte1	1.0
Fifo_data_en_dl1	Fifo_data_byte3	1.0
Fifo_data_en_dl1	Fifo_data_byte2	1.0
State_idle	Wr_en_ptr	2.0
State_idle	Add_wr_reg	1.0
Add_wr_jump_tmp	Add_wr_jump_tmp_pl1	1.0
Wr_en_ptr	Wr_en	1.0
Add_wr_gray_dl1	Add_wr_ungray	1.0
Add_wr_jump_tmp_pl1	Add_wr_jump	1.0
Next_state	Current_state	1.0