{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679889459423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679889459425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 26 23:57:39 2023 " "Processing started: Sun Mar 26 23:57:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679889459425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679889459425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679889459425 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679889460069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behaviour " "Found design unit 1: reg32-behaviour" {  } { { "reg32.vhd" "" { Text "C:/altera/13.0sp1/newlab/reg32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461424 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/altera/13.0sp1/newlab/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behaviour " "Found design unit 1: encoder32to5-behaviour" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461427 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus32to1-behaviour " "Found design unit 1: bus32to1-behaviour" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461430 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus32to1 " "Found entity 1: bus32to1" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behaviour " "Found design unit 1: MDR-behaviour" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/newlab/MDR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461433 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/newlab/MDR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behaviour " "Found design unit 1: datapath-behaviour" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461437 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND32-behaviour " "Found design unit 1: AND32-behaviour" {  } { { "AND32.vhd" "" { Text "C:/altera/13.0sp1/newlab/AND32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461440 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND32 " "Found entity 1: AND32" {  } { { "AND32.vhd" "" { Text "C:/altera/13.0sp1/newlab/AND32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR32-behaviour " "Found design unit 1: OR32-behaviour" {  } { { "OR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/OR32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461443 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR32 " "Found entity 1: OR32" {  } { { "OR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/OR32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NEG32-behaviour " "Found design unit 1: NEG32-behaviour" {  } { { "NEG32.vhd" "" { Text "C:/altera/13.0sp1/newlab/NEG32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461446 ""} { "Info" "ISGN_ENTITY_NAME" "1 NEG32 " "Found entity 1: NEG32" {  } { { "NEG32.vhd" "" { Text "C:/altera/13.0sp1/newlab/NEG32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT32-behaviour " "Found design unit 1: NOT32-behaviour" {  } { { "NOT32.vhd" "" { Text "C:/altera/13.0sp1/newlab/NOT32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461449 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT32 " "Found entity 1: NOT32" {  } { { "NOT32.vhd" "" { Text "C:/altera/13.0sp1/newlab/NOT32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHL32-behavioural " "Found design unit 1: SHL32-behavioural" {  } { { "SHL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHL32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461452 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHL32 " "Found entity 1: SHL32" {  } { { "SHL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shr32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHR32-behavioural " "Found design unit 1: SHR32-behavioural" {  } { { "SHR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHR32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461455 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHR32 " "Found entity 1: SHR32" {  } { { "SHR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHR32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shra32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHRA32-behaviour " "Found design unit 1: SHRA32-behaviour" {  } { { "SHRA32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHRA32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461458 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHRA32 " "Found entity 1: SHRA32" {  } { { "SHRA32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SHRA32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROL32-behavioural " "Found design unit 1: ROL32-behavioural" {  } { { "ROL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ROL32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461462 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROL32 " "Found entity 1: ROL32" {  } { { "ROL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ROL32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROR32-behavioural " "Found design unit 1: ROR32-behavioural" {  } { { "ROR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ROR32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461465 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROR32 " "Found entity 1: ROR32" {  } { { "ROR32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ROR32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD32-behaviour " "Found design unit 1: ADD32-behaviour" {  } { { "ADD32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ADD32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461467 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD32 " "Found entity 1: ADD32" {  } { { "ADD32.vhd" "" { Text "C:/altera/13.0sp1/newlab/ADD32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32-behaviour " "Found design unit 1: SUB32-behaviour" {  } { { "SUB32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SUB32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461470 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32 " "Found entity 1: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/altera/13.0sp1/newlab/SUB32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV32-behavioural " "Found design unit 1: DIV32-behavioural" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461473 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV32 " "Found entity 1: DIV32" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL32-behavioral " "Found design unit 1: MUL32-behavioral" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461477 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL32 " "Found entity 1: MUL32" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461484 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461484 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_1.vhd " "Can't analyze file -- file tb3_1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461496 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_2.vhd " "Can't analyze file -- file tb3_2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461505 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_7.vhd " "Can't analyze file -- file tb3_7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461515 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_8.vhd " "Can't analyze file -- file tb3_8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461523 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_9.vhd " "Can't analyze file -- file tb3_9.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_13.vhd " "Can't analyze file -- file tb3_13.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461535 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_10.vhd " "Can't analyze file -- file tb3_10.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461540 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_11.vhd " "Can't analyze file -- file tb3_11.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461546 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_12.vhd " "Can't analyze file -- file tb3_12.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461551 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_3.vhd " "Can't analyze file -- file tb3_3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461557 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_4.vhd " "Can't analyze file -- file tb3_4.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_6.vhd " "Can't analyze file -- file tb3_6.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461567 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb3_5.vhd " "Can't analyze file -- file tb3_5.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1679889461573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selandencode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selandencode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selEncode-behaviour " "Found design unit 1: selEncode-behaviour" {  } { { "selandEncode.vhd" "" { Text "C:/altera/13.0sp1/newlab/selandEncode.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461576 ""} { "Info" "ISGN_ENTITY_NAME" "1 selEncode " "Found entity 1: selEncode" {  } { { "selandEncode.vhd" "" { Text "C:/altera/13.0sp1/newlab/selandEncode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/altera/13.0sp1/newlab/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461579 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/altera/13.0sp1/newlab/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg0-behaviour " "Found design unit 1: reg0-behaviour" {  } { { "reg0.vhd" "" { Text "C:/altera/13.0sp1/newlab/reg0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461582 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.vhd" "" { Text "C:/altera/13.0sp1/newlab/reg0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF-behaviour " "Found design unit 1: conFF-behaviour" {  } { { "CONFF.vhd" "" { Text "C:/altera/13.0sp1/newlab/CONFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461584 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.vhd" "" { Text "C:/altera/13.0sp1/newlab/CONFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "marreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file marreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MARreg-behaviour " "Found design unit 1: MARreg-behaviour" {  } { { "MARreg.vhd" "" { Text "C:/altera/13.0sp1/newlab/MARreg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461588 ""} { "Info" "ISGN_ENTITY_NAME" "1 MARreg " "Found entity 1: MARreg" {  } { { "MARreg.vhd" "" { Text "C:/altera/13.0sp1/newlab/MARreg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_tb-arch " "Found design unit 1: ld_tb-arch" {  } { { "ld_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ld_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461599 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ld_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preloadval.vhd 2 1 " "Found 2 design units, including 1 entities, in source file preloadval.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preloadVal-logic " "Found design unit 1: preloadVal-logic" {  } { { "preloadVal.vhd" "" { Text "C:/altera/13.0sp1/newlab/preloadVal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461601 ""} { "Info" "ISGN_ENTITY_NAME" "1 preloadVal " "Found entity 1: preloadVal" {  } { { "preloadVal.vhd" "" { Text "C:/altera/13.0sp1/newlab/preloadVal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld2_tb-arch " "Found design unit 1: ld2_tb-arch" {  } { { "ld2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ld2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461611 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld2_tb " "Found entity 1: ld2_tb" {  } { { "ld2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ld2_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_tb-arch " "Found design unit 1: ldi_tb-arch" {  } { { "ldi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ldi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461625 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_tb " "Found entity 1: ldi_tb" {  } { { "ldi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ldi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi2_tb-arch " "Found design unit 1: ldi2_tb-arch" {  } { { "ldi2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ldi2_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461637 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi2_tb " "Found entity 1: ldi2_tb" {  } { { "ldi2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ldi2_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file st1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 st1_tb-arch " "Found design unit 1: st1_tb-arch" {  } { { "st1_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/st1_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461648 ""} { "Info" "ISGN_ENTITY_NAME" "1 st1_tb " "Found entity 1: st1_tb" {  } { { "st1_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/st1_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file st2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 st2_tb-arch " "Found design unit 1: st2_tb-arch" {  } { { "st2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/st2_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461660 ""} { "Info" "ISGN_ENTITY_NAME" "1 st2_tb " "Found entity 1: st2_tb" {  } { { "st2_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/st2_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addi_tb-arch " "Found design unit 1: addi_tb-arch" {  } { { "addi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/addi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461671 ""} { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/addi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andi_tb-arch " "Found design unit 1: andi_tb-arch" {  } { { "andi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/andi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461682 ""} { "Info" "ISGN_ENTITY_NAME" "1 andi_tb " "Found entity 1: andi_tb" {  } { { "andi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/andi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ori_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ori_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ori_tb-arch " "Found design unit 1: ori_tb-arch" {  } { { "ori_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ori_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ori_tb " "Found entity 1: ori_tb" {  } { { "ori_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/ori_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brzr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brzr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brzr_tb-arch " "Found design unit 1: brzr_tb-arch" {  } { { "brzr_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brzr_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461703 ""} { "Info" "ISGN_ENTITY_NAME" "1 brzr_tb " "Found entity 1: brzr_tb" {  } { { "brzr_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brzr_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jr_tb-arch " "Found design unit 1: jr_tb-arch" {  } { { "jr_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/jr_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461716 ""} { "Info" "ISGN_ENTITY_NAME" "1 jr_tb " "Found entity 1: jr_tb" {  } { { "jr_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/jr_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jal_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jal_tb-arch " "Found design unit 1: jal_tb-arch" {  } { { "jal_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/jal_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461726 ""} { "Info" "ISGN_ENTITY_NAME" "1 jal_tb " "Found entity 1: jal_tb" {  } { { "jal_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/jal_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mfhi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mfhi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mfhi_tb-arch " "Found design unit 1: mfhi_tb-arch" {  } { { "mfhi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/mfhi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461739 ""} { "Info" "ISGN_ENTITY_NAME" "1 mfhi_tb " "Found entity 1: mfhi_tb" {  } { { "mfhi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/mfhi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mflo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mflo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mflo_tb-arch " "Found design unit 1: mflo_tb-arch" {  } { { "mflo_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/mflo_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461748 ""} { "Info" "ISGN_ENTITY_NAME" "1 mflo_tb " "Found entity 1: mflo_tb" {  } { { "mflo_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/mflo_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_tb-arch " "Found design unit 1: in_tb-arch" {  } { { "in_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/in_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461759 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_tb " "Found entity 1: in_tb" {  } { { "in_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/in_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_tb-arch " "Found design unit 1: out_tb-arch" {  } { { "out_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/out_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461770 ""} { "Info" "ISGN_ENTITY_NAME" "1 out_tb " "Found entity 1: out_tb" {  } { { "out_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/out_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brnz_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brnz_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brnz_tb-arch " "Found design unit 1: brnz_tb-arch" {  } { { "brnz_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brnz_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461773 ""} { "Info" "ISGN_ENTITY_NAME" "1 brnz_tb " "Found entity 1: brnz_tb" {  } { { "brnz_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brnz_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brpl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brpl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brpl_tb-arch " "Found design unit 1: brpl_tb-arch" {  } { { "brpl_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brpl_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461776 ""} { "Info" "ISGN_ENTITY_NAME" "1 brpl_tb " "Found entity 1: brpl_tb" {  } { { "brpl_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brpl_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brmi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brmi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brmi_tb-arch " "Found design unit 1: brmi_tb-arch" {  } { { "brmi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brmi_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461779 ""} { "Info" "ISGN_ENTITY_NAME" "1 brmi_tb " "Found entity 1: brmi_tb" {  } { { "brmi_tb.vhd" "" { Text "C:/altera/13.0sp1/newlab/brmi_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889461779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889461779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679889461952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR0in datapath.vhd(405) " "VHDL Process Statement warning at datapath.vhd(405): signal \"busMuxR0in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR1in datapath.vhd(406) " "VHDL Process Statement warning at datapath.vhd(406): signal \"busMuxR1in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR2in datapath.vhd(407) " "VHDL Process Statement warning at datapath.vhd(407): signal \"busMuxR2in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR3in datapath.vhd(408) " "VHDL Process Statement warning at datapath.vhd(408): signal \"busMuxR3in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR4in datapath.vhd(409) " "VHDL Process Statement warning at datapath.vhd(409): signal \"busMuxR4in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR5in datapath.vhd(410) " "VHDL Process Statement warning at datapath.vhd(410): signal \"busMuxR5in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR6in datapath.vhd(411) " "VHDL Process Statement warning at datapath.vhd(411): signal \"busMuxR6in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR7in datapath.vhd(412) " "VHDL Process Statement warning at datapath.vhd(412): signal \"busMuxR7in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR8in datapath.vhd(413) " "VHDL Process Statement warning at datapath.vhd(413): signal \"busMuxR8in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR9in datapath.vhd(414) " "VHDL Process Statement warning at datapath.vhd(414): signal \"busMuxR9in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR10in datapath.vhd(415) " "VHDL Process Statement warning at datapath.vhd(415): signal \"busMuxR10in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR11in datapath.vhd(416) " "VHDL Process Statement warning at datapath.vhd(416): signal \"busMuxR11in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR12in datapath.vhd(417) " "VHDL Process Statement warning at datapath.vhd(417): signal \"busMuxR12in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR13in datapath.vhd(418) " "VHDL Process Statement warning at datapath.vhd(418): signal \"busMuxR13in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461976 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR14in datapath.vhd(419) " "VHDL Process Statement warning at datapath.vhd(419): signal \"busMuxR14in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxR15in datapath.vhd(420) " "VHDL Process Statement warning at datapath.vhd(420): signal \"busMuxR15in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YdataOut datapath.vhd(421) " "VHDL Process Statement warning at datapath.vhd(421): signal \"YdataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZlowin datapath.vhd(422) " "VHDL Process Statement warning at datapath.vhd(422): signal \"busMuxZlowin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxZhighin datapath.vhd(423) " "VHDL Process Statement warning at datapath.vhd(423): signal \"busMuxZhighin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxMDRin datapath.vhd(424) " "VHDL Process Statement warning at datapath.vhd(424): signal \"busMuxMDRin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxHIin datapath.vhd(425) " "VHDL Process Statement warning at datapath.vhd(425): signal \"busMuxHIin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxLOin datapath.vhd(426) " "VHDL Process Statement warning at datapath.vhd(426): signal \"busMuxLOin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRwire datapath.vhd(427) " "VHDL Process Statement warning at datapath.vhd(427): signal \"IRwire\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MARout datapath.vhd(428) " "VHDL Process Statement warning at datapath.vhd(428): signal \"MARout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxPCin datapath.vhd(430) " "VHDL Process Statement warning at datapath.vhd(430): signal \"busMuxPCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busMuxCin datapath.vhd(431) " "VHDL Process Statement warning at datapath.vhd(431): signal \"busMuxCin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OUTPORTout datapath.vhd(432) " "VHDL Process Statement warning at datapath.vhd(432): signal \"OUTPORTout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889461977 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALUunit\"" {  } { { "datapath.vhd" "ALUunit" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889461980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 ALU:ALUunit\|AND32:andoperation " "Elaborating entity \"AND32\" for hierarchy \"ALU:ALUunit\|AND32:andoperation\"" {  } { { "ALU.vhd" "andoperation" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 ALU:ALUunit\|OR32:oroperation " "Elaborating entity \"OR32\" for hierarchy \"ALU:ALUunit\|OR32:oroperation\"" {  } { { "ALU.vhd" "oroperation" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT32 ALU:ALUunit\|NOT32:notoperation " "Elaborating entity \"NOT32\" for hierarchy \"ALU:ALUunit\|NOT32:notoperation\"" {  } { { "ALU.vhd" "notoperation" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD32 ALU:ALUunit\|ADD32:addition " "Elaborating entity \"ADD32\" for hierarchy \"ALU:ALUunit\|ADD32:addition\"" {  } { { "ALU.vhd" "addition" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NEG32 ALU:ALUunit\|NEG32:negation " "Elaborating entity \"NEG32\" for hierarchy \"ALU:ALUunit\|NEG32:negation\"" {  } { { "ALU.vhd" "negation" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUB32 ALU:ALUunit\|SUB32:substraction " "Elaborating entity \"SUB32\" for hierarchy \"ALU:ALUunit\|SUB32:substraction\"" {  } { { "ALU.vhd" "substraction" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHRA32 ALU:ALUunit\|SHRA32:shiftA " "Elaborating entity \"SHRA32\" for hierarchy \"ALU:ALUunit\|SHRA32:shiftA\"" {  } { { "ALU.vhd" "shiftA" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR32 ALU:ALUunit\|SHR32:shifttoright " "Elaborating entity \"SHR32\" for hierarchy \"ALU:ALUunit\|SHR32:shifttoright\"" {  } { { "ALU.vhd" "shifttoright" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL32 ALU:ALUunit\|SHL32:shiftoleft " "Elaborating entity \"SHL32\" for hierarchy \"ALU:ALUunit\|SHL32:shiftoleft\"" {  } { { "ALU.vhd" "shiftoleft" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROR32 ALU:ALUunit\|ROR32:rotateright " "Elaborating entity \"ROR32\" for hierarchy \"ALU:ALUunit\|ROR32:rotateright\"" {  } { { "ALU.vhd" "rotateright" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROL32 ALU:ALUunit\|ROL32:rotateleft " "Elaborating entity \"ROL32\" for hierarchy \"ALU:ALUunit\|ROL32:rotateleft\"" {  } { { "ALU.vhd" "rotateleft" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL32 ALU:ALUunit\|MUL32:multiplication " "Elaborating entity \"MUL32\" for hierarchy \"ALU:ALUunit\|MUL32:multiplication\"" {  } { { "ALU.vhd" "multiplication" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462177 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "number MUL32.vhd(15) " "VHDL Process Statement warning at MUL32.vhd(15): inferring latch(es) for signal or variable \"number\", which holds its previous value in one or more paths through the process" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679889462202 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[0\] MUL32.vhd(49) " "Inferred latch for \"number\[0\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462202 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[1\] MUL32.vhd(49) " "Inferred latch for \"number\[1\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "number\[2\] MUL32.vhd(49) " "Inferred latch for \"number\[2\]\" at MUL32.vhd(49)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[0\] MUL32.vhd(67) " "Inferred latch for \"one\[0\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[1\] MUL32.vhd(67) " "Inferred latch for \"one\[1\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[2\] MUL32.vhd(67) " "Inferred latch for \"one\[2\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[3\] MUL32.vhd(67) " "Inferred latch for \"one\[3\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[4\] MUL32.vhd(67) " "Inferred latch for \"one\[4\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[5\] MUL32.vhd(67) " "Inferred latch for \"one\[5\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[6\] MUL32.vhd(67) " "Inferred latch for \"one\[6\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462203 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[7\] MUL32.vhd(67) " "Inferred latch for \"one\[7\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[8\] MUL32.vhd(67) " "Inferred latch for \"one\[8\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[9\] MUL32.vhd(67) " "Inferred latch for \"one\[9\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[10\] MUL32.vhd(67) " "Inferred latch for \"one\[10\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[11\] MUL32.vhd(67) " "Inferred latch for \"one\[11\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[12\] MUL32.vhd(67) " "Inferred latch for \"one\[12\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[13\] MUL32.vhd(67) " "Inferred latch for \"one\[13\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[14\] MUL32.vhd(67) " "Inferred latch for \"one\[14\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[15\] MUL32.vhd(67) " "Inferred latch for \"one\[15\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[16\] MUL32.vhd(67) " "Inferred latch for \"one\[16\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[17\] MUL32.vhd(67) " "Inferred latch for \"one\[17\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[18\] MUL32.vhd(67) " "Inferred latch for \"one\[18\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[19\] MUL32.vhd(67) " "Inferred latch for \"one\[19\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[20\] MUL32.vhd(67) " "Inferred latch for \"one\[20\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[21\] MUL32.vhd(67) " "Inferred latch for \"one\[21\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462204 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[22\] MUL32.vhd(67) " "Inferred latch for \"one\[22\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[23\] MUL32.vhd(67) " "Inferred latch for \"one\[23\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[24\] MUL32.vhd(67) " "Inferred latch for \"one\[24\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[25\] MUL32.vhd(67) " "Inferred latch for \"one\[25\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[26\] MUL32.vhd(67) " "Inferred latch for \"one\[26\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[27\] MUL32.vhd(67) " "Inferred latch for \"one\[27\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[28\] MUL32.vhd(67) " "Inferred latch for \"one\[28\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[29\] MUL32.vhd(67) " "Inferred latch for \"one\[29\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[30\] MUL32.vhd(67) " "Inferred latch for \"one\[30\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[31\] MUL32.vhd(67) " "Inferred latch for \"one\[31\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[32\] MUL32.vhd(67) " "Inferred latch for \"one\[32\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[33\] MUL32.vhd(67) " "Inferred latch for \"one\[33\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[34\] MUL32.vhd(67) " "Inferred latch for \"one\[34\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[35\] MUL32.vhd(67) " "Inferred latch for \"one\[35\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[36\] MUL32.vhd(67) " "Inferred latch for \"one\[36\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[37\] MUL32.vhd(67) " "Inferred latch for \"one\[37\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[38\] MUL32.vhd(67) " "Inferred latch for \"one\[38\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[39\] MUL32.vhd(67) " "Inferred latch for \"one\[39\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462205 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[40\] MUL32.vhd(67) " "Inferred latch for \"one\[40\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[41\] MUL32.vhd(67) " "Inferred latch for \"one\[41\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[42\] MUL32.vhd(67) " "Inferred latch for \"one\[42\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[43\] MUL32.vhd(67) " "Inferred latch for \"one\[43\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[44\] MUL32.vhd(67) " "Inferred latch for \"one\[44\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[45\] MUL32.vhd(67) " "Inferred latch for \"one\[45\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[46\] MUL32.vhd(67) " "Inferred latch for \"one\[46\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[47\] MUL32.vhd(67) " "Inferred latch for \"one\[47\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[48\] MUL32.vhd(67) " "Inferred latch for \"one\[48\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[49\] MUL32.vhd(67) " "Inferred latch for \"one\[49\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[50\] MUL32.vhd(67) " "Inferred latch for \"one\[50\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[51\] MUL32.vhd(67) " "Inferred latch for \"one\[51\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[52\] MUL32.vhd(67) " "Inferred latch for \"one\[52\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[53\] MUL32.vhd(67) " "Inferred latch for \"one\[53\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[54\] MUL32.vhd(67) " "Inferred latch for \"one\[54\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[55\] MUL32.vhd(67) " "Inferred latch for \"one\[55\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462206 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[56\] MUL32.vhd(67) " "Inferred latch for \"one\[56\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[57\] MUL32.vhd(67) " "Inferred latch for \"one\[57\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[58\] MUL32.vhd(67) " "Inferred latch for \"one\[58\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[59\] MUL32.vhd(67) " "Inferred latch for \"one\[59\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[60\] MUL32.vhd(67) " "Inferred latch for \"one\[60\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[61\] MUL32.vhd(67) " "Inferred latch for \"one\[61\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[62\] MUL32.vhd(67) " "Inferred latch for \"one\[62\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "one\[63\] MUL32.vhd(67) " "Inferred latch for \"one\[63\]\" at MUL32.vhd(67)" {  } { { "MUL32.vhd" "" { Text "C:/altera/13.0sp1/newlab/MUL32.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462207 "|datapath|ALU:ALUunit|MUL32:multiplication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV32 ALU:ALUunit\|DIV32:division " "Elaborating entity \"DIV32\" for hierarchy \"ALU:ALUunit\|DIV32:division\"" {  } { { "ALU.vhd" "division" { Text "C:/altera/13.0sp1/newlab/ALU.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462209 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dividendflag DIV32.vhd(15) " "VHDL Process Statement warning at DIV32.vhd(15): inferring latch(es) for signal or variable \"dividendflag\", which holds its previous value in one or more paths through the process" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679889462227 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "divisorflag DIV32.vhd(15) " "VHDL Process Statement warning at DIV32.vhd(15): inferring latch(es) for signal or variable \"divisorflag\", which holds its previous value in one or more paths through the process" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679889462227 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "divisorflag DIV32.vhd(32) " "Inferred latch for \"divisorflag\" at DIV32.vhd(32)" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462227 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dividendflag DIV32.vhd(28) " "Inferred latch for \"dividendflag\" at DIV32.vhd(28)" {  } { { "DIV32.vhd" "" { Text "C:/altera/13.0sp1/newlab/DIV32.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462228 "|datapath|ALU:ALUunit|DIV32:division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 encoder32to5:encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"encoder32to5:encoder\"" {  } { { "datapath.vhd" "encoder" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462232 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] encoder32to5.vhd(17) " "Inferred latch for \"output\[0\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462246 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] encoder32to5.vhd(17) " "Inferred latch for \"output\[1\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462246 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] encoder32to5.vhd(17) " "Inferred latch for \"output\[2\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462247 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] encoder32to5.vhd(17) " "Inferred latch for \"output\[3\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462247 "|datapath|encoder32to5:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] encoder32to5.vhd(17) " "Inferred latch for \"output\[4\]\" at encoder32to5.vhd(17)" {  } { { "encoder32to5.vhd" "" { Text "C:/altera/13.0sp1/newlab/encoder32to5.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462247 "|datapath|encoder32to5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus32to1 bus32to1:busUnit " "Elaborating entity \"bus32to1\" for hierarchy \"bus32to1:busUnit\"" {  } { { "datapath.vhd" "busUnit" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462250 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[0\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[0\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[1\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[1\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[2\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[2\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[3\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[3\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[4\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[4\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[5\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[5\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[6\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[6\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[7\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[7\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[8\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[8\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[9\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[9\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[10\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[10\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462274 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[11\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[11\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[12\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[12\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[13\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[13\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[14\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[14\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[15\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[15\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[16\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[16\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[17\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[17\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[18\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[18\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[19\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[19\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[20\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[20\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[21\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[21\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[22\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[22\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462275 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[23\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[23\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[24\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[24\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[25\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[25\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[26\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[26\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[27\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[27\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[28\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[28\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[29\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[29\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[30\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[30\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bus_mux_out\[31\] bus32to1.vhd(18) " "Inferred latch for \"bus_mux_out\[31\]\" at bus32to1.vhd(18)" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462276 "|datapath|bus32to1:busUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDRunit " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDRunit\"" {  } { { "datapath.vhd" "MDRunit" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462278 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_data_in MDR.vhd(41) " "VHDL Process Statement warning at MDR.vhd(41): signal \"memory_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MDR.vhd" "" { Text "C:/altera/13.0sp1/newlab/MDR.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679889462294 "|datapath|MDR:MDRunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MDR:MDRunit\|reg32:MDRregister " "Elaborating entity \"reg32\" for hierarchy \"MDR:MDRunit\|reg32:MDRregister\"" {  } { { "MDR.vhd" "MDRregister" { Text "C:/altera/13.0sp1/newlab/MDR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selEncode selEncode:selectAndEnocde " "Elaborating entity \"selEncode\" for hierarchy \"selEncode:selectAndEnocde\"" {  } { { "datapath.vhd" "selectAndEnocde" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAMunit " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAMunit\"" {  } { { "datapath.vhd" "RAMunit" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAMunit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/altera/13.0sp1/newlab/RAM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAMunit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAMunit\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/altera/13.0sp1/newlab/RAM.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679889462567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAMunit\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAMunit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initRAM.mif " "Parameter \"init_file\" = \"initRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462568 ""}  } { { "RAM.vhd" "" { Text "C:/altera/13.0sp1/newlab/RAM.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679889462568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d8i1 " "Found entity 1: altsyncram_d8i1" {  } { { "db/altsyncram_d8i1.tdf" "" { Text "C:/altera/13.0sp1/newlab/db/altsyncram_d8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679889462680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679889462680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d8i1 RAM:RAMunit\|altsyncram:altsyncram_component\|altsyncram_d8i1:auto_generated " "Elaborating entity \"altsyncram_d8i1\" for hierarchy \"RAM:RAMunit\|altsyncram:altsyncram_component\|altsyncram_d8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF CONFF:CONFFunit " "Elaborating entity \"CONFF\" for hierarchy \"CONFF:CONFFunit\"" {  } { { "datapath.vhd" "CONFFunit" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462700 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CONFFoutput CONFF.vhd(20) " "VHDL Process Statement warning at CONFF.vhd(20): inferring latch(es) for signal or variable \"CONFFoutput\", which holds its previous value in one or more paths through the process" {  } { { "CONFF.vhd" "" { Text "C:/altera/13.0sp1/newlab/CONFF.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1679889462713 "|datapath|CONFF:CONFFunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CONFFoutput CONFF.vhd(20) " "Inferred latch for \"CONFFoutput\" at CONFF.vhd(20)" {  } { { "CONFF.vhd" "" { Text "C:/altera/13.0sp1/newlab/CONFF.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679889462713 "|datapath|CONFF:CONFFunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:register0 " "Elaborating entity \"reg0\" for hierarchy \"reg0:register0\"" {  } { { "datapath.vhd" "register0" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preloadVal preloadVal:R1preload " "Elaborating entity \"preloadVal\" for hierarchy \"preloadVal:R1preload\"" {  } { { "datapath.vhd" "R1preload" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MARreg MARreg:MARregister " "Elaborating entity \"MARreg\" for hierarchy \"MARreg:MARregister\"" {  } { { "datapath.vhd" "MARregister" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679889462779 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[0\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[0\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[1\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[1\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[2\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[2\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465392 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[3\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[3\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[4\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[4\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[5\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[5\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[6\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[6\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[7\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[7\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[8\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[8\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[9\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[9\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[10\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[10\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[11\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[11\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465393 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[12\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[12\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[13\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[13\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[14\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[14\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[15\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[15\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[16\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[16\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[17\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[17\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[18\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[18\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[19\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[19\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465394 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[20\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[20\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[21\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[21\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[22\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[22\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[23\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[23\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[24\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[24\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[25\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[25\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[26\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[26\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[27\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[27\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[28\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[28\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[29\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[29\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[30\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[30\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465396 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bus32to1:busUnit\|bus_mux_out\[31\] " "LATCH primitive \"bus32to1:busUnit\|bus_mux_out\[31\]\" is permanently enabled" {  } { { "bus32to1.vhd" "" { Text "C:/altera/13.0sp1/newlab/bus32to1.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679889465396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679889516249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679889524130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679889524130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Cin " "No output dependent on input pin \"Cin\"" {  } { { "datapath.vhd" "" { Text "C:/altera/13.0sp1/newlab/datapath.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679889524706 "|datapath|Cin"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679889524706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8892 " "Implemented 8892 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "120 " "Implemented 120 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679889524707 ""} { "Info" "ICUT_CUT_TM_OPINS" "906 " "Implemented 906 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679889524707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7834 " "Implemented 7834 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679889524707 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679889524707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679889524707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679889524760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 26 23:58:44 2023 " "Processing ended: Sun Mar 26 23:58:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679889524760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679889524760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679889524760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679889524760 ""}
