risaexplore 
a design space exploration framework reduced bit width instruction set architecture risa 
design
space
exploration
framework
reduced
bit
width
instruction
set
architecture
risa
design
ashok
halambi
aviral
shrivastava
partha
biswas
nikil
dutt
alex
nicolau
code
size
critical
concern
many
embedded
system
applications
especially
using
risc
cores
one
promising
approach
reducing
code
size
employ
dual
instruction
set
processor
architectures
support
normal
usually
32
bit
instruction
set
narrow
space
efficient
usually
16
bit
instruction
set
limited
set
opcodes
access
limited
set
registers
feature
termed
risa
can
potentially
reduce
code
size
50
minimal
performance
degradation
however
contemporary
processors
incorporate
simple
risa
feature
severe
restrictions
register
accessibility
present
compiler
loop
design
space
exploration
framework
capable
exploring
various
interesting
risa
designs
also
present
experimental
results
using
framework
show
risa
designs
improve
code
size
reduction
obtained
existing
risa
architectures
isss
2002
proceedings
international
symposium
system
synthesis
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
