--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -xml DC7_PCI.twx DC7_PCI.ncd -o DC7_PCI.twr DC7_PCI.pcf -ucf DB7.ucf

Design file:              DC7_PCI.ncd
Physical constraint file: DC7_PCI.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCI_Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AD<0>       |    6.381(R)|    0.871(R)|PCI_Clock_IBUF    |   0.000|
AD<1>       |    5.988(R)|    0.424(R)|PCI_Clock_IBUF    |   0.000|
AD<2>       |    5.866(R)|    0.424(R)|PCI_Clock_IBUF    |   0.000|
AD<3>       |    8.004(R)|    0.515(R)|PCI_Clock_IBUF    |   0.000|
AD<4>       |    7.688(R)|    0.394(R)|PCI_Clock_IBUF    |   0.000|
AD<5>       |    8.602(R)|   -0.142(R)|PCI_Clock_IBUF    |   0.000|
AD<6>       |    8.432(R)|   -0.356(R)|PCI_Clock_IBUF    |   0.000|
AD<7>       |    7.274(R)|   -0.533(R)|PCI_Clock_IBUF    |   0.000|
AD<8>       |    8.008(R)|    0.465(R)|PCI_Clock_IBUF    |   0.000|
AD<9>       |    7.056(R)|    0.461(R)|PCI_Clock_IBUF    |   0.000|
AD<10>      |    9.880(R)|    0.185(R)|PCI_Clock_IBUF    |   0.000|
AD<11>      |    9.167(R)|    0.154(R)|PCI_Clock_IBUF    |   0.000|
AD<12>      |    6.573(R)|   -0.275(R)|PCI_Clock_IBUF    |   0.000|
AD<13>      |    8.219(R)|   -0.003(R)|PCI_Clock_IBUF    |   0.000|
AD<14>      |    8.164(R)|   -0.123(R)|PCI_Clock_IBUF    |   0.000|
AD<15>      |    9.424(R)|   -1.169(R)|PCI_Clock_IBUF    |   0.000|
AD<16>      |    7.999(R)|   -0.533(R)|PCI_Clock_IBUF    |   0.000|
AD<17>      |    8.117(R)|   -0.196(R)|PCI_Clock_IBUF    |   0.000|
ADEx<0>     |    8.868(R)|   -4.404(R)|PCI_Clock_IBUF    |   0.000|
ADEx<1>     |    9.923(R)|   -5.248(R)|PCI_Clock_IBUF    |   0.000|
CBE<0>      |    8.906(R)|   -0.488(R)|PCI_Clock_IBUF    |   0.000|
CBE<1>      |    9.155(R)|   -1.272(R)|PCI_Clock_IBUF    |   0.000|
CBE<2>      |    9.591(R)|   -1.340(R)|PCI_Clock_IBUF    |   0.000|
CBE<3>      |   10.498(R)|   -2.224(R)|PCI_Clock_IBUF    |   0.000|
DData       |    6.218(R)|   -2.699(R)|PCI_Clock_IBUF    |   0.000|
Frame       |    5.671(R)|   -0.222(R)|PCI_Clock_IBUF    |   0.000|
IDSel       |    9.167(R)|   -0.723(R)|PCI_Clock_IBUF    |   0.000|
IRdy        |    6.500(R)|   -0.669(R)|PCI_Clock_IBUF    |   0.000|
PCI_Reset   |    5.269(R)|    0.277(R)|PCI_Clock_IBUF    |   0.000|
SSAck       |    0.654(R)|    0.674(R)|PCI_Clock_IBUF    |   0.000|
SSDIn       |    1.390(R)|    0.082(R)|PCI_Clock_IBUF    |   0.000|
USBData<0>  |    0.525(R)|    0.767(R)|PCI_Clock_IBUF    |   0.000|
USBData<1>  |    0.781(R)|    0.562(R)|PCI_Clock_IBUF    |   0.000|
USBData<2>  |    1.089(R)|    0.315(R)|PCI_Clock_IBUF    |   0.000|
USBData<3>  |    1.090(R)|    0.315(R)|PCI_Clock_IBUF    |   0.000|
USBData<4>  |   -0.221(R)|    1.369(R)|PCI_Clock_IBUF    |   0.000|
USBData<5>  |   -0.022(R)|    1.210(R)|PCI_Clock_IBUF    |   0.000|
USBData<6>  |    0.097(R)|    1.115(R)|PCI_Clock_IBUF    |   0.000|
USBData<7>  |    0.403(R)|    0.870(R)|PCI_Clock_IBUF    |   0.000|
USBRxValid  |    3.127(R)|   -1.309(R)|PCI_Clock_IBUF    |   0.000|
USBTxReady  |    0.828(R)|    0.531(R)|PCI_Clock_IBUF    |   0.000|
------------+------------+------------+------------------+--------+

Clock PCI_Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AD<0>       |   10.798(R)|PCI_Clock_IBUF    |   0.000|
AD<1>       |   10.517(R)|PCI_Clock_IBUF    |   0.000|
AD<2>       |   11.604(R)|PCI_Clock_IBUF    |   0.000|
AD<3>       |   10.669(R)|PCI_Clock_IBUF    |   0.000|
AD<4>       |   11.830(R)|PCI_Clock_IBUF    |   0.000|
AD<5>       |   12.168(R)|PCI_Clock_IBUF    |   0.000|
AD<6>       |   11.372(R)|PCI_Clock_IBUF    |   0.000|
AD<7>       |   11.991(R)|PCI_Clock_IBUF    |   0.000|
AD<8>       |   12.131(R)|PCI_Clock_IBUF    |   0.000|
AD<9>       |   11.772(R)|PCI_Clock_IBUF    |   0.000|
AD<10>      |   10.862(R)|PCI_Clock_IBUF    |   0.000|
AD<11>      |   11.084(R)|PCI_Clock_IBUF    |   0.000|
AD<12>      |   10.752(R)|PCI_Clock_IBUF    |   0.000|
AD<13>      |   10.555(R)|PCI_Clock_IBUF    |   0.000|
AD<14>      |   10.943(R)|PCI_Clock_IBUF    |   0.000|
AD<15>      |   11.726(R)|PCI_Clock_IBUF    |   0.000|
AD<16>      |   12.472(R)|PCI_Clock_IBUF    |   0.000|
AD<17>      |   11.865(R)|PCI_Clock_IBUF    |   0.000|
DClock      |   11.696(R)|PCI_Clock_IBUF    |   0.000|
DData       |   13.564(R)|PCI_Clock_IBUF    |   0.000|
DevSel      |    8.492(R)|PCI_Clock_IBUF    |   0.000|
LED         |    9.191(R)|PCI_Clock_IBUF    |   0.000|
Probe       |   19.301(R)|PCI_Clock_IBUF    |   0.000|
SSAddr      |   13.874(R)|PCI_Clock_IBUF    |   0.000|
SSClock     |   10.165(R)|PCI_Clock_IBUF    |   0.000|
SSDOut      |   16.604(R)|PCI_Clock_IBUF    |   0.000|
SSStrobe    |   12.778(R)|PCI_Clock_IBUF    |   0.000|
TRdy        |   10.868(R)|PCI_Clock_IBUF    |   0.000|
USBData<0>  |   10.108(R)|PCI_Clock_IBUF    |   0.000|
USBData<1>  |    9.755(R)|PCI_Clock_IBUF    |   0.000|
USBData<2>  |   10.064(R)|PCI_Clock_IBUF    |   0.000|
USBData<3>  |   10.005(R)|PCI_Clock_IBUF    |   0.000|
USBData<4>  |   10.064(R)|PCI_Clock_IBUF    |   0.000|
USBData<5>  |    9.598(R)|PCI_Clock_IBUF    |   0.000|
USBData<6>  |    9.926(R)|PCI_Clock_IBUF    |   0.000|
USBData<7>  |   10.004(R)|PCI_Clock_IBUF    |   0.000|
USBRead     |    9.492(R)|PCI_Clock_IBUF    |   0.000|
USBWrite    |    9.794(R)|PCI_Clock_IBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock PCI_Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCI_Clock      |    7.005|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
IRdy           |Probe          |   14.477|
PCI_Clock      |Probe          |   11.200|
SSAck          |Probe          |    9.999|
SSDIn          |Probe          |    9.977|
USBRxValid     |Probe          |    9.506|
USBTxReady     |Probe          |    9.994|
---------------+---------------+---------+


Analysis completed Fri Aug 23 15:31:48 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



